







.version 5.0
.target sm_61
.address_size 64

.extern .func __assertfail
(
.param .b64 __assertfail_param_0,
.param .b64 __assertfail_param_1,
.param .b32 __assertfail_param_2,
.param .b64 __assertfail_param_3,
.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 kokkos_impl_cuda_constant_memory_buffer[32768];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZN6Kokkos4Impl25g_device_cuda_lock_arraysE[24];
.extern .shared .align 4 .b8 sh[];
.global .align 1 .b8 $str[1];
.global .align 1 .b8 $str1[73] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 115, 105, 110, 103, 108, 101, 95, 105, 110, 116, 101, 114, 95, 98, 108, 111, 99, 107, 95, 114, 101, 100, 117, 99, 101, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};
.global .align 1 .b8 $str2[59] = {67, 117, 100, 97, 58, 58, 99, 117, 100, 97, 95, 105, 110, 116, 114, 97, 95, 98, 108, 111, 99, 107, 95, 115, 99, 97, 110, 32, 114, 101, 113, 117, 105, 114, 101, 115, 32, 112, 111, 119, 101, 114, 45, 111, 102, 45, 116, 119, 111, 32, 98, 108, 111, 99, 107, 68, 105, 109, 0};

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0[112]
)
{
.local .align 8 .b8 __local_depot0[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<42>;
.reg .b16 %rs<21>;
.reg .b32 %r<208>;
.reg .f64 %fd<49>;
.reg .b64 %rd<122>;


mov.u64 %rd121, __local_depot0;
cvta.local.u64 %SP, %rd121;
ld.param.v2.u32 {%r45, %r46}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+56];
ld.param.v2.u32 {%r47, %r48}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+48];
ld.param.u64 %rd18, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+104];
ld.param.u64 %rd16, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+88];
ld.param.u64 %rd15, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+72];
ld.param.u64 %rd12, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+8];
ld.param.u64 %rd17, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+96];
ld.param.v4.u8 {%rs15, %rs16, %rs17, %rs18}, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+24];
ld.param.u8 %rs10, [_ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEEiEENS_11RangePolicyIJSH_iEEENS_11InvalidTypeESH_EEEEvT__param_0+80];
cvta.to.global.u64 %rd1, %rd17;
mov.u32 %r207, %tid.y;
shl.b32 %r50, %r207, 1;
mul.wide.u32 %rd19, %r50, 4;
mov.u64 %rd20, sh;
add.s64 %rd21, %rd20, %rd19;
mov.u64 %rd22, 0;
st.shared.u64 [%rd21], %rd22;
mov.u32 %r51, %nctaid.x;
setp.eq.s32	%p3, %r51, 0;
mov.u32 %r200, 0;
mov.u32 %r199, %r200;
@%p3 bra BB0_2;

mov.u32 %r52, %ctaid.x;
not.b32 %r53, %r47;
add.s32 %r54, %r48, %r53;
add.s32 %r56, %r54, %r51;
div.s32 %r57, %r56, %r51;
add.s32 %r58, %r57, %r46;
not.b32 %r59, %r46;
and.b32 %r60, %r58, %r59;
mad.lo.s32 %r61, %r60, %r52, %r47;
add.s32 %r62, %r61, %r60;
min.s32 %r199, %r48, %r61;
min.s32 %r200, %r48, %r62;

BB0_2:
add.s32 %r201, %r199, %r207;
mov.f64 %fd47, 0d0000000000000000;
setp.ge.s32	%p4, %r201, %r200;
@%p4 bra BB0_6;

cvta.to.global.u64 %rd2, %rd12;
mov.f64 %fd47, 0d0000000000000000;
mov.u32 %r6, %ntid.y;

BB0_4:
mul.wide.s32 %rd23, %r201, 8;
add.s64 %rd24, %rd2, %rd23;
ld.global.f64 %fd8, [%rd24];
abs.f64 %fd9, %fd8;
fma.rn.f64 %fd47, %fd9, %fd9, %fd47;
add.s32 %r201, %r6, %r201;
setp.lt.s32	%p5, %r201, %r200;
@%p5 bra BB0_4;

mov.u32 %r64, %tid.y;
shl.b32 %r65, %r64, 1;
mul.wide.u32 %rd25, %r65, 4;
add.s64 %rd27, %rd20, %rd25;
st.shared.f64 [%rd27], %fd47;

BB0_6:
add.u64 %rd28, %SP, 0;
cvta.to.local.u64 %rd29, %rd28;
st.local.f64 [%rd29], %fd47;
bar.sync 0;
mov.u32 %r9, %ntid.x;
mul.lo.s32 %r10, %r9, %r207;
cvt.u64.u32	%rd30, %r10;
mov.u32 %r11, %tid.x;
cvt.u64.u32	%rd31, %r11;
add.s64 %rd32, %rd30, %rd31;
shl.b64 %rd33, %rd32, 3;
add.s64 %rd3, %rd20, %rd33;
st.shared.f64 [%rd3], %fd47;
setp.gt.s32	%p6, %r9, 31;
@%p6 bra BB0_11;

mov.u32 %r202, %r9;

BB0_8:
mov.u32 %r12, %r202;
mad.lo.s32 %r70, %r9, %r207, %r11;
and.b32 %r71, %r70, 31;
add.s32 %r72, %r12, %r71;
setp.gt.s32	%p7, %r72, 31;
@%p7 bra BB0_10;

cvt.s64.s32	%rd35, %r12;
mov.u32 %r74, %ntid.x;
mul.lo.s32 %r75, %r74, %r207;
cvt.u64.u32	%rd36, %r75;
add.s64 %rd38, %rd36, %rd31;
add.s64 %rd39, %rd35, %rd38;
shl.b64 %rd40, %rd39, 3;
add.s64 %rd42, %rd20, %rd40;
ld.volatile.shared.f64 %fd10, [%rd3];
ld.volatile.shared.f64 %fd11, [%rd42];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd3], %fd12;

BB0_10:
membar.cta;
shl.b32 %r13, %r12, 1;
setp.lt.s32	%p8, %r13, 32;
mov.u32 %r202, %r13;
@%p8 bra BB0_8;

BB0_11:
mov.u32 %r77, %ntid.x;
mul.lo.s32 %r14, %r77, %r207;
add.s32 %r80, %r14, %r11;
and.b32 %r81, %r80, 31;
neg.s32 %r82, %r81;
cvt.s64.s32	%rd43, %r82;
cvt.u64.u32	%rd44, %r14;
add.s64 %rd46, %rd44, %rd31;
add.s64 %rd47, %rd43, %rd46;
shl.b64 %rd48, %rd47, 3;
add.s64 %rd50, %rd20, %rd48;
ld.shared.f64 %fd13, [%rd50];
st.shared.f64 [%rd3], %fd13;
bar.sync 0;
setp.gt.u32	%p9, %r14, 31;
@%p9 bra BB0_20;

add.s32 %r15, %r10, %r11;
mov.u32 %r84, %tid.y;
mad.lo.s32 %r86, %r77, %r84, %r11;
shl.b32 %r87, %r86, 5;
mov.u32 %r88, %ntid.y;
mul.lo.s32 %r89, %r88, %r77;
setp.ge.u32	%p10, %r87, %r89;
@%p10 bra BB0_14;

mul.wide.u32 %rd51, %r87, 8;
add.s64 %rd53, %rd20, %rd51;
ld.shared.f64 %fd14, [%rd53];
st.shared.f64 [%rd3], %fd14;

BB0_14:
membar.cta;
and.b32 %r16, %r15, 31;
mov.u32 %r203, 1;
setp.lt.u32	%p11, %r89, 64;
@%p11 bra BB0_18;

BB0_15:
add.s32 %r99, %r203, %r16;
setp.gt.s32	%p12, %r99, 31;
@%p12 bra BB0_17;

cvt.s64.s32	%rd54, %r203;
mul.lo.s32 %r102, %r77, %r84;
cvt.u64.u32	%rd55, %r102;
add.s64 %rd57, %rd55, %rd31;
add.s64 %rd58, %rd54, %rd57;
shl.b64 %rd59, %rd58, 3;
add.s64 %rd61, %rd20, %rd59;
ld.volatile.shared.f64 %fd15, [%rd3];
ld.volatile.shared.f64 %fd16, [%rd61];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd3], %fd17;

BB0_17:
membar.cta;
shr.u32 %r107, %r89, 5;
shl.b32 %r203, %r203, 1;
setp.lt.s32	%p13, %r203, %r107;
@%p13 bra BB0_15;

BB0_18:
mul.lo.s32 %r111, %r77, %r84;
add.s32 %r112, %r111, %r11;
and.b32 %r113, %r112, 31;
neg.s32 %r114, %r113;
cvt.s64.s32	%rd62, %r114;
cvt.u64.u32	%rd63, %r111;
add.s64 %rd65, %rd63, %rd31;
add.s64 %rd66, %rd62, %rd65;
shl.b64 %rd67, %rd66, 3;
add.s64 %rd69, %rd20, %rd67;
ld.shared.f64 %fd18, [%rd69];
st.shared.f64 [%rd3], %fd18;
neg.s32 %r115, %r84;
setp.ne.s32	%p14, %r11, %r115;
@%p14 bra BB0_20;

ld.shared.f64 %fd19, [sh];
mov.u32 %r116, %ctaid.x;
cvta.to.global.u64 %rd70, %rd16;
mul.wide.u32 %rd71, %r116, 8;
add.s64 %rd72, %rd70, %rd71;
st.global.f64 [%rd72], %fd19;

BB0_20:
neg.s32 %r19, %r207;
bar.sync 0;
mov.u32 %r204, 0;
setp.ne.s32	%p15, %r11, %r19;
@%p15 bra BB0_22;

membar.gl;
atom.global.add.u32 %r120, [%rd1], 1;
add.s32 %r204, %r120, 1;

BB0_22:
setp.eq.s32	%p16, %r204, %r51;
selp.u32	%r22, 1, 0, %p16;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r22, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r23, 1, 0, %p2; 
}
setp.eq.s32	%p18, %r23, 0;
mov.pred %p41, -1;
@%p18 bra BB0_45;

mov.u32 %r122, 0;
st.global.u32 [%rd1], %r122;
st.local.u64 [%rd29], %rd22;
mad.lo.s32 %r126, %r77, %r207, %r11;
mov.f64 %fd48, 0d0000000000000000;
setp.ge.s32	%p19, %r126, %r51;
@%p19 bra BB0_26;

mov.u32 %r129, %ntid.y;
mul.lo.s32 %r24, %r129, %r77;
cvta.to.global.u64 %rd5, %rd16;
mov.u32 %r205, %r126;

BB0_25:
mov.u32 %r27, %r205;
mul.wide.s32 %rd76, %r27, 8;
add.s64 %rd77, %rd5, %rd76;
ld.local.f64 %fd21, [%rd29];
ld.volatile.global.f64 %fd22, [%rd77];
add.f64 %fd48, %fd22, %fd21;
st.local.f64 [%rd29], %fd48;
add.s32 %r28, %r24, %r27;
setp.lt.s32	%p20, %r28, %r51;
mov.u32 %r205, %r28;
@%p20 bra BB0_25;

BB0_26:
st.shared.f64 [%rd3], %fd48;
and.b32 %r29, %r126, 31;
add.s32 %r136, %r29, 1;
setp.gt.u32	%p21, %r136, 31;
@%p21 bra BB0_28;

ld.volatile.shared.f64 %fd23, [%rd3];
ld.volatile.shared.f64 %fd24, [%rd3+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd3], %fd25;

BB0_28:
membar.cta;
add.s32 %r142, %r29, 2;
setp.gt.u32	%p22, %r142, 31;
@%p22 bra BB0_30;

ld.volatile.shared.f64 %fd26, [%rd3];
ld.volatile.shared.f64 %fd27, [%rd3+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd3], %fd28;

BB0_30:
membar.cta;
add.s32 %r148, %r29, 4;
setp.gt.u32	%p23, %r148, 31;
@%p23 bra BB0_32;

ld.volatile.shared.f64 %fd29, [%rd3];
ld.volatile.shared.f64 %fd30, [%rd3+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd3], %fd31;

BB0_32:
membar.cta;
add.s32 %r154, %r29, 8;
setp.gt.u32	%p24, %r154, 31;
@%p24 bra BB0_34;

ld.volatile.shared.f64 %fd32, [%rd3];
ld.volatile.shared.f64 %fd33, [%rd3+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd3], %fd34;

BB0_34:
membar.cta;
add.s32 %r160, %r29, 16;
setp.gt.u32	%p25, %r160, 31;
@%p25 bra BB0_36;

ld.volatile.shared.f64 %fd35, [%rd3];
ld.volatile.shared.f64 %fd36, [%rd3+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd3], %fd37;

BB0_36:
setp.lt.u32	%p1, %r14, 32;
membar.cta;
ld.shared.f64 %fd38, [%rd50];
st.shared.f64 [%rd3], %fd38;
bar.sync 0;
mov.pred %p41, 0;
@!%p1 bra BB0_45;
bra.uni BB0_37;

BB0_37:
mov.u32 %r169, %ntid.y;
mul.lo.s32 %r30, %r169, %r77;
shl.b32 %r173, %r126, 5;
setp.ge.u32	%p27, %r173, %r30;
@%p27 bra BB0_39;

mul.wide.u32 %rd88, %r173, 8;
add.s64 %rd90, %rd20, %rd88;
ld.shared.f64 %fd39, [%rd90];
st.shared.f64 [%rd3], %fd39;

BB0_39:
membar.cta;
shr.u32 %r31, %r30, 5;
mov.u32 %r206, 1;
setp.lt.u32	%p28, %r30, 64;
@%p28 bra BB0_43;

BB0_40:
add.s32 %r180, %r206, %r29;
setp.gt.s32	%p29, %r180, 31;
@%p29 bra BB0_42;

cvt.s64.s32	%rd91, %r206;
add.s64 %rd95, %rd91, %rd46;
shl.b64 %rd96, %rd95, 3;
add.s64 %rd98, %rd20, %rd96;
ld.volatile.shared.f64 %fd40, [%rd3];
ld.volatile.shared.f64 %fd41, [%rd98];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd3], %fd42;

BB0_42:
membar.cta;
shl.b32 %r206, %r206, 1;
setp.lt.s32	%p30, %r206, %r31;
@%p30 bra BB0_40;

BB0_43:
ld.shared.f64 %fd43, [%rd50];
st.shared.f64 [%rd3], %fd43;
@%p15 bra BB0_45;

add.s32 %r194, %r169, -1;
mul.wide.u32 %rd107, %r194, 8;
add.s64 %rd109, %rd20, %rd107;
ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd109], %fd44;

BB0_45:
@%p41 bra BB0_53;

mov.u32 %r34, %ntid.y;
add.s32 %r195, %r34, 2147483647;
shl.b32 %r196, %r195, 1;
cvt.u64.u32	%rd6, %r196;
mul.wide.u32 %rd110, %r196, 4;
add.s64 %rd7, %rd20, %rd110;
setp.eq.s16	%p34, %rs10, 0;
@%p34 bra BB0_48;

cvta.to.global.u64 %rd120, %rd15;
bra.uni BB0_49;

BB0_48:
setp.eq.s64	%p35, %rd18, 0;
selp.b64	%rd112, %rd16, %rd18, %p35;
cvta.to.global.u64 %rd120, %rd112;

BB0_49:
setp.ne.s32	%p36, %r207, 0;
setp.eq.s16	%p37, %rs15, 0;
or.pred %p38, %p36, %p37;
@%p38 bra BB0_51;

ld.shared.f64 %fd45, [%rd7];
sqrt.rn.f64 %fd46, %fd45;
st.shared.f64 [%rd7], %fd46;

BB0_51:
setp.gt.u32	%p39, %r207, 1;
@%p39 bra BB0_53;

BB0_52:
cvt.u64.u32	%rd113, %r207;
add.s64 %rd114, %rd113, %rd6;
shl.b64 %rd115, %rd114, 2;
add.s64 %rd117, %rd20, %rd115;
ld.shared.u32 %r198, [%rd117];
mul.wide.u32 %rd118, %r207, 4;
add.s64 %rd119, %rd120, %rd118;
st.global.u32 [%rd119], %r198;
add.s32 %r207, %r207, %r34;
setp.lt.u32	%p40, %r207, 2;
@%p40 bra BB0_52;

BB0_53:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm2_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm2_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0[136]
)
{
.local .align 1 .b8 __local_depot1[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<112>;
.reg .b16 %rs<5>;
.reg .b32 %r<397>;
.reg .f64 %fd<70>;
.reg .b64 %rd<274>;


mov.u64 %rd273, __local_depot1;
cvta.local.u64 %SP, %rd273;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm2_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEEiEENS_11RangePolicyIJSJ_iEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd113, [%rd1+112];
cvta.to.global.u64 %rd2, %rd113;
ld.param.u32 %r1, [%rd1];
shl.b32 %r89, %r1, 1;
and.b32 %r2, %r89, 1073741822;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB1_3;

mov.u32 %r91, %tid.y;
mul.lo.s32 %r94, %r91, %r2;
mul.wide.u32 %rd114, %r94, 4;
mov.u64 %rd115, sh;
add.s64 %rd245, %rd115, %rd114;
mov.u32 %r361, 0;

BB1_2:
mov.u64 %rd116, 0;
st.shared.u64 [%rd245], %rd116;
add.s64 %rd245, %rd245, 8;
add.s32 %r361, %r361, 1;
setp.lt.s32	%p3, %r361, %r1;
@%p3 bra BB1_2;

BB1_3:
mov.u32 %r5, %nctaid.x;
setp.eq.s32	%p4, %r5, 0;
mov.u32 %r363, 0;
mov.u32 %r362, %r363;
@%p4 bra BB1_5;

ld.param.v2.u32 {%r97, %r98}, [%rd1+72];
ld.param.u32 %r101, [%rd1+84];
mov.u32 %r102, %ctaid.x;
not.b32 %r103, %r97;
add.s32 %r104, %r98, %r103;
add.s32 %r105, %r104, %r5;
div.s32 %r106, %r105, %r5;
add.s32 %r107, %r106, %r101;
not.b32 %r108, %r101;
and.b32 %r109, %r107, %r108;
mad.lo.s32 %r110, %r109, %r102, %r97;
add.s32 %r111, %r110, %r109;
min.s32 %r362, %r98, %r110;
min.s32 %r363, %r98, %r111;

BB1_5:
mov.u32 %r378, %tid.y;
add.s32 %r364, %r362, %r378;
setp.ge.s32	%p5, %r364, %r363;
@%p5 bra BB1_10;

ld.param.u64 %rd117, [%rd1+16];
cvta.to.global.u64 %rd6, %rd117;
ld.param.u64 %rd118, [%rd1+40];
mov.u32 %r114, %tid.y;
add.s32 %r11, %r114, %r362;
shl.b64 %rd7, %rd118, 3;
mov.u32 %r113, 0;
mov.u32 %r367, %r113;

BB1_7:
mul.lo.s32 %r119, %r114, %r2;
mul.wide.u32 %rd119, %r119, 4;
mov.u64 %rd120, sh;
add.s64 %rd246, %rd120, %rd119;
mov.u32 %r120, %ntid.y;
mad.lo.s32 %r121, %r120, %r367, %r11;
mul.wide.s32 %rd121, %r121, 8;
add.s64 %rd247, %rd6, %rd121;
mov.u32 %r366, %r113;
@%p2 bra BB1_9;

BB1_8:
mov.u32 %r14, %r366;
ld.global.f64 %fd1, [%rd247];
abs.f64 %fd2, %fd1;
ld.shared.f64 %fd3, [%rd246];
fma.rn.f64 %fd4, %fd2, %fd2, %fd3;
st.shared.f64 [%rd246], %fd4;
add.s64 %rd247, %rd247, %rd7;
add.s64 %rd246, %rd246, 8;
add.s32 %r15, %r14, 1;
setp.lt.s32	%p7, %r15, %r1;
mov.u32 %r366, %r15;
@%p7 bra BB1_8;

BB1_9:
add.s32 %r364, %r120, %r364;
setp.lt.s32	%p8, %r364, %r363;
add.s32 %r367, %r367, 1;
@%p8 bra BB1_7;

BB1_10:
mov.u32 %r123, %ntid.y;
neg.s32 %r124, %r123;
and.b32 %r125, %r123, %r124;
clz.b32 %r18, %r125;
add.s32 %r19, %r123, -1;
and.b32 %r126, %r19, %r123;
setp.eq.s32	%p9, %r126, 0;
@%p9 bra BB1_12;

add.u64 %rd122, %SP, 0;
cvta.to.local.u64 %rd123, %rd122;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd123], %rs1;
mov.u64 %rd124, $str1;
cvta.global.u64 %rd125, %rd124;
mov.u32 %r127, 0;
mov.u64 %rd126, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd125;
.param .b64 param1;
st.param.b64	[param1+0], %rd122;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd122;
.param .b64 param4;
st.param.b64	[param4+0], %rd126;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}
	st.local.u8 [%rd123], %rs1;
mov.u64 %rd127, $str2;
cvta.global.u64 %rd128, %rd127;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd128;
.param .b64 param1;
st.param.b64	[param1+0], %rd122;
.param .b32 param2;
st.param.b32	[param2+0], %r127;
.param .b64 param3;
st.param.b64	[param3+0], %rd122;
.param .b64 param4;
st.param.b64	[param4+0], %rd126;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_12:
xor.b32 %r20, %r19, %r378;
membar.cta;
and.b32 %r129, %r378, 1;
setp.eq.b32	%p10, %r129, 1;
and.b32 %r130, %r19, 1;
setp.eq.b32	%p11, %r130, 1;
xor.pred %p12, %p11, %p10;
@%p12 bra BB1_16;

@%p2 bra BB1_16;

mov.u32 %r132, %tid.y;
mul.lo.s32 %r133, %r1, %r132;
mul.wide.u32 %rd129, %r133, 8;
mov.u64 %rd130, sh;
add.s64 %rd248, %rd130, %rd129;
mul.wide.u32 %rd131, %r1, 8;
neg.s64 %rd15, %rd131;
mov.u32 %r368, 0;

BB1_15:
add.s64 %rd132, %rd248, %rd15;
ld.volatile.shared.f64 %fd5, [%rd248];
ld.volatile.shared.f64 %fd6, [%rd132];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd248], %fd7;
add.s64 %rd248, %rd248, 8;
add.s32 %r368, %r368, 1;
setp.lt.s32	%p14, %r368, %r1;
@%p14 bra BB1_15;

BB1_16:
membar.cta;
and.b32 %r134, %r20, 3;
setp.ne.s32	%p15, %r134, 0;
@%p15 bra BB1_20;

@%p2 bra BB1_20;

mov.u32 %r136, %tid.y;
mul.lo.s32 %r137, %r1, %r136;
mul.wide.u32 %rd133, %r137, 8;
mov.u64 %rd134, sh;
add.s64 %rd249, %rd134, %rd133;
mul.wide.u32 %rd135, %r89, 8;
neg.s64 %rd19, %rd135;
mov.u32 %r369, 0;

BB1_19:
add.s64 %rd136, %rd249, %rd19;
ld.volatile.shared.f64 %fd8, [%rd249];
ld.volatile.shared.f64 %fd9, [%rd136];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd249], %fd10;
add.s64 %rd249, %rd249, 8;
add.s32 %r369, %r369, 1;
setp.lt.s32	%p17, %r369, %r1;
@%p17 bra BB1_19;

BB1_20:
membar.cta;
and.b32 %r139, %r20, 7;
setp.ne.s32	%p18, %r139, 0;
@%p18 bra BB1_24;

@%p2 bra BB1_24;

mov.u32 %r141, %tid.y;
mul.lo.s32 %r142, %r1, %r141;
mul.wide.u32 %rd137, %r142, 8;
mov.u64 %rd138, sh;
add.s64 %rd250, %rd138, %rd137;
shl.b32 %r143, %r1, 2;
mul.wide.u32 %rd139, %r143, 8;
neg.s64 %rd23, %rd139;
mov.u32 %r370, 0;

BB1_23:
add.s64 %rd140, %rd250, %rd23;
ld.volatile.shared.f64 %fd11, [%rd250];
ld.volatile.shared.f64 %fd12, [%rd140];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd250], %fd13;
add.s64 %rd250, %rd250, 8;
add.s32 %r370, %r370, 1;
setp.lt.s32	%p20, %r370, %r1;
@%p20 bra BB1_23;

BB1_24:
membar.cta;
and.b32 %r144, %r20, 15;
setp.ne.s32	%p21, %r144, 0;
@%p21 bra BB1_28;

@%p2 bra BB1_28;

mov.u32 %r146, %tid.y;
mul.lo.s32 %r147, %r1, %r146;
mul.wide.u32 %rd141, %r147, 8;
mov.u64 %rd142, sh;
add.s64 %rd251, %rd142, %rd141;
shl.b32 %r148, %r1, 3;
mul.wide.u32 %rd143, %r148, 8;
neg.s64 %rd27, %rd143;
mov.u32 %r371, 0;

BB1_27:
add.s64 %rd144, %rd251, %rd27;
ld.volatile.shared.f64 %fd14, [%rd251];
ld.volatile.shared.f64 %fd15, [%rd144];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd251], %fd16;
add.s64 %rd251, %rd251, 8;
add.s32 %r371, %r371, 1;
setp.lt.s32	%p23, %r371, %r1;
@%p23 bra BB1_27;

BB1_28:
membar.cta;
and.b32 %r149, %r20, 31;
setp.ne.s32	%p24, %r149, 0;
@%p24 bra BB1_32;

@%p2 bra BB1_32;

mov.u32 %r151, %tid.y;
mul.lo.s32 %r152, %r1, %r151;
mul.wide.u32 %rd145, %r152, 8;
mov.u64 %rd146, sh;
add.s64 %rd252, %rd146, %rd145;
shl.b32 %r153, %r1, 4;
mul.wide.u32 %rd147, %r153, 8;
neg.s64 %rd31, %rd147;
mov.u32 %r372, 0;

BB1_31:
add.s64 %rd148, %rd252, %rd31;
ld.volatile.shared.f64 %fd17, [%rd252];
ld.volatile.shared.f64 %fd18, [%rd148];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd252], %fd19;
add.s64 %rd252, %rd252, 8;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p26, %r372, %r1;
@%p26 bra BB1_31;

BB1_32:
membar.cta;
bar.sync 0;
shl.b32 %r31, %r20, 5;
setp.ge.u32	%p27, %r31, %r123;
@%p27 bra BB1_58;

setp.lt.u32	%p28, %r19, 33;
@%p28 bra BB1_38;

mov.u32 %r158, %tid.y;
membar.cta;
and.b32 %r159, %r158, 1;
setp.eq.b32	%p29, %r159, 1;
setp.eq.b32	%p30, %r130, 1;
xor.pred %p31, %p30, %p29;
@%p31 bra BB1_38;

@%p2 bra BB1_38;

xor.b32 %r162, %r31, %r19;
mul.lo.s32 %r163, %r1, %r162;
mul.wide.u32 %rd149, %r163, 8;
mov.u64 %rd150, sh;
add.s64 %rd253, %rd150, %rd149;
shl.b32 %r164, %r1, 5;
mul.wide.u32 %rd151, %r164, 8;
neg.s64 %rd35, %rd151;
mov.u32 %r373, 0;

BB1_37:
add.s64 %rd152, %rd253, %rd35;
ld.volatile.shared.f64 %fd20, [%rd253];
ld.volatile.shared.f64 %fd21, [%rd152];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd253], %fd22;
add.s64 %rd253, %rd253, 8;
add.s32 %r373, %r373, 1;
setp.lt.s32	%p33, %r373, %r1;
@%p33 bra BB1_37;

BB1_38:
setp.lt.u32	%p34, %r19, 65;
@%p34 bra BB1_43;

mov.u32 %r169, %tid.y;
xor.b32 %r170, %r19, %r169;
and.b32 %r171, %r170, 3;
membar.cta;
setp.ne.s32	%p35, %r171, 0;
@%p35 bra BB1_43;

@%p2 bra BB1_43;

xor.b32 %r175, %r31, %r19;
mul.lo.s32 %r176, %r1, %r175;
mul.wide.u32 %rd153, %r176, 8;
mov.u64 %rd154, sh;
add.s64 %rd254, %rd154, %rd153;
shl.b32 %r177, %r1, 6;
mul.wide.u32 %rd155, %r177, 8;
neg.s64 %rd39, %rd155;
mov.u32 %r374, 0;

BB1_42:
add.s64 %rd156, %rd254, %rd39;
ld.volatile.shared.f64 %fd23, [%rd254];
ld.volatile.shared.f64 %fd24, [%rd156];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd254], %fd25;
add.s64 %rd254, %rd254, 8;
add.s32 %r374, %r374, 1;
setp.lt.s32	%p37, %r374, %r1;
@%p37 bra BB1_42;

BB1_43:
setp.lt.u32	%p38, %r19, 129;
@%p38 bra BB1_48;

mov.u32 %r182, %tid.y;
xor.b32 %r183, %r19, %r182;
and.b32 %r184, %r183, 7;
membar.cta;
setp.ne.s32	%p39, %r184, 0;
@%p39 bra BB1_48;

@%p2 bra BB1_48;

xor.b32 %r188, %r31, %r19;
mul.lo.s32 %r189, %r1, %r188;
mul.wide.u32 %rd157, %r189, 8;
mov.u64 %rd158, sh;
add.s64 %rd255, %rd158, %rd157;
shl.b32 %r190, %r1, 7;
mul.wide.u32 %rd159, %r190, 8;
neg.s64 %rd43, %rd159;
mov.u32 %r375, 0;

BB1_47:
add.s64 %rd160, %rd255, %rd43;
ld.volatile.shared.f64 %fd26, [%rd255];
ld.volatile.shared.f64 %fd27, [%rd160];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd255], %fd28;
add.s64 %rd255, %rd255, 8;
add.s32 %r375, %r375, 1;
setp.lt.s32	%p41, %r375, %r1;
@%p41 bra BB1_47;

BB1_48:
setp.lt.u32	%p42, %r19, 257;
@%p42 bra BB1_53;

mov.u32 %r195, %tid.y;
xor.b32 %r196, %r19, %r195;
and.b32 %r197, %r196, 15;
membar.cta;
setp.ne.s32	%p43, %r197, 0;
@%p43 bra BB1_53;

@%p2 bra BB1_53;

xor.b32 %r201, %r31, %r19;
mul.lo.s32 %r202, %r1, %r201;
mul.wide.u32 %rd161, %r202, 8;
mov.u64 %rd162, sh;
add.s64 %rd256, %rd162, %rd161;
shl.b32 %r203, %r1, 8;
mul.wide.u32 %rd163, %r203, 8;
neg.s64 %rd47, %rd163;
mov.u32 %r376, 0;

BB1_52:
add.s64 %rd164, %rd256, %rd47;
ld.volatile.shared.f64 %fd29, [%rd256];
ld.volatile.shared.f64 %fd30, [%rd164];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd256], %fd31;
add.s64 %rd256, %rd256, 8;
add.s32 %r376, %r376, 1;
setp.lt.s32	%p45, %r376, %r1;
@%p45 bra BB1_52;

BB1_53:
setp.lt.u32	%p46, %r19, 513;
@%p46 bra BB1_58;

mov.u32 %r208, %tid.y;
xor.b32 %r209, %r19, %r208;
and.b32 %r210, %r209, 31;
membar.cta;
setp.ne.s32	%p47, %r210, 0;
@%p47 bra BB1_58;

@%p2 bra BB1_58;

xor.b32 %r214, %r31, %r19;
mul.lo.s32 %r215, %r1, %r214;
mul.wide.u32 %rd165, %r215, 8;
mov.u64 %rd166, sh;
add.s64 %rd257, %rd166, %rd165;
shl.b32 %r216, %r1, 9;
mul.wide.u32 %rd167, %r216, 8;
neg.s64 %rd51, %rd167;
mov.u32 %r377, 0;

BB1_57:
add.s64 %rd168, %rd257, %rd51;
ld.volatile.shared.f64 %fd32, [%rd257];
ld.volatile.shared.f64 %fd33, [%rd168];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd257], %fd34;
add.s64 %rd257, %rd257, 8;
add.s32 %r377, %r377, 1;
setp.lt.s32	%p49, %r377, %r1;
@%p49 bra BB1_57;

BB1_58:
bar.sync 0;
mul.lo.s32 %r44, %r19, %r2;
cvt.u64.u32	%rd54, %r44;
mov.u32 %r218, %ctaid.x;
mul.lo.s32 %r219, %r218, %r2;
cvt.u64.u32	%rd55, %r219;
setp.ge.s32	%p50, %r378, %r2;
@%p50 bra BB1_60;

BB1_59:
cvt.s64.s32	%rd169, %r378;
add.s64 %rd170, %rd169, %rd54;
shl.b64 %rd171, %rd170, 2;
mov.u64 %rd172, sh;
add.s64 %rd173, %rd172, %rd171;
ld.shared.u32 %r220, [%rd173];
add.s64 %rd174, %rd169, %rd55;
shl.b64 %rd175, %rd174, 2;
add.s64 %rd176, %rd2, %rd175;
st.global.u32 [%rd176], %r220;
add.s32 %r378, %r378, %r123;
setp.lt.s32	%p51, %r378, %r2;
@%p51 bra BB1_59;

BB1_60:
mov.u32 %r396, %tid.y;
mov.u32 %r379, 0;
setp.ne.s32	%p52, %r396, 0;
@%p52 bra BB1_62;

ld.param.u64 %rd177, [%rd1+120];
cvta.to.global.u64 %rd178, %rd177;
add.s32 %r224, %r5, -1;
atom.global.inc.u32 %r225, [%rd178], %r224;
add.s32 %r226, %r225, 1;
setp.lt.u32	%p53, %r226, %r5;
selp.u32	%r379, 1, 0, %p53;

BB1_62:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r379, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r50, 1, 0, %p2; 
}
setp.ne.s32	%p54, %r50, 0;
@%p54 bra BB1_120;

mov.u32 %r227, 31;
sub.s32 %r228, %r227, %r18;
mov.u32 %r230, %tid.y;
mul.wide.u32 %rd179, %r5, %r230;
shr.u64 %rd56, %rd179, %r228;
cvt.u32.u64	%r381, %rd56;
add.s32 %r231, %r230, 1;
mul.wide.u32 %rd180, %r5, %r231;
shr.u64 %rd181, %rd180, %r228;
cvt.u32.u64	%r52, %rd181;
@%p2 bra BB1_66;

mul.lo.s32 %r236, %r230, %r2;
mul.wide.u32 %rd182, %r236, 4;
mov.u64 %rd183, sh;
add.s64 %rd258, %rd183, %rd182;
mov.u32 %r380, 0;

BB1_65:
mov.u64 %rd184, 0;
st.shared.u64 [%rd258], %rd184;
add.s64 %rd258, %rd258, 8;
add.s32 %r380, %r380, 1;
setp.lt.s32	%p56, %r380, %r1;
@%p56 bra BB1_65;

BB1_66:
setp.ge.u32	%p57, %r381, %r52;
@%p57 bra BB1_71;

cvt.u32.u64	%r240, %rd56;
mul.lo.s32 %r55, %r2, %r240;
mov.u32 %r237, 0;
mov.u32 %r384, %r237;

BB1_68:
mul.lo.s32 %r245, %r230, %r2;
mul.wide.u32 %rd185, %r245, 4;
mov.u64 %rd186, sh;
add.s64 %rd260, %rd186, %rd185;
mad.lo.s32 %r246, %r2, %r384, %r55;
mul.wide.u32 %rd187, %r246, 4;
add.s64 %rd259, %rd2, %rd187;
mov.u32 %r383, %r237;
@%p2 bra BB1_70;

BB1_69:
mov.u32 %r58, %r383;
ld.volatile.shared.f64 %fd35, [%rd260];
ld.volatile.global.f64 %fd36, [%rd259];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd260], %fd37;
add.s64 %rd260, %rd260, 8;
add.s64 %rd259, %rd259, 8;
add.s32 %r59, %r58, 1;
setp.lt.s32	%p59, %r59, %r1;
mov.u32 %r383, %r59;
@%p59 bra BB1_69;

BB1_70:
add.s32 %r381, %r381, 1;
setp.lt.u32	%p60, %r381, %r52;
add.s32 %r384, %r384, 1;
@%p60 bra BB1_68;

BB1_71:
@%p9 bra BB1_73;

add.u64 %rd188, %SP, 0;
cvta.to.local.u64 %rd189, %rd188;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd189], %rs2;
mov.u64 %rd190, $str2;
cvta.global.u64 %rd191, %rd190;
mov.u32 %r250, 0;
mov.u64 %rd192, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd191;
.param .b64 param1;
st.param.b64	[param1+0], %rd188;
.param .b32 param2;
st.param.b32	[param2+0], %r250;
.param .b64 param3;
st.param.b64	[param3+0], %rd188;
.param .b64 param4;
st.param.b64	[param4+0], %rd192;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB1_73:
membar.cta;
and.b32 %r254, %r230, 1;
setp.eq.b32	%p62, %r254, 1;
setp.eq.b32	%p63, %r130, 1;
xor.pred %p64, %p63, %p62;
@%p64 bra BB1_77;

@%p2 bra BB1_77;

mul.lo.s32 %r258, %r1, %r230;
mul.wide.u32 %rd193, %r258, 8;
mov.u64 %rd194, sh;
add.s64 %rd261, %rd194, %rd193;
mul.wide.u32 %rd195, %r1, 8;
neg.s64 %rd67, %rd195;
mov.u32 %r385, 0;

BB1_76:
add.s64 %rd196, %rd261, %rd67;
ld.volatile.shared.f64 %fd38, [%rd261];
ld.volatile.shared.f64 %fd39, [%rd196];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd261], %fd40;
add.s64 %rd261, %rd261, 8;
add.s32 %r385, %r385, 1;
setp.lt.s32	%p66, %r385, %r1;
@%p66 bra BB1_76;

BB1_77:
xor.b32 %r262, %r19, %r230;
and.b32 %r263, %r262, 3;
membar.cta;
setp.ne.s32	%p67, %r263, 0;
@%p67 bra BB1_81;

@%p2 bra BB1_81;

mul.lo.s32 %r266, %r1, %r230;
mul.wide.u32 %rd197, %r266, 8;
mov.u64 %rd198, sh;
add.s64 %rd262, %rd198, %rd197;
mul.wide.u32 %rd199, %r89, 8;
neg.s64 %rd71, %rd199;
mov.u32 %r386, 0;

BB1_80:
add.s64 %rd200, %rd262, %rd71;
ld.volatile.shared.f64 %fd41, [%rd262];
ld.volatile.shared.f64 %fd42, [%rd200];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd262], %fd43;
add.s64 %rd262, %rd262, 8;
add.s32 %r386, %r386, 1;
setp.lt.s32	%p69, %r386, %r1;
@%p69 bra BB1_80;

BB1_81:
and.b32 %r272, %r262, 7;
membar.cta;
setp.ne.s32	%p70, %r272, 0;
@%p70 bra BB1_85;

@%p2 bra BB1_85;

mul.lo.s32 %r275, %r1, %r230;
mul.wide.u32 %rd201, %r275, 8;
mov.u64 %rd202, sh;
add.s64 %rd263, %rd202, %rd201;
shl.b32 %r276, %r1, 2;
mul.wide.u32 %rd203, %r276, 8;
neg.s64 %rd75, %rd203;
mov.u32 %r387, 0;

BB1_84:
add.s64 %rd204, %rd263, %rd75;
ld.volatile.shared.f64 %fd44, [%rd263];
ld.volatile.shared.f64 %fd45, [%rd204];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd263], %fd46;
add.s64 %rd263, %rd263, 8;
add.s32 %r387, %r387, 1;
setp.lt.s32	%p72, %r387, %r1;
@%p72 bra BB1_84;

BB1_85:
and.b32 %r281, %r262, 15;
membar.cta;
setp.ne.s32	%p73, %r281, 0;
@%p73 bra BB1_89;

@%p2 bra BB1_89;

mul.lo.s32 %r284, %r1, %r230;
mul.wide.u32 %rd205, %r284, 8;
mov.u64 %rd206, sh;
add.s64 %rd264, %rd206, %rd205;
shl.b32 %r285, %r1, 3;
mul.wide.u32 %rd207, %r285, 8;
neg.s64 %rd79, %rd207;
mov.u32 %r388, 0;

BB1_88:
add.s64 %rd208, %rd264, %rd79;
ld.volatile.shared.f64 %fd47, [%rd264];
ld.volatile.shared.f64 %fd48, [%rd208];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd264], %fd49;
add.s64 %rd264, %rd264, 8;
add.s32 %r388, %r388, 1;
setp.lt.s32	%p75, %r388, %r1;
@%p75 bra BB1_88;

BB1_89:
and.b32 %r290, %r262, 31;
membar.cta;
setp.ne.s32	%p76, %r290, 0;
@%p76 bra BB1_93;

@%p2 bra BB1_93;

mul.lo.s32 %r293, %r1, %r230;
mul.wide.u32 %rd209, %r293, 8;
mov.u64 %rd210, sh;
add.s64 %rd265, %rd210, %rd209;
shl.b32 %r294, %r1, 4;
mul.wide.u32 %rd211, %r294, 8;
neg.s64 %rd83, %rd211;
mov.u32 %r389, 0;

BB1_92:
add.s64 %rd212, %rd265, %rd83;
ld.volatile.shared.f64 %fd50, [%rd265];
ld.volatile.shared.f64 %fd51, [%rd212];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd265], %fd52;
add.s64 %rd265, %rd265, 8;
add.s32 %r389, %r389, 1;
setp.lt.s32	%p78, %r389, %r1;
@%p78 bra BB1_92;

BB1_93:
shl.b32 %r299, %r262, 5;
setp.lt.u32	%p1, %r299, %r123;
membar.cta;
bar.sync 0;
@!%p1 bra BB1_119;
bra.uni BB1_94;

BB1_94:
xor.b32 %r72, %r299, %r19;
setp.lt.u32	%p79, %r19, 33;
@%p79 bra BB1_99;

membar.cta;
setp.eq.b32	%p80, %r254, 1;
setp.eq.b32	%p81, %r130, 1;
xor.pred %p82, %p81, %p80;
@%p82 bra BB1_99;

@%p2 bra BB1_99;

mul.lo.s32 %r311, %r1, %r72;
mul.wide.u32 %rd213, %r311, 8;
mov.u64 %rd214, sh;
add.s64 %rd266, %rd214, %rd213;
shl.b32 %r312, %r1, 5;
mul.wide.u32 %rd215, %r312, 8;
neg.s64 %rd87, %rd215;
mov.u32 %r390, 0;

BB1_98:
add.s64 %rd216, %rd266, %rd87;
ld.volatile.shared.f64 %fd53, [%rd266];
ld.volatile.shared.f64 %fd54, [%rd216];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd266], %fd55;
add.s64 %rd266, %rd266, 8;
add.s32 %r390, %r390, 1;
setp.lt.s32	%p84, %r390, %r1;
@%p84 bra BB1_98;

BB1_99:
setp.lt.u32	%p85, %r19, 65;
@%p85 bra BB1_104;

membar.cta;
@%p67 bra BB1_104;

@%p2 bra BB1_104;

mul.lo.s32 %r321, %r1, %r72;
mul.wide.u32 %rd217, %r321, 8;
mov.u64 %rd218, sh;
add.s64 %rd267, %rd218, %rd217;
shl.b32 %r322, %r1, 6;
mul.wide.u32 %rd219, %r322, 8;
neg.s64 %rd91, %rd219;
mov.u32 %r391, 0;

BB1_103:
add.s64 %rd220, %rd267, %rd91;
ld.volatile.shared.f64 %fd56, [%rd267];
ld.volatile.shared.f64 %fd57, [%rd220];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd267], %fd58;
add.s64 %rd267, %rd267, 8;
add.s32 %r391, %r391, 1;
setp.lt.s32	%p88, %r391, %r1;
@%p88 bra BB1_103;

BB1_104:
setp.lt.u32	%p89, %r19, 129;
@%p89 bra BB1_109;

membar.cta;
@%p70 bra BB1_109;

@%p2 bra BB1_109;

mul.lo.s32 %r331, %r1, %r72;
mul.wide.u32 %rd221, %r331, 8;
mov.u64 %rd222, sh;
add.s64 %rd268, %rd222, %rd221;
shl.b32 %r332, %r1, 7;
mul.wide.u32 %rd223, %r332, 8;
neg.s64 %rd95, %rd223;
mov.u32 %r392, 0;

BB1_108:
add.s64 %rd224, %rd268, %rd95;
ld.volatile.shared.f64 %fd59, [%rd268];
ld.volatile.shared.f64 %fd60, [%rd224];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd268], %fd61;
add.s64 %rd268, %rd268, 8;
add.s32 %r392, %r392, 1;
setp.lt.s32	%p92, %r392, %r1;
@%p92 bra BB1_108;

BB1_109:
setp.lt.u32	%p93, %r19, 257;
@%p93 bra BB1_114;

membar.cta;
@%p73 bra BB1_114;

@%p2 bra BB1_114;

mul.lo.s32 %r341, %r1, %r72;
mul.wide.u32 %rd225, %r341, 8;
mov.u64 %rd226, sh;
add.s64 %rd269, %rd226, %rd225;
shl.b32 %r342, %r1, 8;
mul.wide.u32 %rd227, %r342, 8;
neg.s64 %rd99, %rd227;
mov.u32 %r393, 0;

BB1_113:
add.s64 %rd228, %rd269, %rd99;
ld.volatile.shared.f64 %fd62, [%rd269];
ld.volatile.shared.f64 %fd63, [%rd228];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd269], %fd64;
add.s64 %rd269, %rd269, 8;
add.s32 %r393, %r393, 1;
setp.lt.s32	%p96, %r393, %r1;
@%p96 bra BB1_113;

BB1_114:
setp.lt.u32	%p97, %r19, 513;
@%p97 bra BB1_119;

membar.cta;
@%p76 bra BB1_119;

@%p2 bra BB1_119;

mul.lo.s32 %r351, %r1, %r72;
mul.wide.u32 %rd229, %r351, 8;
mov.u64 %rd230, sh;
add.s64 %rd270, %rd230, %rd229;
shl.b32 %r352, %r1, 9;
mul.wide.u32 %rd231, %r352, 8;
neg.s64 %rd103, %rd231;
mov.u32 %r394, 0;

BB1_118:
add.s64 %rd232, %rd270, %rd103;
ld.volatile.shared.f64 %fd65, [%rd270];
ld.volatile.shared.f64 %fd66, [%rd232];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd270], %fd67;
add.s64 %rd270, %rd270, 8;
add.s32 %r394, %r394, 1;
setp.lt.s32	%p100, %r394, %r1;
@%p100 bra BB1_118;

BB1_119:
bar.sync 0;

BB1_120:
@%p54 bra BB1_132;

ld.param.u8 %rs3, [%rd1+104];
setp.eq.s16	%p102, %rs3, 0;
@%p102 bra BB1_123;

ld.param.u64 %rd233, [%rd1+96];
cvta.to.global.u64 %rd271, %rd233;
bra.uni BB1_124;

BB1_123:
ld.param.u64 %rd234, [%rd1+128];
setp.eq.s64	%p103, %rd234, 0;
cvta.to.global.u64 %rd235, %rd234;
selp.b64	%rd271, %rd2, %rd235, %p103;

BB1_124:
@%p52 bra BB1_128;

ld.param.u8 %rs4, [%rd1+48];
setp.gt.s32	%p105, %r1, 0;
setp.ne.s16	%p106, %rs4, 0;
and.pred %p107, %p106, %p105;
@!%p107 bra BB1_128;
bra.uni BB1_126;

BB1_126:
mul.wide.u32 %rd236, %r44, 4;
mov.u64 %rd237, sh;
add.s64 %rd272, %rd237, %rd236;
mov.u32 %r395, 0;

BB1_127:
ld.shared.f64 %fd68, [%rd272];
sqrt.rn.f64 %fd69, %fd68;
st.shared.f64 [%rd272], %fd69;
add.s64 %rd272, %rd272, 8;
add.s32 %r395, %r395, 1;
setp.lt.s32	%p108, %r395, %r1;
@%p108 bra BB1_127;

BB1_128:
setp.lt.u32	%p109, %r2, 33;
@%p109 bra BB1_130;

bar.sync 0;

BB1_130:
setp.ge.u32	%p110, %r396, %r2;
@%p110 bra BB1_132;

BB1_131:
cvt.u64.u32	%rd238, %r396;
add.s64 %rd239, %rd238, %rd54;
shl.b64 %rd240, %rd239, 2;
mov.u64 %rd241, sh;
add.s64 %rd242, %rd241, %rd240;
ld.shared.u32 %r360, [%rd242];
mul.wide.u32 %rd243, %r396, 4;
add.s64 %rd244, %rd271, %rd243;
st.global.u32 [%rd244], %r360;
add.s32 %r396, %r396, %r123;
setp.lt.u32	%p111, %r396, %r2;
@%p111 bra BB1_131;

BB1_132:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0[128]
)
{
.local .align 8 .b8 __local_depot2[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<43>;
.reg .b16 %rs<3>;
.reg .b32 %r<153>;
.reg .f64 %fd<49>;
.reg .b64 %rd<158>;


mov.u64 %rd157, __local_depot2;
cvta.local.u64 %SP, %rd157;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl14V_Nrm2_FunctorINS_4ViewIdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPKdJS7_NS8_INS_4CudaENS_9CudaSpaceEEESD_EEElEENS_11RangePolicyIJSH_lEEENS_11InvalidTypeESH_EEEEvT__param_0;
ld.param.u64 %rd28, [%rd1+112];
cvta.to.global.u64 %rd2, %rd28;
mov.u32 %r152, %tid.y;
shl.b32 %r26, %r152, 1;
mul.wide.u32 %rd29, %r26, 4;
mov.u64 %rd30, sh;
add.s64 %rd31, %rd30, %rd29;
mov.u64 %rd154, 0;
st.shared.u64 [%rd31], %rd154;
mov.u32 %r27, %nctaid.x;
setp.eq.s32	%p3, %r27, 0;
mov.u64 %rd153, %rd154;
@%p3 bra BB2_5;

ld.param.u64 %rd3, [%rd1+48];
ld.param.u64 %rd4, [%rd1+56];
sub.s64 %rd32, %rd4, %rd3;
add.s32 %r29, %r27, -1;
cvt.s64.s32	%rd33, %r29;
add.s64 %rd34, %rd32, %rd33;
cvt.s64.s32	%rd35, %r27;
or.b64 %rd36, %rd34, %rd35;
and.b64 %rd37, %rd36, -4294967296;
setp.eq.s64	%p4, %rd37, 0;
@%p4 bra BB2_3;

div.s64 %rd152, %rd34, %rd35;
bra.uni BB2_4;

BB2_3:
cvt.u64.u32	%rd42, %r29;
add.s64 %rd44, %rd32, %rd42;
cvt.u32.u64	%r34, %rd44;
div.u32 %r35, %r34, %r27;
cvt.u64.u32	%rd152, %r35;

BB2_4:
ld.param.u64 %rd45, [%rd1+72];
not.b64 %rd46, %rd45;
add.s64 %rd47, %rd152, %rd45;
and.b64 %rd48, %rd47, %rd46;
mov.u32 %r36, %ctaid.x;
cvt.s64.s32	%rd49, %r36;
mul.lo.s64 %rd50, %rd48, %rd49;
add.s64 %rd51, %rd50, %rd3;
add.s64 %rd52, %rd51, %rd48;
min.s64 %rd153, %rd4, %rd51;
min.s64 %rd154, %rd4, %rd52;

BB2_5:
cvt.u64.u32	%rd53, %r152;
add.s64 %rd155, %rd153, %rd53;
mov.f64 %fd47, 0d0000000000000000;
setp.ge.s64	%p5, %rd155, %rd154;
@%p5 bra BB2_9;

ld.param.u64 %rd54, [%rd1+8];
cvta.to.global.u64 %rd13, %rd54;
mov.u32 %r38, %ntid.y;
cvt.u64.u32	%rd14, %r38;
mov.f64 %fd47, 0d0000000000000000;

BB2_7:
shl.b64 %rd55, %rd155, 3;
add.s64 %rd56, %rd13, %rd55;
ld.global.f64 %fd8, [%rd56];
abs.f64 %fd9, %fd8;
fma.rn.f64 %fd47, %fd9, %fd9, %fd47;
add.s64 %rd155, %rd14, %rd155;
setp.lt.s64	%p6, %rd155, %rd154;
@%p6 bra BB2_7;

mov.u32 %r39, %tid.y;
shl.b32 %r40, %r39, 1;
mul.wide.u32 %rd57, %r40, 4;
add.s64 %rd59, %rd30, %rd57;
st.shared.f64 [%rd59], %fd47;

BB2_9:
add.u64 %rd60, %SP, 0;
cvta.to.local.u64 %rd61, %rd60;
st.local.f64 [%rd61], %fd47;
bar.sync 0;
mov.u32 %r147, %ntid.x;
mul.lo.s32 %r42, %r147, %r152;
cvt.u64.u32	%rd62, %r42;
mov.u32 %r43, %tid.x;
cvt.u64.u32	%rd63, %r43;
add.s64 %rd64, %rd62, %rd63;
shl.b64 %rd65, %rd64, 3;
add.s64 %rd17, %rd30, %rd65;
st.shared.f64 [%rd17], %fd47;
add.s32 %r44, %r42, %r43;
and.b32 %r2, %r44, 31;
setp.gt.s32	%p7, %r147, 31;
@%p7 bra BB2_13;

BB2_10:
add.s32 %r45, %r147, %r2;
setp.gt.s32	%p8, %r45, 31;
@%p8 bra BB2_12;

cvt.s64.s32	%rd67, %r147;
mov.u32 %r47, %ntid.x;
mul.lo.s32 %r48, %r47, %r152;
cvt.u64.u32	%rd68, %r48;
add.s64 %rd70, %rd68, %rd63;
add.s64 %rd71, %rd67, %rd70;
shl.b64 %rd72, %rd71, 3;
add.s64 %rd74, %rd30, %rd72;
ld.volatile.shared.f64 %fd10, [%rd17];
ld.volatile.shared.f64 %fd11, [%rd74];
add.f64 %fd12, %fd11, %fd10;
st.volatile.shared.f64 [%rd17], %fd12;

BB2_12:
membar.cta;
shl.b32 %r147, %r147, 1;
setp.lt.s32	%p9, %r147, 32;
@%p9 bra BB2_10;

BB2_13:
ld.param.u64 %rd18, [%rd1+104];
neg.s32 %r50, %r2;
cvt.s64.s32	%rd75, %r50;
mov.u32 %r52, %ntid.x;
mul.lo.s32 %r5, %r52, %r152;
cvt.u64.u32	%rd76, %r5;
add.s64 %rd78, %rd76, %rd63;
add.s64 %rd79, %rd75, %rd78;
shl.b64 %rd80, %rd79, 3;
add.s64 %rd82, %rd30, %rd80;
ld.shared.f64 %fd13, [%rd82];
st.shared.f64 [%rd17], %fd13;
bar.sync 0;
setp.gt.u32	%p10, %r5, 31;
@%p10 bra BB2_22;

mov.u32 %r55, %tid.y;
mad.lo.s32 %r57, %r52, %r55, %r43;
shl.b32 %r58, %r57, 5;
mov.u32 %r59, %ntid.y;
mul.lo.s32 %r60, %r59, %r52;
setp.ge.u32	%p11, %r58, %r60;
@%p11 bra BB2_16;

mul.wide.u32 %rd83, %r58, 8;
add.s64 %rd85, %rd30, %rd83;
ld.shared.f64 %fd14, [%rd85];
st.shared.f64 [%rd17], %fd14;

BB2_16:
membar.cta;
mov.u32 %r148, 1;
setp.lt.u32	%p12, %r60, 64;
@%p12 bra BB2_20;

BB2_17:
add.s32 %r70, %r148, %r2;
setp.gt.s32	%p13, %r70, 31;
@%p13 bra BB2_19;

cvt.s64.s32	%rd86, %r148;
mul.lo.s32 %r73, %r52, %r55;
cvt.u64.u32	%rd87, %r73;
add.s64 %rd89, %rd87, %rd63;
add.s64 %rd90, %rd86, %rd89;
shl.b64 %rd91, %rd90, 3;
add.s64 %rd93, %rd30, %rd91;
ld.volatile.shared.f64 %fd15, [%rd17];
ld.volatile.shared.f64 %fd16, [%rd93];
add.f64 %fd17, %fd16, %fd15;
st.volatile.shared.f64 [%rd17], %fd17;

BB2_19:
membar.cta;
shr.u32 %r78, %r60, 5;
shl.b32 %r148, %r148, 1;
setp.lt.s32	%p14, %r148, %r78;
@%p14 bra BB2_17;

BB2_20:
mul.lo.s32 %r82, %r52, %r55;
add.s32 %r83, %r82, %r43;
and.b32 %r84, %r83, 31;
neg.s32 %r85, %r84;
cvt.s64.s32	%rd94, %r85;
cvt.u64.u32	%rd95, %r82;
add.s64 %rd97, %rd95, %rd63;
add.s64 %rd98, %rd94, %rd97;
shl.b64 %rd99, %rd98, 3;
add.s64 %rd101, %rd30, %rd99;
ld.shared.f64 %fd18, [%rd101];
st.shared.f64 [%rd17], %fd18;
neg.s32 %r86, %r55;
setp.ne.s32	%p15, %r43, %r86;
@%p15 bra BB2_22;

ld.shared.f64 %fd19, [sh];
mov.u32 %r87, %ctaid.x;
cvta.to.global.u64 %rd102, %rd18;
mul.wide.u32 %rd103, %r87, 8;
add.s64 %rd104, %rd102, %rd103;
st.global.f64 [%rd104], %fd19;

BB2_22:
neg.s32 %r8, %r152;
bar.sync 0;
mov.u32 %r149, 0;
setp.ne.s32	%p16, %r43, %r8;
@%p16 bra BB2_24;

membar.gl;
atom.global.add.u32 %r91, [%rd2], 1;
add.s32 %r149, %r91, 1;

BB2_24:
setp.eq.s32	%p17, %r149, %r27;
selp.u32	%r11, 1, 0, %p17;
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r11, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r12, 1, 0, %p2; 
}
setp.eq.s32	%p19, %r12, 0;
mov.pred %p42, -1;
@%p19 bra BB2_47;

mov.u32 %r93, 0;
st.global.u32 [%rd2], %r93;
mov.u64 %rd107, 0;
st.local.u64 [%rd61], %rd107;
mad.lo.s32 %r97, %r52, %r152, %r43;
mov.f64 %fd48, 0d0000000000000000;
setp.ge.s32	%p20, %r97, %r27;
@%p20 bra BB2_28;

mov.u32 %r99, %ntid.y;
mul.lo.s32 %r13, %r99, %r52;
cvta.to.global.u64 %rd19, %rd18;
mov.u32 %r150, %r97;

BB2_27:
mov.u32 %r15, %r150;
mul.wide.s32 %rd108, %r15, 8;
add.s64 %rd109, %rd19, %rd108;
ld.local.f64 %fd21, [%rd61];
ld.volatile.global.f64 %fd22, [%rd109];
add.f64 %fd48, %fd22, %fd21;
st.local.f64 [%rd61], %fd48;
add.s32 %r16, %r13, %r15;
setp.lt.s32	%p21, %r16, %r27;
mov.u32 %r150, %r16;
@%p21 bra BB2_27;

BB2_28:
st.shared.f64 [%rd17], %fd48;
add.s32 %r104, %r2, 1;
setp.gt.u32	%p22, %r104, 31;
@%p22 bra BB2_30;

ld.volatile.shared.f64 %fd23, [%rd17];
ld.volatile.shared.f64 %fd24, [%rd17+8];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd17], %fd25;

BB2_30:
membar.cta;
add.s32 %r105, %r2, 2;
setp.gt.u32	%p23, %r105, 31;
@%p23 bra BB2_32;

ld.volatile.shared.f64 %fd26, [%rd17];
ld.volatile.shared.f64 %fd27, [%rd17+16];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd17], %fd28;

BB2_32:
membar.cta;
add.s32 %r106, %r2, 4;
setp.gt.u32	%p24, %r106, 31;
@%p24 bra BB2_34;

ld.volatile.shared.f64 %fd29, [%rd17];
ld.volatile.shared.f64 %fd30, [%rd17+32];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd17], %fd31;

BB2_34:
membar.cta;
add.s32 %r107, %r2, 8;
setp.gt.u32	%p25, %r107, 31;
@%p25 bra BB2_36;

ld.volatile.shared.f64 %fd32, [%rd17];
ld.volatile.shared.f64 %fd33, [%rd17+64];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd17], %fd34;

BB2_36:
membar.cta;
add.s32 %r108, %r2, 16;
setp.gt.u32	%p26, %r108, 31;
@%p26 bra BB2_38;

ld.volatile.shared.f64 %fd35, [%rd17];
ld.volatile.shared.f64 %fd36, [%rd17+128];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd17], %fd37;

BB2_38:
mov.u32 %r109, %ntid.y;
add.s32 %r110, %r109, -1;
setp.lt.u32	%p1, %r5, 32;
membar.cta;
mul.wide.u32 %rd112, %r110, 8;
add.s64 %rd20, %rd30, %rd112;
add.s32 %r115, %r5, %r43;
and.b32 %r116, %r115, 31;
neg.s32 %r117, %r116;
cvt.s64.s32	%rd114, %r117;
add.s64 %rd118, %rd114, %rd78;
shl.b64 %rd119, %rd118, 3;
add.s64 %rd120, %rd30, %rd119;
ld.shared.f64 %fd38, [%rd120];
st.shared.f64 [%rd17], %fd38;
bar.sync 0;
mov.pred %p42, 0;
@!%p1 bra BB2_47;
bra.uni BB2_39;

BB2_39:
mul.lo.s32 %r17, %r109, %r52;
shl.b32 %r123, %r97, 5;
setp.ge.u32	%p28, %r123, %r17;
@%p28 bra BB2_41;

mul.wide.u32 %rd121, %r123, 8;
add.s64 %rd123, %rd30, %rd121;
ld.shared.f64 %fd39, [%rd123];
st.shared.f64 [%rd17], %fd39;

BB2_41:
membar.cta;
shr.u32 %r18, %r17, 5;
mov.u32 %r151, 1;
setp.lt.u32	%p29, %r17, 64;
@%p29 bra BB2_45;

BB2_42:
add.s32 %r130, %r151, %r2;
setp.gt.s32	%p30, %r130, 31;
@%p30 bra BB2_44;

cvt.s64.s32	%rd124, %r151;
add.s64 %rd128, %rd124, %rd78;
shl.b64 %rd129, %rd128, 3;
add.s64 %rd131, %rd30, %rd129;
ld.volatile.shared.f64 %fd40, [%rd17];
ld.volatile.shared.f64 %fd41, [%rd131];
add.f64 %fd42, %fd41, %fd40;
st.volatile.shared.f64 [%rd17], %fd42;

BB2_44:
membar.cta;
shl.b32 %r151, %r151, 1;
setp.lt.s32	%p31, %r151, %r18;
@%p31 bra BB2_42;

BB2_45:
ld.shared.f64 %fd43, [%rd120];
st.shared.f64 [%rd17], %fd43;
@%p16 bra BB2_47;

ld.shared.f64 %fd44, [sh];
st.shared.f64 [%rd20], %fd44;

BB2_47:
@%p42 bra BB2_55;

ld.param.u8 %rs1, [%rd1+96];
mov.u32 %r21, %ntid.y;
add.s32 %r143, %r21, 2147483647;
shl.b32 %r144, %r143, 1;
cvt.u64.u32	%rd21, %r144;
mul.wide.u32 %rd140, %r144, 4;
add.s64 %rd22, %rd30, %rd140;
setp.eq.s16	%p35, %rs1, 0;
@%p35 bra BB2_50;

ld.param.u64 %rd142, [%rd1+88];
cvta.to.global.u64 %rd156, %rd142;
bra.uni BB2_51;

BB2_50:
ld.param.u64 %rd143, [%rd1+120];
setp.eq.s64	%p36, %rd143, 0;
selp.b64	%rd144, %rd18, %rd143, %p36;
cvta.to.global.u64 %rd156, %rd144;

BB2_51:
ld.param.u8 %rs2, [%rd1+24];
setp.ne.s32	%p37, %r152, 0;
setp.eq.s16	%p38, %rs2, 0;
or.pred %p39, %p37, %p38;
@%p39 bra BB2_53;

ld.shared.f64 %fd45, [%rd22];
sqrt.rn.f64 %fd46, %fd45;
st.shared.f64 [%rd22], %fd46;

BB2_53:
setp.gt.u32	%p40, %r152, 1;
@%p40 bra BB2_55;

BB2_54:
cvt.u64.u32	%rd145, %r152;
add.s64 %rd146, %rd145, %rd21;
shl.b64 %rd147, %rd146, 2;
add.s64 %rd149, %rd30, %rd147;
ld.shared.u32 %r146, [%rd149];
mul.wide.u32 %rd150, %r152, 4;
add.s64 %rd151, %rd156, %rd150;
st.global.u32 [%rd151], %r146;
add.s32 %r152, %r152, %r21;
setp.lt.u32	%p41, %r152, 2;
@%p41 bra BB2_54;

BB2_55:
ret;
}

.entry _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm2_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT_(
.param .align 8 .b8 _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm2_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0[152]
)
{
.local .align 1 .b8 __local_depot3[1];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<114>;
.reg .b16 %rs<6>;
.reg .b32 %r<263>;
.reg .f64 %fd<70>;
.reg .b64 %rd<544>;


mov.u64 %rd543, __local_depot3;
cvta.local.u64 %SP, %rd543;
mov.u64 %rd1, _ZN6Kokkos4Impl33cuda_parallel_launch_local_memoryINS0_14ParallelReduceIN10KokkosBlas4Impl27MV_Nrm2_Right_FunctorVectorINS_4ViewIPdJNS_10LayoutLeftENS_6DeviceINS_6SerialENS_9HostSpaceEEENS_12MemoryTraitsILj1EEEEEENS6_IPPKdJS8_NS9_INS_4CudaENS_9CudaSpaceEEESE_EEElEENS_11RangePolicyIJSJ_lEEENS_11InvalidTypeESJ_EEEEvT__param_0;
ld.param.u64 %rd223, [%rd1+128];
cvta.to.global.u64 %rd2, %rd223;
ld.param.u64 %rd3, [%rd1];
and.b64 %rd224, %rd3, 536870911;
shl.b64 %rd225, %rd224, 1;
cvt.u32.u64	%r1, %rd225;
setp.lt.s64	%p2, %rd3, 1;
@%p2 bra BB3_3;

mov.u32 %r28, %tid.y;
cvt.u32.u64	%r29, %rd3;
and.b32 %r30, %r29, 536870911;
mul.lo.s32 %r31, %r28, %r30;
shl.b32 %r32, %r31, 1;
mul.wide.u32 %rd227, %r32, 4;
mov.u64 %rd228, sh;
add.s64 %rd464, %rd228, %rd227;
mov.u64 %rd226, 0;
mov.u64 %rd465, %rd226;

BB3_2:
mov.u64 %rd6, %rd465;
st.shared.u64 [%rd464], %rd226;
add.s64 %rd464, %rd464, 8;
add.s64 %rd8, %rd6, 1;
setp.lt.s64	%p3, %rd8, %rd3;
mov.u64 %rd465, %rd8;
@%p3 bra BB3_2;

BB3_3:
mov.u32 %r2, %nctaid.x;
setp.eq.s32	%p4, %r2, 0;
mov.u64 %rd468, 0;
mov.u64 %rd467, %rd468;
@%p4 bra BB3_8;

ld.param.u64 %rd9, [%rd1+72];
ld.param.u64 %rd10, [%rd1+80];
add.s32 %r33, %r2, -1;
cvt.s64.s32	%rd232, %r33;
sub.s64 %rd233, %rd10, %rd9;
add.s64 %rd11, %rd233, %rd232;
cvt.s64.s32	%rd12, %r2;
or.b64 %rd234, %rd11, %rd12;
and.b64 %rd235, %rd234, -4294967296;
setp.eq.s64	%p5, %rd235, 0;
@%p5 bra BB3_6;

div.s64 %rd466, %rd11, %rd12;
bra.uni BB3_7;

BB3_6:
cvt.u32.u64	%r34, %rd12;
cvt.u32.u64	%r35, %rd11;
div.u32 %r36, %r35, %r34;
cvt.u64.u32	%rd466, %r36;

BB3_7:
ld.param.u64 %rd236, [%rd1+96];
mov.u32 %r37, %ctaid.x;
not.b64 %rd237, %rd236;
add.s64 %rd238, %rd466, %rd236;
and.b64 %rd239, %rd238, %rd237;
cvt.s64.s32	%rd240, %r37;
mul.lo.s64 %rd241, %rd239, %rd240;
add.s64 %rd242, %rd241, %rd9;
add.s64 %rd243, %rd242, %rd239;
min.s64 %rd467, %rd10, %rd242;
min.s64 %rd468, %rd10, %rd243;

BB3_8:
mov.u32 %r258, %tid.y;
cvt.u64.u32	%rd244, %r258;
add.s64 %rd469, %rd467, %rd244;
setp.ge.s64	%p6, %rd469, %rd468;
@%p6 bra BB3_13;

ld.param.u64 %rd246, [%rd1+16];
cvta.to.global.u64 %rd21, %rd246;
ld.param.u64 %rd247, [%rd1+40];
mov.u32 %r39, %ntid.y;
cvt.u64.u32	%rd22, %r39;
cvt.u32.u64	%r40, %rd3;
and.b32 %r41, %r40, 536870911;
mov.u32 %r42, %tid.y;
mul.lo.s32 %r43, %r42, %r41;
shl.b32 %r44, %r43, 1;
mul.wide.u32 %rd248, %r44, 4;
mov.u64 %rd249, sh;
add.s64 %rd23, %rd249, %rd248;
cvt.u64.u32	%rd250, %r42;
add.s64 %rd24, %rd467, %rd250;
shl.b64 %rd25, %rd247, 3;
mov.u64 %rd245, 0;
mov.u64 %rd474, %rd245;

BB3_10:
mov.u64 %rd471, %rd23;
mul.lo.s64 %rd252, %rd22, %rd474;
add.s64 %rd253, %rd24, %rd252;
shl.b64 %rd254, %rd253, 3;
add.s64 %rd470, %rd21, %rd254;
mov.u64 %rd473, %rd245;
@%p2 bra BB3_12;

BB3_11:
mov.u64 %rd32, %rd473;
ld.global.f64 %fd1, [%rd470];
abs.f64 %fd2, %fd1;
ld.shared.f64 %fd3, [%rd471];
fma.rn.f64 %fd4, %fd2, %fd2, %fd3;
st.shared.f64 [%rd471], %fd4;
add.s64 %rd471, %rd471, 8;
add.s64 %rd470, %rd470, %rd25;
add.s64 %rd35, %rd32, 1;
setp.lt.s64	%p8, %rd35, %rd3;
mov.u64 %rd473, %rd35;
@%p8 bra BB3_11;

BB3_12:
add.s64 %rd469, %rd22, %rd469;
setp.lt.s64	%p9, %rd469, %rd468;
add.s64 %rd474, %rd474, 1;
@%p9 bra BB3_10;

BB3_13:
mov.u32 %r45, %ntid.y;
neg.s32 %r46, %r45;
and.b32 %r47, %r45, %r46;
clz.b32 %r3, %r47;
add.s32 %r4, %r45, -1;
and.b32 %r5, %r4, %r45;
setp.eq.s32	%p10, %r5, 0;
@%p10 bra BB3_15;

add.u64 %rd255, %SP, 0;
cvta.to.local.u64 %rd256, %rd255;
ld.global.u8 %rs1, [$str];
st.local.u8 [%rd256], %rs1;
mov.u64 %rd257, $str1;
cvta.global.u64 %rd258, %rd257;
mov.u32 %r48, 0;
mov.u64 %rd259, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd258;
.param .b64 param1;
st.param.b64	[param1+0], %rd255;
.param .b32 param2;
st.param.b32	[param2+0], %r48;
.param .b64 param3;
st.param.b64	[param3+0], %rd255;
.param .b64 param4;
st.param.b64	[param4+0], %rd259;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_15:
@%p10 bra BB3_17;

add.u64 %rd260, %SP, 0;
cvta.to.local.u64 %rd261, %rd260;
ld.global.u8 %rs2, [$str];
st.local.u8 [%rd261], %rs2;
mov.u64 %rd262, $str2;
cvta.global.u64 %rd263, %rd262;
mov.u32 %r49, 0;
mov.u64 %rd264, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd263;
.param .b64 param1;
st.param.b64	[param1+0], %rd260;
.param .b32 param2;
st.param.b32	[param2+0], %r49;
.param .b64 param3;
st.param.b64	[param3+0], %rd260;
.param .b64 param4;
st.param.b64	[param4+0], %rd264;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_17:
xor.b32 %r6, %r4, %r258;
membar.cta;
and.b32 %r51, %r258, 1;
setp.eq.b32	%p12, %r51, 1;
and.b32 %r52, %r4, 1;
setp.eq.b32	%p13, %r52, 1;
xor.pred %p14, %p13, %p12;
@%p14 bra BB3_21;

@%p2 bra BB3_21;

cvt.u32.u64	%r53, %rd3;
mov.u32 %r54, %tid.y;
mul.lo.s32 %r55, %r54, %r53;
mul.wide.u32 %rd266, %r55, 2;
and.b64 %rd267, %rd3, 4294967295;
shl.b64 %rd268, %rd267, 1;
sub.s64 %rd269, %rd266, %rd268;
shl.b64 %rd270, %rd269, 2;
mov.u64 %rd271, sh;
add.s64 %rd476, %rd271, %rd270;
mul.wide.u32 %rd272, %r55, 8;
add.s64 %rd475, %rd271, %rd272;
mov.u64 %rd477, 0;

BB3_20:
ld.volatile.shared.f64 %fd5, [%rd475];
ld.volatile.shared.f64 %fd6, [%rd476];
add.f64 %fd7, %fd6, %fd5;
st.volatile.shared.f64 [%rd475], %fd7;
add.s64 %rd476, %rd476, 8;
add.s64 %rd475, %rd475, 8;
add.s64 %rd477, %rd477, 1;
setp.lt.s64	%p16, %rd477, %rd3;
@%p16 bra BB3_20;

BB3_21:
membar.cta;
and.b32 %r56, %r6, 3;
setp.ne.s32	%p17, %r56, 0;
@%p17 bra BB3_25;

@%p2 bra BB3_25;

cvt.u32.u64	%r57, %rd3;
mov.u32 %r58, %tid.y;
mul.lo.s32 %r59, %r58, %r57;
mul.wide.u32 %rd274, %r59, 2;
shl.b64 %rd275, %rd3, 2;
and.b64 %rd276, %rd275, 8589934588;
sub.s64 %rd277, %rd274, %rd276;
shl.b64 %rd278, %rd277, 2;
mov.u64 %rd279, sh;
add.s64 %rd479, %rd279, %rd278;
mul.wide.u32 %rd280, %r59, 8;
add.s64 %rd478, %rd279, %rd280;
mov.u64 %rd480, 0;

BB3_24:
ld.volatile.shared.f64 %fd8, [%rd478];
ld.volatile.shared.f64 %fd9, [%rd479];
add.f64 %fd10, %fd9, %fd8;
st.volatile.shared.f64 [%rd478], %fd10;
add.s64 %rd479, %rd479, 8;
add.s64 %rd478, %rd478, 8;
add.s64 %rd480, %rd480, 1;
setp.lt.s64	%p19, %rd480, %rd3;
@%p19 bra BB3_24;

BB3_25:
membar.cta;
and.b32 %r60, %r6, 7;
setp.ne.s32	%p20, %r60, 0;
@%p20 bra BB3_29;

@%p2 bra BB3_29;

cvt.u32.u64	%r61, %rd3;
mov.u32 %r62, %tid.y;
mul.lo.s32 %r63, %r62, %r61;
mul.wide.u32 %rd282, %r63, 2;
shl.b64 %rd283, %rd3, 3;
and.b64 %rd284, %rd283, 8589934584;
sub.s64 %rd285, %rd282, %rd284;
shl.b64 %rd286, %rd285, 2;
mov.u64 %rd287, sh;
add.s64 %rd482, %rd287, %rd286;
mul.wide.u32 %rd288, %r63, 8;
add.s64 %rd481, %rd287, %rd288;
mov.u64 %rd483, 0;

BB3_28:
ld.volatile.shared.f64 %fd11, [%rd481];
ld.volatile.shared.f64 %fd12, [%rd482];
add.f64 %fd13, %fd12, %fd11;
st.volatile.shared.f64 [%rd481], %fd13;
add.s64 %rd482, %rd482, 8;
add.s64 %rd481, %rd481, 8;
add.s64 %rd483, %rd483, 1;
setp.lt.s64	%p22, %rd483, %rd3;
@%p22 bra BB3_28;

BB3_29:
membar.cta;
and.b32 %r64, %r6, 15;
setp.ne.s32	%p23, %r64, 0;
@%p23 bra BB3_33;

@%p2 bra BB3_33;

cvt.u32.u64	%r65, %rd3;
mov.u32 %r66, %tid.y;
mul.lo.s32 %r67, %r66, %r65;
mul.wide.u32 %rd290, %r67, 2;
shl.b64 %rd291, %rd3, 4;
and.b64 %rd292, %rd291, 8589934576;
sub.s64 %rd293, %rd290, %rd292;
shl.b64 %rd294, %rd293, 2;
mov.u64 %rd295, sh;
add.s64 %rd485, %rd295, %rd294;
mul.wide.u32 %rd296, %r67, 8;
add.s64 %rd484, %rd295, %rd296;
mov.u64 %rd486, 0;

BB3_32:
ld.volatile.shared.f64 %fd14, [%rd484];
ld.volatile.shared.f64 %fd15, [%rd485];
add.f64 %fd16, %fd15, %fd14;
st.volatile.shared.f64 [%rd484], %fd16;
add.s64 %rd485, %rd485, 8;
add.s64 %rd484, %rd484, 8;
add.s64 %rd486, %rd486, 1;
setp.lt.s64	%p25, %rd486, %rd3;
@%p25 bra BB3_32;

BB3_33:
membar.cta;
and.b32 %r68, %r6, 31;
setp.ne.s32	%p26, %r68, 0;
@%p26 bra BB3_37;

@%p2 bra BB3_37;

cvt.u32.u64	%r69, %rd3;
mov.u32 %r70, %tid.y;
mul.lo.s32 %r71, %r70, %r69;
mul.wide.u32 %rd298, %r71, 2;
shl.b64 %rd299, %rd3, 5;
and.b64 %rd300, %rd299, 8589934560;
sub.s64 %rd301, %rd298, %rd300;
shl.b64 %rd302, %rd301, 2;
mov.u64 %rd303, sh;
add.s64 %rd488, %rd303, %rd302;
mul.wide.u32 %rd304, %r71, 8;
add.s64 %rd487, %rd303, %rd304;
mov.u64 %rd489, 0;

BB3_36:
ld.volatile.shared.f64 %fd17, [%rd487];
ld.volatile.shared.f64 %fd18, [%rd488];
add.f64 %fd19, %fd18, %fd17;
st.volatile.shared.f64 [%rd487], %fd19;
add.s64 %rd488, %rd488, 8;
add.s64 %rd487, %rd487, 8;
add.s64 %rd489, %rd489, 1;
setp.lt.s64	%p28, %rd489, %rd3;
@%p28 bra BB3_36;

BB3_37:
membar.cta;
bar.sync 0;
shl.b32 %r7, %r6, 5;
setp.ge.u32	%p29, %r7, %r45;
@%p29 bra BB3_63;

xor.b32 %r8, %r7, %r4;
setp.lt.u32	%p30, %r4, 33;
@%p30 bra BB3_43;

mov.u32 %r77, %tid.y;
membar.cta;
and.b32 %r78, %r77, 1;
setp.eq.b32	%p31, %r78, 1;
setp.eq.b32	%p32, %r52, 1;
xor.pred %p33, %p32, %p31;
@%p33 bra BB3_43;

@%p2 bra BB3_43;

cvt.u32.u64	%r80, %rd3;
mul.lo.s32 %r81, %r8, %r80;
mul.wide.u32 %rd306, %r81, 2;
shl.b64 %rd307, %rd3, 6;
and.b64 %rd308, %rd307, 8589934528;
sub.s64 %rd309, %rd306, %rd308;
shl.b64 %rd310, %rd309, 2;
mov.u64 %rd311, sh;
add.s64 %rd491, %rd311, %rd310;
mul.wide.u32 %rd312, %r81, 8;
add.s64 %rd490, %rd311, %rd312;
mov.u64 %rd492, 0;

BB3_42:
ld.volatile.shared.f64 %fd20, [%rd490];
ld.volatile.shared.f64 %fd21, [%rd491];
add.f64 %fd22, %fd21, %fd20;
st.volatile.shared.f64 [%rd490], %fd22;
add.s64 %rd491, %rd491, 8;
add.s64 %rd490, %rd490, 8;
add.s64 %rd492, %rd492, 1;
setp.lt.s64	%p35, %rd492, %rd3;
@%p35 bra BB3_42;

BB3_43:
setp.lt.u32	%p36, %r4, 65;
@%p36 bra BB3_48;

mov.u32 %r86, %tid.y;
xor.b32 %r87, %r4, %r86;
and.b32 %r88, %r87, 3;
membar.cta;
setp.ne.s32	%p37, %r88, 0;
@%p37 bra BB3_48;

@%p2 bra BB3_48;

cvt.u32.u64	%r89, %rd3;
mul.lo.s32 %r90, %r8, %r89;
mul.wide.u32 %rd314, %r90, 2;
shl.b64 %rd315, %rd3, 7;
and.b64 %rd316, %rd315, 8589934464;
sub.s64 %rd317, %rd314, %rd316;
shl.b64 %rd318, %rd317, 2;
mov.u64 %rd319, sh;
add.s64 %rd494, %rd319, %rd318;
mul.wide.u32 %rd320, %r90, 8;
add.s64 %rd493, %rd319, %rd320;
mov.u64 %rd495, 0;

BB3_47:
ld.volatile.shared.f64 %fd23, [%rd493];
ld.volatile.shared.f64 %fd24, [%rd494];
add.f64 %fd25, %fd24, %fd23;
st.volatile.shared.f64 [%rd493], %fd25;
add.s64 %rd494, %rd494, 8;
add.s64 %rd493, %rd493, 8;
add.s64 %rd495, %rd495, 1;
setp.lt.s64	%p39, %rd495, %rd3;
@%p39 bra BB3_47;

BB3_48:
setp.lt.u32	%p40, %r4, 129;
@%p40 bra BB3_53;

mov.u32 %r95, %tid.y;
xor.b32 %r96, %r4, %r95;
and.b32 %r97, %r96, 7;
membar.cta;
setp.ne.s32	%p41, %r97, 0;
@%p41 bra BB3_53;

@%p2 bra BB3_53;

cvt.u32.u64	%r98, %rd3;
mul.lo.s32 %r99, %r8, %r98;
mul.wide.u32 %rd322, %r99, 2;
shl.b64 %rd323, %rd3, 8;
and.b64 %rd324, %rd323, 8589934336;
sub.s64 %rd325, %rd322, %rd324;
shl.b64 %rd326, %rd325, 2;
mov.u64 %rd327, sh;
add.s64 %rd497, %rd327, %rd326;
mul.wide.u32 %rd328, %r99, 8;
add.s64 %rd496, %rd327, %rd328;
mov.u64 %rd498, 0;

BB3_52:
ld.volatile.shared.f64 %fd26, [%rd496];
ld.volatile.shared.f64 %fd27, [%rd497];
add.f64 %fd28, %fd27, %fd26;
st.volatile.shared.f64 [%rd496], %fd28;
add.s64 %rd497, %rd497, 8;
add.s64 %rd496, %rd496, 8;
add.s64 %rd498, %rd498, 1;
setp.lt.s64	%p43, %rd498, %rd3;
@%p43 bra BB3_52;

BB3_53:
setp.lt.u32	%p44, %r4, 257;
@%p44 bra BB3_58;

mov.u32 %r104, %tid.y;
xor.b32 %r105, %r4, %r104;
and.b32 %r106, %r105, 15;
membar.cta;
setp.ne.s32	%p45, %r106, 0;
@%p45 bra BB3_58;

@%p2 bra BB3_58;

cvt.u32.u64	%r107, %rd3;
mul.lo.s32 %r108, %r8, %r107;
mul.wide.u32 %rd330, %r108, 2;
shl.b64 %rd331, %rd3, 9;
and.b64 %rd332, %rd331, 8589934080;
sub.s64 %rd333, %rd330, %rd332;
shl.b64 %rd334, %rd333, 2;
mov.u64 %rd335, sh;
add.s64 %rd500, %rd335, %rd334;
mul.wide.u32 %rd336, %r108, 8;
add.s64 %rd499, %rd335, %rd336;
mov.u64 %rd501, 0;

BB3_57:
ld.volatile.shared.f64 %fd29, [%rd499];
ld.volatile.shared.f64 %fd30, [%rd500];
add.f64 %fd31, %fd30, %fd29;
st.volatile.shared.f64 [%rd499], %fd31;
add.s64 %rd500, %rd500, 8;
add.s64 %rd499, %rd499, 8;
add.s64 %rd501, %rd501, 1;
setp.lt.s64	%p47, %rd501, %rd3;
@%p47 bra BB3_57;

BB3_58:
setp.lt.u32	%p48, %r4, 513;
@%p48 bra BB3_63;

mov.u32 %r113, %tid.y;
xor.b32 %r114, %r4, %r113;
and.b32 %r115, %r114, 31;
membar.cta;
setp.ne.s32	%p49, %r115, 0;
@%p49 bra BB3_63;

@%p2 bra BB3_63;

cvt.u32.u64	%r116, %rd3;
mul.lo.s32 %r117, %r8, %r116;
mul.wide.u32 %rd338, %r117, 2;
shl.b64 %rd339, %rd3, 10;
and.b64 %rd340, %rd339, 8589933568;
sub.s64 %rd341, %rd338, %rd340;
shl.b64 %rd342, %rd341, 2;
mov.u64 %rd343, sh;
add.s64 %rd503, %rd343, %rd342;
mul.wide.u32 %rd344, %r117, 8;
add.s64 %rd502, %rd343, %rd344;
mov.u64 %rd504, 0;

BB3_62:
ld.volatile.shared.f64 %fd32, [%rd502];
ld.volatile.shared.f64 %fd33, [%rd503];
add.f64 %fd34, %fd33, %fd32;
st.volatile.shared.f64 [%rd502], %fd34;
add.s64 %rd503, %rd503, 8;
add.s64 %rd502, %rd502, 8;
add.s64 %rd504, %rd504, 1;
setp.lt.s64	%p51, %rd504, %rd3;
@%p51 bra BB3_62;

BB3_63:
bar.sync 0;
mul.lo.s32 %r9, %r4, %r1;
cvt.u64.u32	%rd118, %r9;
mov.u32 %r120, %ctaid.x;
mul.lo.s32 %r121, %r120, %r1;
cvt.u64.u32	%rd119, %r121;
setp.ge.s32	%p52, %r258, %r1;
@%p52 bra BB3_65;

BB3_64:
cvt.s64.s32	%rd345, %r258;
add.s64 %rd346, %rd345, %rd118;
shl.b64 %rd347, %rd346, 2;
mov.u64 %rd348, sh;
add.s64 %rd349, %rd348, %rd347;
ld.shared.u32 %r122, [%rd349];
add.s64 %rd350, %rd345, %rd119;
shl.b64 %rd351, %rd350, 2;
add.s64 %rd352, %rd2, %rd351;
st.global.u32 [%rd352], %r122;
add.s32 %r258, %r258, %r45;
setp.lt.s32	%p53, %r258, %r1;
@%p53 bra BB3_64;

BB3_65:
mov.u32 %r262, %tid.y;
mov.u32 %r259, 0;
setp.ne.s32	%p54, %r262, 0;
@%p54 bra BB3_67;

ld.param.u64 %rd353, [%rd1+136];
cvta.to.global.u64 %rd354, %rd353;
add.s32 %r127, %r2, -1;
atom.global.inc.u32 %r128, [%rd354], %r127;
add.s32 %r129, %r128, 1;
setp.lt.u32	%p55, %r129, %r2;
selp.u32	%r259, 1, 0, %p55;

BB3_67:
{ 
.reg .pred %p1; 
.reg .pred %p2; 
setp.ne.u32 %p1, %r259, 0; 
bar.red.or.pred %p2, 0, %p1; 
selp.u32 %r15, 1, 0, %p2; 
}
setp.ne.s32	%p56, %r15, 0;
@%p56 bra BB3_125;

mov.u32 %r130, 31;
sub.s32 %r131, %r130, %r3;
mov.u32 %r133, %tid.y;
mul.wide.u32 %rd355, %r2, %r133;
shr.u64 %rd120, %rd355, %r131;
cvt.u32.u64	%r261, %rd120;
add.s32 %r134, %r133, 1;
mul.wide.u32 %rd356, %r2, %r134;
shr.u64 %rd357, %rd356, %r131;
cvt.u32.u64	%r17, %rd357;
@%p2 bra BB3_71;

cvt.u32.u64	%r135, %rd3;
and.b32 %r136, %r135, 536870911;
mul.lo.s32 %r138, %r133, %r136;
shl.b32 %r139, %r138, 1;
mul.wide.u32 %rd359, %r139, 4;
mov.u64 %rd360, sh;
add.s64 %rd505, %rd360, %rd359;
mov.u64 %rd358, 0;
mov.u64 %rd506, %rd358;

BB3_70:
mov.u64 %rd123, %rd506;
st.shared.u64 [%rd505], %rd358;
add.s64 %rd505, %rd505, 8;
add.s64 %rd125, %rd123, 1;
setp.lt.s64	%p58, %rd125, %rd3;
mov.u64 %rd506, %rd125;
@%p58 bra BB3_70;

BB3_71:
setp.ge.u32	%p59, %r261, %r17;
@%p59 bra BB3_76;

cvt.u32.u64	%r141, %rd3;
and.b32 %r142, %r141, 536870911;
cvt.u32.u64	%r143, %rd120;
mul.lo.s32 %r144, %r142, %r143;
shl.b32 %r18, %r144, 1;
mov.u32 %r260, 0;

BB3_73:
mul.lo.s32 %r148, %r133, %r142;
shl.b32 %r149, %r148, 1;
mul.wide.u32 %rd363, %r149, 4;
mov.u64 %rd364, sh;
add.s64 %rd507, %rd364, %rd363;
shl.b32 %r150, %r141, 1;
and.b32 %r151, %r150, 1073741822;
mad.lo.s32 %r152, %r151, %r260, %r18;
mul.wide.u32 %rd365, %r152, 4;
add.s64 %rd508, %rd2, %rd365;
mov.u64 %rd509, 0;
@%p2 bra BB3_75;

BB3_74:
ld.volatile.shared.f64 %fd35, [%rd507];
ld.volatile.global.f64 %fd36, [%rd508];
add.f64 %fd37, %fd36, %fd35;
st.volatile.shared.f64 [%rd507], %fd37;
add.s64 %rd508, %rd508, 8;
add.s64 %rd507, %rd507, 8;
add.s64 %rd509, %rd509, 1;
setp.lt.s64	%p61, %rd509, %rd3;
@%p61 bra BB3_74;

BB3_75:
add.s32 %r261, %r261, 1;
setp.lt.u32	%p62, %r261, %r17;
add.s32 %r260, %r260, 1;
@%p62 bra BB3_73;

BB3_76:
@%p10 bra BB3_78;

add.u64 %rd366, %SP, 0;
cvta.to.local.u64 %rd367, %rd366;
ld.global.u8 %rs3, [$str];
st.local.u8 [%rd367], %rs3;
mov.u64 %rd368, $str2;
cvta.global.u64 %rd369, %rd368;
mov.u32 %r156, 0;
mov.u64 %rd370, 1;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.b64	[param0+0], %rd369;
.param .b64 param1;
st.param.b64	[param1+0], %rd366;
.param .b32 param2;
st.param.b32	[param2+0], %r156;
.param .b64 param3;
st.param.b64	[param3+0], %rd366;
.param .b64 param4;
st.param.b64	[param4+0], %rd370;
call.uni 
__assertfail, 
(
param0, 
param1, 
param2, 
param3, 
param4
);


	}

BB3_78:
membar.cta;
and.b32 %r160, %r133, 1;
setp.eq.b32	%p64, %r160, 1;
setp.eq.b32	%p65, %r52, 1;
xor.pred %p66, %p65, %p64;
@%p66 bra BB3_82;

@%p2 bra BB3_82;

cvt.u32.u64	%r162, %rd3;
mul.lo.s32 %r164, %r133, %r162;
mul.wide.u32 %rd372, %r164, 2;
and.b64 %rd373, %rd3, 4294967295;
shl.b64 %rd374, %rd373, 1;
sub.s64 %rd375, %rd372, %rd374;
shl.b64 %rd376, %rd375, 2;
mov.u64 %rd377, sh;
add.s64 %rd511, %rd377, %rd376;
mul.wide.u32 %rd378, %r164, 8;
add.s64 %rd510, %rd377, %rd378;
mov.u64 %rd512, 0;

BB3_81:
ld.volatile.shared.f64 %fd38, [%rd510];
ld.volatile.shared.f64 %fd39, [%rd511];
add.f64 %fd40, %fd39, %fd38;
st.volatile.shared.f64 [%rd510], %fd40;
add.s64 %rd511, %rd511, 8;
add.s64 %rd510, %rd510, 8;
add.s64 %rd512, %rd512, 1;
setp.lt.s64	%p68, %rd512, %rd3;
@%p68 bra BB3_81;

BB3_82:
xor.b32 %r168, %r4, %r133;
and.b32 %r169, %r168, 3;
membar.cta;
setp.ne.s32	%p69, %r169, 0;
@%p69 bra BB3_86;

@%p2 bra BB3_86;

cvt.u32.u64	%r170, %rd3;
mul.lo.s32 %r172, %r133, %r170;
mul.wide.u32 %rd380, %r172, 2;
shl.b64 %rd381, %rd3, 2;
and.b64 %rd382, %rd381, 8589934588;
sub.s64 %rd383, %rd380, %rd382;
shl.b64 %rd384, %rd383, 2;
mov.u64 %rd385, sh;
add.s64 %rd514, %rd385, %rd384;
mul.wide.u32 %rd386, %r172, 8;
add.s64 %rd513, %rd385, %rd386;
mov.u64 %rd515, 0;

BB3_85:
ld.volatile.shared.f64 %fd41, [%rd513];
ld.volatile.shared.f64 %fd42, [%rd514];
add.f64 %fd43, %fd42, %fd41;
st.volatile.shared.f64 [%rd513], %fd43;
add.s64 %rd514, %rd514, 8;
add.s64 %rd513, %rd513, 8;
add.s64 %rd515, %rd515, 1;
setp.lt.s64	%p71, %rd515, %rd3;
@%p71 bra BB3_85;

BB3_86:
and.b32 %r177, %r168, 7;
membar.cta;
setp.ne.s32	%p72, %r177, 0;
@%p72 bra BB3_90;

@%p2 bra BB3_90;

cvt.u32.u64	%r178, %rd3;
mul.lo.s32 %r180, %r133, %r178;
mul.wide.u32 %rd388, %r180, 2;
shl.b64 %rd389, %rd3, 3;
and.b64 %rd390, %rd389, 8589934584;
sub.s64 %rd391, %rd388, %rd390;
shl.b64 %rd392, %rd391, 2;
mov.u64 %rd393, sh;
add.s64 %rd517, %rd393, %rd392;
mul.wide.u32 %rd394, %r180, 8;
add.s64 %rd516, %rd393, %rd394;
mov.u64 %rd518, 0;

BB3_89:
ld.volatile.shared.f64 %fd44, [%rd516];
ld.volatile.shared.f64 %fd45, [%rd517];
add.f64 %fd46, %fd45, %fd44;
st.volatile.shared.f64 [%rd516], %fd46;
add.s64 %rd517, %rd517, 8;
add.s64 %rd516, %rd516, 8;
add.s64 %rd518, %rd518, 1;
setp.lt.s64	%p74, %rd518, %rd3;
@%p74 bra BB3_89;

BB3_90:
and.b32 %r185, %r168, 15;
membar.cta;
setp.ne.s32	%p75, %r185, 0;
@%p75 bra BB3_94;

@%p2 bra BB3_94;

cvt.u32.u64	%r186, %rd3;
mul.lo.s32 %r188, %r133, %r186;
mul.wide.u32 %rd396, %r188, 2;
shl.b64 %rd397, %rd3, 4;
and.b64 %rd398, %rd397, 8589934576;
sub.s64 %rd399, %rd396, %rd398;
shl.b64 %rd400, %rd399, 2;
mov.u64 %rd401, sh;
add.s64 %rd520, %rd401, %rd400;
mul.wide.u32 %rd402, %r188, 8;
add.s64 %rd519, %rd401, %rd402;
mov.u64 %rd521, 0;

BB3_93:
ld.volatile.shared.f64 %fd47, [%rd519];
ld.volatile.shared.f64 %fd48, [%rd520];
add.f64 %fd49, %fd48, %fd47;
st.volatile.shared.f64 [%rd519], %fd49;
add.s64 %rd520, %rd520, 8;
add.s64 %rd519, %rd519, 8;
add.s64 %rd521, %rd521, 1;
setp.lt.s64	%p77, %rd521, %rd3;
@%p77 bra BB3_93;

BB3_94:
and.b32 %r193, %r168, 31;
membar.cta;
setp.ne.s32	%p78, %r193, 0;
@%p78 bra BB3_98;

@%p2 bra BB3_98;

cvt.u32.u64	%r194, %rd3;
mul.lo.s32 %r196, %r133, %r194;
mul.wide.u32 %rd404, %r196, 2;
shl.b64 %rd405, %rd3, 5;
and.b64 %rd406, %rd405, 8589934560;
sub.s64 %rd407, %rd404, %rd406;
shl.b64 %rd408, %rd407, 2;
mov.u64 %rd409, sh;
add.s64 %rd523, %rd409, %rd408;
mul.wide.u32 %rd410, %r196, 8;
add.s64 %rd522, %rd409, %rd410;
mov.u64 %rd524, 0;

BB3_97:
ld.volatile.shared.f64 %fd50, [%rd522];
ld.volatile.shared.f64 %fd51, [%rd523];
add.f64 %fd52, %fd51, %fd50;
st.volatile.shared.f64 [%rd522], %fd52;
add.s64 %rd523, %rd523, 8;
add.s64 %rd522, %rd522, 8;
add.s64 %rd524, %rd524, 1;
setp.lt.s64	%p80, %rd524, %rd3;
@%p80 bra BB3_97;

BB3_98:
shl.b32 %r201, %r168, 5;
setp.lt.u32	%p1, %r201, %r45;
membar.cta;
bar.sync 0;
@!%p1 bra BB3_124;
bra.uni BB3_99;

BB3_99:
xor.b32 %r23, %r201, %r4;
setp.lt.u32	%p81, %r4, 33;
@%p81 bra BB3_104;

membar.cta;
setp.eq.b32	%p82, %r160, 1;
setp.eq.b32	%p83, %r52, 1;
xor.pred %p84, %p83, %p82;
@%p84 bra BB3_104;

@%p2 bra BB3_104;

cvt.u32.u64	%r212, %rd3;
mul.lo.s32 %r213, %r23, %r212;
mul.wide.u32 %rd412, %r213, 2;
shl.b64 %rd413, %rd3, 6;
and.b64 %rd414, %rd413, 8589934528;
sub.s64 %rd415, %rd412, %rd414;
shl.b64 %rd416, %rd415, 2;
mov.u64 %rd417, sh;
add.s64 %rd526, %rd417, %rd416;
mul.wide.u32 %rd418, %r213, 8;
add.s64 %rd525, %rd417, %rd418;
mov.u64 %rd527, 0;

BB3_103:
ld.volatile.shared.f64 %fd53, [%rd525];
ld.volatile.shared.f64 %fd54, [%rd526];
add.f64 %fd55, %fd54, %fd53;
st.volatile.shared.f64 [%rd525], %fd55;
add.s64 %rd526, %rd526, 8;
add.s64 %rd525, %rd525, 8;
add.s64 %rd527, %rd527, 1;
setp.lt.s64	%p86, %rd527, %rd3;
@%p86 bra BB3_103;

BB3_104:
setp.lt.u32	%p87, %r4, 65;
@%p87 bra BB3_109;

membar.cta;
@%p69 bra BB3_109;

@%p2 bra BB3_109;

cvt.u32.u64	%r221, %rd3;
mul.lo.s32 %r222, %r23, %r221;
mul.wide.u32 %rd420, %r222, 2;
shl.b64 %rd421, %rd3, 7;
and.b64 %rd422, %rd421, 8589934464;
sub.s64 %rd423, %rd420, %rd422;
shl.b64 %rd424, %rd423, 2;
mov.u64 %rd425, sh;
add.s64 %rd529, %rd425, %rd424;
mul.wide.u32 %rd426, %r222, 8;
add.s64 %rd528, %rd425, %rd426;
mov.u64 %rd530, 0;

BB3_108:
ld.volatile.shared.f64 %fd56, [%rd528];
ld.volatile.shared.f64 %fd57, [%rd529];
add.f64 %fd58, %fd57, %fd56;
st.volatile.shared.f64 [%rd528], %fd58;
add.s64 %rd529, %rd529, 8;
add.s64 %rd528, %rd528, 8;
add.s64 %rd530, %rd530, 1;
setp.lt.s64	%p90, %rd530, %rd3;
@%p90 bra BB3_108;

BB3_109:
setp.lt.u32	%p91, %r4, 129;
@%p91 bra BB3_114;

membar.cta;
@%p72 bra BB3_114;

@%p2 bra BB3_114;

cvt.u32.u64	%r230, %rd3;
mul.lo.s32 %r231, %r23, %r230;
mul.wide.u32 %rd428, %r231, 2;
shl.b64 %rd429, %rd3, 8;
and.b64 %rd430, %rd429, 8589934336;
sub.s64 %rd431, %rd428, %rd430;
shl.b64 %rd432, %rd431, 2;
mov.u64 %rd433, sh;
add.s64 %rd532, %rd433, %rd432;
mul.wide.u32 %rd434, %r231, 8;
add.s64 %rd531, %rd433, %rd434;
mov.u64 %rd533, 0;

BB3_113:
ld.volatile.shared.f64 %fd59, [%rd531];
ld.volatile.shared.f64 %fd60, [%rd532];
add.f64 %fd61, %fd60, %fd59;
st.volatile.shared.f64 [%rd531], %fd61;
add.s64 %rd532, %rd532, 8;
add.s64 %rd531, %rd531, 8;
add.s64 %rd533, %rd533, 1;
setp.lt.s64	%p94, %rd533, %rd3;
@%p94 bra BB3_113;

BB3_114:
setp.lt.u32	%p95, %r4, 257;
@%p95 bra BB3_119;

membar.cta;
@%p75 bra BB3_119;

@%p2 bra BB3_119;

cvt.u32.u64	%r239, %rd3;
mul.lo.s32 %r240, %r23, %r239;
mul.wide.u32 %rd436, %r240, 2;
shl.b64 %rd437, %rd3, 9;
and.b64 %rd438, %rd437, 8589934080;
sub.s64 %rd439, %rd436, %rd438;
shl.b64 %rd440, %rd439, 2;
mov.u64 %rd441, sh;
add.s64 %rd535, %rd441, %rd440;
mul.wide.u32 %rd442, %r240, 8;
add.s64 %rd534, %rd441, %rd442;
mov.u64 %rd536, 0;

BB3_118:
ld.volatile.shared.f64 %fd62, [%rd534];
ld.volatile.shared.f64 %fd63, [%rd535];
add.f64 %fd64, %fd63, %fd62;
st.volatile.shared.f64 [%rd534], %fd64;
add.s64 %rd535, %rd535, 8;
add.s64 %rd534, %rd534, 8;
add.s64 %rd536, %rd536, 1;
setp.lt.s64	%p98, %rd536, %rd3;
@%p98 bra BB3_118;

BB3_119:
setp.lt.u32	%p99, %r4, 513;
@%p99 bra BB3_124;

membar.cta;
@%p78 bra BB3_124;

@%p2 bra BB3_124;

cvt.u32.u64	%r248, %rd3;
mul.lo.s32 %r249, %r23, %r248;
mul.wide.u32 %rd444, %r249, 2;
shl.b64 %rd445, %rd3, 10;
and.b64 %rd446, %rd445, 8589933568;
sub.s64 %rd447, %rd444, %rd446;
shl.b64 %rd448, %rd447, 2;
mov.u64 %rd449, sh;
add.s64 %rd538, %rd449, %rd448;
mul.wide.u32 %rd450, %r249, 8;
add.s64 %rd537, %rd449, %rd450;
mov.u64 %rd539, 0;

BB3_123:
ld.volatile.shared.f64 %fd65, [%rd537];
ld.volatile.shared.f64 %fd66, [%rd538];
add.f64 %fd67, %fd66, %fd65;
st.volatile.shared.f64 [%rd537], %fd67;
add.s64 %rd538, %rd538, 8;
add.s64 %rd537, %rd537, 8;
add.s64 %rd539, %rd539, 1;
setp.lt.s64	%p102, %rd539, %rd3;
@%p102 bra BB3_123;

BB3_124:
bar.sync 0;

BB3_125:
@%p56 bra BB3_137;

ld.param.u8 %rs4, [%rd1+120];
setp.eq.s16	%p104, %rs4, 0;
@%p104 bra BB3_128;

ld.param.u64 %rd451, [%rd1+112];
cvta.to.global.u64 %rd540, %rd451;
bra.uni BB3_129;

BB3_128:
ld.param.u64 %rd452, [%rd1+144];
setp.eq.s64	%p105, %rd452, 0;
cvta.to.global.u64 %rd453, %rd452;
selp.b64	%rd540, %rd2, %rd453, %p105;

BB3_129:
@%p54 bra BB3_133;

ld.param.u8 %rs5, [%rd1+48];
setp.gt.s64	%p107, %rd3, 0;
setp.ne.s16	%p108, %rs5, 0;
and.pred %p109, %p108, %p107;
@!%p109 bra BB3_133;
bra.uni BB3_131;

BB3_131:
cvt.u32.u64	%r253, %rd3;
and.b32 %r254, %r253, 536870911;
mul.lo.s32 %r255, %r4, %r254;
shl.b32 %r256, %r255, 1;
mul.wide.u32 %rd455, %r256, 4;
mov.u64 %rd456, sh;
add.s64 %rd541, %rd456, %rd455;
mov.u64 %rd542, 0;

BB3_132:
ld.shared.f64 %fd68, [%rd541];
sqrt.rn.f64 %fd69, %fd68;
st.shared.f64 [%rd541], %fd69;
add.s64 %rd541, %rd541, 8;
add.s64 %rd542, %rd542, 1;
setp.lt.s64	%p110, %rd542, %rd3;
@%p110 bra BB3_132;

BB3_133:
setp.lt.u32	%p111, %r1, 33;
@%p111 bra BB3_135;

bar.sync 0;

BB3_135:
setp.ge.u32	%p112, %r262, %r1;
@%p112 bra BB3_137;

BB3_136:
cvt.u64.u32	%rd457, %r262;
add.s64 %rd458, %rd457, %rd118;
shl.b64 %rd459, %rd458, 2;
mov.u64 %rd460, sh;
add.s64 %rd461, %rd460, %rd459;
ld.shared.u32 %r257, [%rd461];
mul.wide.u32 %rd462, %r262, 4;
add.s64 %rd463, %rd540, %rd462;
st.global.u32 [%rd463], %r257;
add.s32 %r262, %r262, %r45;
setp.lt.u32	%p113, %r262, %r1;
@%p113 bra BB3_136;

BB3_137:
ret;
}


