<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.30.1 (20150306.0020)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3560pt" height="898pt"
 viewBox="0.00 0.00 3560.29 898.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 894)">
<title>G</title>
<polygon fill="white" stroke="white" points="-4,5 -4,-894 3557.29,-894 3557.29,5 -4,5"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;full_system&#61;false&#10;sim_quantum&#61;0&#10;time_sync_enable&#61;false&#10;time_sync_period&#61;100000000000&#10;time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3510,-8 3510,-8 3516,-8 3522,-14 3522,-20 3522,-20 3522,-870 3522,-870 3522,-876 3516,-882 3510,-882 3510,-882 20,-882 20,-882 14,-882 8,-876 8,-870 8,-870 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1765" y="-866.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1765" y="-851.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;cache_line_size&#61;64&#10;clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;exit_on_work_items&#61;false&#10;init_param&#61;0&#10;kernel&#61;&#10;kernel_addr_check&#61;true&#10;kvm_vm&#61;Null&#10;load_addr_mask&#61;1099511627775&#10;load_offset&#61;0&#10;mem_mode&#61;atomic&#10;mem_ranges&#61;0:8589934591:0:0:0:0&#10;memories&#61;system.mem_ctrls&#10;mmap_using_noreserve&#61;false&#10;multi_thread&#61;false&#10;num_work_ids&#61;16&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;readfile&#61;&#10;symbolfile&#61;&#10;thermal_components&#61;&#10;thermal_model&#61;Null&#10;work_begin_ckpt_count&#61;0&#10;work_begin_cpu_id_exit&#61;&#45;1&#10;work_begin_exit_count&#61;0&#10;work_cpus_ckpt_count&#61;0&#10;work_end_ckpt_count&#61;0&#10;work_end_exit_count&#61;0&#10;work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3502,-16 3502,-16 3508,-16 3514,-22 3514,-28 3514,-28 3514,-824 3514,-824 3514,-830 3508,-836 3502,-836 3502,-836 28,-836 28,-836 22,-836 16,-830 16,-824 16,-824 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1765" y="-820.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1765" y="-805.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;4&#10;frontend_latency&#61;3&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;true&#10;power_model&#61;Null&#10;response_latency&#61;2&#10;snoop_filter&#61;system.membus.snoop_filter&#10;snoop_response_latency&#61;4&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M2118,-612C2118,-612 2242,-612 2242,-612 2248,-612 2254,-618 2254,-624 2254,-624 2254,-692 2254,-692 2254,-698 2248,-704 2242,-704 2242,-704 2118,-704 2118,-704 2112,-704 2106,-698 2106,-692 2106,-692 2106,-624 2106,-624 2106,-618 2112,-612 2118,-612"/>
<text text-anchor="middle" x="2180" y="-688.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2180" y="-673.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust5" class="cluster"><title>cluster_system_tol2bus</title>
<g id="a_clust5"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;forward_latency&#61;0&#10;frontend_latency&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;point_of_coherency&#61;false&#10;power_model&#61;Null&#10;response_latency&#61;1&#10;snoop_filter&#61;system.tol2bus.snoop_filter&#10;snoop_response_latency&#61;1&#10;system&#61;system&#10;use_default_range&#61;false&#10;width&#61;32">
<path fill="#6f798c" stroke="#000000" d="M1819,-156C1819,-156 1943,-156 1943,-156 1949,-156 1955,-162 1955,-168 1955,-168 1955,-236 1955,-236 1955,-242 1949,-248 1943,-248 1943,-248 1819,-248 1819,-248 1813,-248 1807,-242 1807,-236 1807,-236 1807,-168 1807,-168 1807,-162 1813,-156 1819,-156"/>
<text text-anchor="middle" x="1881" y="-232.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1881" y="-217.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust9" class="cluster"><title>cluster_system_l2</title>
<g id="a_clust9"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;8&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;20&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;20&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;20&#10;sequential_access&#61;false&#10;size&#61;2097152&#10;system&#61;system&#10;tag_latency&#61;20&#10;tags&#61;system.l2.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2608,-24C2608,-24 2770,-24 2770,-24 2776,-24 2782,-30 2782,-36 2782,-36 2782,-104 2782,-104 2782,-110 2776,-116 2770,-116 2770,-116 2608,-116 2608,-116 2602,-116 2596,-110 2596,-104 2596,-104 2596,-36 2596,-36 2596,-30 2602,-24 2608,-24"/>
<text text-anchor="middle" x="2689" y="-100.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="2689" y="-85.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.055000&#10;IDD02&#61;0.000000&#10;IDD2N&#61;0.032000&#10;IDD2N2&#61;0.000000&#10;IDD2P0&#61;0.000000&#10;IDD2P02&#61;0.000000&#10;IDD2P1&#61;0.032000&#10;IDD2P12&#61;0.000000&#10;IDD3N&#61;0.038000&#10;IDD3N2&#61;0.000000&#10;IDD3P0&#61;0.000000&#10;IDD3P02&#61;0.000000&#10;IDD3P1&#61;0.038000&#10;IDD3P12&#61;0.000000&#10;IDD4R&#61;0.157000&#10;IDD4R2&#61;0.000000&#10;IDD4W&#61;0.125000&#10;IDD4W2&#61;0.000000&#10;IDD5&#61;0.235000&#10;IDD52&#61;0.000000&#10;IDD6&#61;0.020000&#10;IDD62&#61;0.000000&#10;VDD&#61;1.500000&#10;VDD2&#61;0.000000&#10;activation_limit&#61;4&#10;addr_mapping&#61;RoRaBaCoCh&#10;bank_groups_per_rank&#61;0&#10;banks_per_rank&#61;8&#10;burst_length&#61;8&#10;channels&#61;1&#10;clk_domain&#61;system.clk_domain&#10;conf_table_reported&#61;true&#10;default_p_state&#61;UNDEFINED&#10;device_bus_width&#61;8&#10;device_rowbuffer_size&#61;1024&#10;device_size&#61;536870912&#10;devices_per_rank&#61;8&#10;dll&#61;true&#10;eventq_index&#61;0&#10;in_addr_map&#61;true&#10;kvm_map&#61;true&#10;max_accesses_per_row&#61;16&#10;mem_sched_policy&#61;frfcfs&#10;min_writes_per_switch&#61;16&#10;null&#61;false&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;page_policy&#61;open_adaptive&#10;power_model&#61;Null&#10;range&#61;0:8589934591:6:19:0:0&#10;ranks_per_channel&#61;2&#10;read_buffer_size&#61;32&#10;static_backend_latency&#61;10000&#10;static_frontend_latency&#61;10000&#10;tBURST&#61;5000&#10;tCCD_L&#61;0&#10;tCK&#61;1250&#10;tCL&#61;13750&#10;tCS&#61;2500&#10;tRAS&#61;35000&#10;tRCD&#61;13750&#10;tREFI&#61;7800000&#10;tRFC&#61;260000&#10;tRP&#61;13750&#10;tRRD&#61;6000&#10;tRRD_L&#61;0&#10;tRTP&#61;7500&#10;tRTW&#61;2500&#10;tWR&#61;15000&#10;tWTR&#61;7500&#10;tXAW&#61;30000&#10;tXP&#61;6000&#10;tXPDLL&#61;0&#10;tXS&#61;270000&#10;tXSDLL&#61;0&#10;write_buffer_size&#61;64&#10;write_high_thresh_perc&#61;85&#10;write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M3380,-420C3380,-420 3484,-420 3484,-420 3490,-420 3496,-426 3496,-432 3496,-432 3496,-500 3496,-500 3496,-506 3490,-512 3484,-512 3484,-512 3380,-512 3380,-512 3374,-512 3368,-506 3368,-500 3368,-500 3368,-432 3368,-432 3368,-426 3374,-420 3380,-420"/>
<text text-anchor="middle" x="3432" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3432" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: DDR3_1600_8x8</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu0</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;0&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu0.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu0.interrupts&#10;isa&#61;system.cpu0.isa&#10;itb&#61;system.cpu0.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu0.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-280C36,-280 840,-280 840,-280 846,-280 852,-286 852,-292 852,-292 852,-592 852,-592 852,-598 846,-604 840,-604 840,-604 36,-604 36,-604 30,-604 24,-598 24,-592 24,-592 24,-292 24,-292 24,-286 30,-280 36,-280"/>
<text text-anchor="middle" x="438" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="438" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu0_icache</title>
<g id="a_clust16"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M251,-288C251,-288 413,-288 413,-288 419,-288 425,-294 425,-300 425,-300 425,-368 425,-368 425,-374 419,-380 413,-380 413,-380 251,-380 251,-380 245,-380 239,-374 239,-368 239,-368 239,-300 239,-300 239,-294 245,-288 251,-288"/>
<text text-anchor="middle" x="332" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="332" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust19" class="cluster"><title>cluster_system_cpu0_dtb</title>
<g id="a_clust19"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu0.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M688,-412C688,-412 832,-412 832,-412 838,-412 844,-418 844,-424 844,-424 844,-546 844,-546 844,-552 838,-558 832,-558 832,-558 688,-558 688,-558 682,-558 676,-552 676,-546 676,-546 676,-424 676,-424 676,-418 682,-412 688,-412"/>
<text text-anchor="middle" x="760" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="760" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu0_dtb_walker</title>
<g id="a_clust20"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M696,-420C696,-420 824,-420 824,-420 830,-420 836,-426 836,-432 836,-432 836,-500 836,-500 836,-506 830,-512 824,-512 824,-512 696,-512 696,-512 690,-512 684,-506 684,-500 684,-500 684,-432 684,-432 684,-426 690,-420 696,-420"/>
<text text-anchor="middle" x="760" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="760" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu0_interrupts</title>
<g id="a_clust21"><a xlink:title="clk_domain&#61;system.cpu0.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M424,-420C424,-420 656,-420 656,-420 662,-420 668,-426 668,-432 668,-432 668,-500 668,-500 668,-506 662,-512 656,-512 656,-512 424,-512 424,-512 418,-512 412,-506 412,-500 412,-500 412,-432 412,-432 412,-426 418,-420 424,-420"/>
<text text-anchor="middle" x="540" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="540" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust22" class="cluster"><title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust22"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M466,-288C466,-288 628,-288 628,-288 634,-288 640,-294 640,-300 640,-300 640,-368 640,-368 640,-374 634,-380 628,-380 628,-380 466,-380 466,-380 460,-380 454,-374 454,-368 454,-368 454,-300 454,-300 454,-294 460,-288 466,-288"/>
<text text-anchor="middle" x="547" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="547" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust24" class="cluster"><title>cluster_system_cpu0_itb</title>
<g id="a_clust24"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu0.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M248,-412C248,-412 392,-412 392,-412 398,-412 404,-418 404,-424 404,-424 404,-546 404,-546 404,-552 398,-558 392,-558 392,-558 248,-558 248,-558 242,-558 236,-552 236,-546 236,-546 236,-424 236,-424 236,-418 242,-412 248,-412"/>
<text text-anchor="middle" x="320" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="320" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust25" class="cluster"><title>cluster_system_cpu0_itb_walker</title>
<g id="a_clust25"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M256,-420C256,-420 384,-420 384,-420 390,-420 396,-426 396,-432 396,-432 396,-500 396,-500 396,-506 390,-512 384,-512 384,-512 256,-512 256,-512 250,-512 244,-506 244,-500 244,-500 244,-432 244,-432 244,-426 250,-420 256,-420"/>
<text text-anchor="middle" x="320" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="320" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust26"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M670,-288C670,-288 832,-288 832,-288 838,-288 844,-294 844,-300 844,-300 844,-368 844,-368 844,-374 838,-380 832,-380 832,-380 670,-380 670,-380 664,-380 658,-374 658,-368 658,-368 658,-300 658,-300 658,-294 664,-288 670,-288"/>
<text text-anchor="middle" x="751" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="751" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust29" class="cluster"><title>cluster_system_cpu0_dcache</title>
<g id="a_clust29"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu0.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M51,-288C51,-288 213,-288 213,-288 219,-288 225,-294 225,-300 225,-300 225,-368 225,-368 225,-374 219,-380 213,-380 213,-380 51,-380 51,-380 45,-380 39,-374 39,-368 39,-368 39,-300 39,-300 39,-294 45,-288 51,-288"/>
<text text-anchor="middle" x="132" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="132" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust33" class="cluster"><title>cluster_system_cpu1</title>
<g id="a_clust33"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;1&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu1.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu1.interrupts&#10;isa&#61;system.cpu1.isa&#10;itb&#61;system.cpu1.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu1.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M872,-280C872,-280 1676,-280 1676,-280 1682,-280 1688,-286 1688,-292 1688,-292 1688,-592 1688,-592 1688,-598 1682,-604 1676,-604 1676,-604 872,-604 872,-604 866,-604 860,-598 860,-592 860,-592 860,-292 860,-292 860,-286 866,-280 872,-280"/>
<text text-anchor="middle" x="1274" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1274" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust34" class="cluster"><title>cluster_system_cpu1_icache</title>
<g id="a_clust34"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1087,-288C1087,-288 1249,-288 1249,-288 1255,-288 1261,-294 1261,-300 1261,-300 1261,-368 1261,-368 1261,-374 1255,-380 1249,-380 1249,-380 1087,-380 1087,-380 1081,-380 1075,-374 1075,-368 1075,-368 1075,-300 1075,-300 1075,-294 1081,-288 1087,-288"/>
<text text-anchor="middle" x="1168" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1168" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust37" class="cluster"><title>cluster_system_cpu1_dtb</title>
<g id="a_clust37"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu1.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1524,-412C1524,-412 1668,-412 1668,-412 1674,-412 1680,-418 1680,-424 1680,-424 1680,-546 1680,-546 1680,-552 1674,-558 1668,-558 1668,-558 1524,-558 1524,-558 1518,-558 1512,-552 1512,-546 1512,-546 1512,-424 1512,-424 1512,-418 1518,-412 1524,-412"/>
<text text-anchor="middle" x="1596" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1596" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust38" class="cluster"><title>cluster_system_cpu1_dtb_walker</title>
<g id="a_clust38"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1532,-420C1532,-420 1660,-420 1660,-420 1666,-420 1672,-426 1672,-432 1672,-432 1672,-500 1672,-500 1672,-506 1666,-512 1660,-512 1660,-512 1532,-512 1532,-512 1526,-512 1520,-506 1520,-500 1520,-500 1520,-432 1520,-432 1520,-426 1526,-420 1532,-420"/>
<text text-anchor="middle" x="1596" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1596" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust39" class="cluster"><title>cluster_system_cpu1_interrupts</title>
<g id="a_clust39"><a xlink:title="clk_domain&#61;system.cpu1.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M1260,-420C1260,-420 1492,-420 1492,-420 1498,-420 1504,-426 1504,-432 1504,-432 1504,-500 1504,-500 1504,-506 1498,-512 1492,-512 1492,-512 1260,-512 1260,-512 1254,-512 1248,-506 1248,-500 1248,-500 1248,-432 1248,-432 1248,-426 1254,-420 1260,-420"/>
<text text-anchor="middle" x="1376" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1376" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust40" class="cluster"><title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust40"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1302,-288C1302,-288 1464,-288 1464,-288 1470,-288 1476,-294 1476,-300 1476,-300 1476,-368 1476,-368 1476,-374 1470,-380 1464,-380 1464,-380 1302,-380 1302,-380 1296,-380 1290,-374 1290,-368 1290,-368 1290,-300 1290,-300 1290,-294 1296,-288 1302,-288"/>
<text text-anchor="middle" x="1383" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1383" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust42" class="cluster"><title>cluster_system_cpu1_itb</title>
<g id="a_clust42"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu1.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1084,-412C1084,-412 1228,-412 1228,-412 1234,-412 1240,-418 1240,-424 1240,-424 1240,-546 1240,-546 1240,-552 1234,-558 1228,-558 1228,-558 1084,-558 1084,-558 1078,-558 1072,-552 1072,-546 1072,-546 1072,-424 1072,-424 1072,-418 1078,-412 1084,-412"/>
<text text-anchor="middle" x="1156" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1156" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust43" class="cluster"><title>cluster_system_cpu1_itb_walker</title>
<g id="a_clust43"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1092,-420C1092,-420 1220,-420 1220,-420 1226,-420 1232,-426 1232,-432 1232,-432 1232,-500 1232,-500 1232,-506 1226,-512 1220,-512 1220,-512 1092,-512 1092,-512 1086,-512 1080,-506 1080,-500 1080,-500 1080,-432 1080,-432 1080,-426 1086,-420 1092,-420"/>
<text text-anchor="middle" x="1156" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1156" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust44" class="cluster"><title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust44"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1506,-288C1506,-288 1668,-288 1668,-288 1674,-288 1680,-294 1680,-300 1680,-300 1680,-368 1680,-368 1680,-374 1674,-380 1668,-380 1668,-380 1506,-380 1506,-380 1500,-380 1494,-374 1494,-368 1494,-368 1494,-300 1494,-300 1494,-294 1500,-288 1506,-288"/>
<text text-anchor="middle" x="1587" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1587" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust46" class="cluster"><title>cluster_system_cpu1_dcache</title>
<g id="a_clust46"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu1.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M887,-288C887,-288 1049,-288 1049,-288 1055,-288 1061,-294 1061,-300 1061,-300 1061,-368 1061,-368 1061,-374 1055,-380 1049,-380 1049,-380 887,-380 887,-380 881,-380 875,-374 875,-368 875,-368 875,-300 875,-300 875,-294 881,-288 887,-288"/>
<text text-anchor="middle" x="968" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="968" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust50" class="cluster"><title>cluster_system_cpu2</title>
<g id="a_clust50"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;2&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu2.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu2.interrupts&#10;isa&#61;system.cpu2.isa&#10;itb&#61;system.cpu2.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu2.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1708,-280C1708,-280 2512,-280 2512,-280 2518,-280 2524,-286 2524,-292 2524,-292 2524,-592 2524,-592 2524,-598 2518,-604 2512,-604 2512,-604 1708,-604 1708,-604 1702,-604 1696,-598 1696,-592 1696,-592 1696,-292 1696,-292 1696,-286 1702,-280 1708,-280"/>
<text text-anchor="middle" x="2110" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2110" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust51" class="cluster"><title>cluster_system_cpu2_icache</title>
<g id="a_clust51"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M1910,-288C1910,-288 2072,-288 2072,-288 2078,-288 2084,-294 2084,-300 2084,-300 2084,-368 2084,-368 2084,-374 2078,-380 2072,-380 2072,-380 1910,-380 1910,-380 1904,-380 1898,-374 1898,-368 1898,-368 1898,-300 1898,-300 1898,-294 1904,-288 1910,-288"/>
<text text-anchor="middle" x="1991" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1991" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust54" class="cluster"><title>cluster_system_cpu2_dtb</title>
<g id="a_clust54"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu2.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2360,-412C2360,-412 2504,-412 2504,-412 2510,-412 2516,-418 2516,-424 2516,-424 2516,-546 2516,-546 2516,-552 2510,-558 2504,-558 2504,-558 2360,-558 2360,-558 2354,-558 2348,-552 2348,-546 2348,-546 2348,-424 2348,-424 2348,-418 2354,-412 2360,-412"/>
<text text-anchor="middle" x="2432" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2432" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust55" class="cluster"><title>cluster_system_cpu2_dtb_walker</title>
<g id="a_clust55"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2368,-420C2368,-420 2496,-420 2496,-420 2502,-420 2508,-426 2508,-432 2508,-432 2508,-500 2508,-500 2508,-506 2502,-512 2496,-512 2496,-512 2368,-512 2368,-512 2362,-512 2356,-506 2356,-500 2356,-500 2356,-432 2356,-432 2356,-426 2362,-420 2368,-420"/>
<text text-anchor="middle" x="2432" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust56" class="cluster"><title>cluster_system_cpu2_interrupts</title>
<g id="a_clust56"><a xlink:title="clk_domain&#61;system.cpu2.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M2096,-420C2096,-420 2328,-420 2328,-420 2334,-420 2340,-426 2340,-432 2340,-432 2340,-500 2340,-500 2340,-506 2334,-512 2328,-512 2328,-512 2096,-512 2096,-512 2090,-512 2084,-506 2084,-500 2084,-500 2084,-432 2084,-432 2084,-426 2090,-420 2096,-420"/>
<text text-anchor="middle" x="2212" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2212" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust57" class="cluster"><title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust57"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2104,-288C2104,-288 2266,-288 2266,-288 2272,-288 2278,-294 2278,-300 2278,-300 2278,-368 2278,-368 2278,-374 2272,-380 2266,-380 2266,-380 2104,-380 2104,-380 2098,-380 2092,-374 2092,-368 2092,-368 2092,-300 2092,-300 2092,-294 2098,-288 2104,-288"/>
<text text-anchor="middle" x="2185" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2185" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust59" class="cluster"><title>cluster_system_cpu2_itb</title>
<g id="a_clust59"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu2.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M1920,-412C1920,-412 2064,-412 2064,-412 2070,-412 2076,-418 2076,-424 2076,-424 2076,-546 2076,-546 2076,-552 2070,-558 2064,-558 2064,-558 1920,-558 1920,-558 1914,-558 1908,-552 1908,-546 1908,-546 1908,-424 1908,-424 1908,-418 1914,-412 1920,-412"/>
<text text-anchor="middle" x="1992" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1992" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust60" class="cluster"><title>cluster_system_cpu2_itb_walker</title>
<g id="a_clust60"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M1928,-420C1928,-420 2056,-420 2056,-420 2062,-420 2068,-426 2068,-432 2068,-432 2068,-500 2068,-500 2068,-506 2062,-512 2056,-512 2056,-512 1928,-512 1928,-512 1922,-512 1916,-506 1916,-500 1916,-500 1916,-432 1916,-432 1916,-426 1922,-420 1928,-420"/>
<text text-anchor="middle" x="1992" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1992" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust61" class="cluster"><title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust61"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2320,-288C2320,-288 2482,-288 2482,-288 2488,-288 2494,-294 2494,-300 2494,-300 2494,-368 2494,-368 2494,-374 2488,-380 2482,-380 2482,-380 2320,-380 2320,-380 2314,-380 2308,-374 2308,-368 2308,-368 2308,-300 2308,-300 2308,-294 2314,-288 2320,-288"/>
<text text-anchor="middle" x="2401" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2401" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust63" class="cluster"><title>cluster_system_cpu2_dcache</title>
<g id="a_clust63"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu2.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M1716,-288C1716,-288 1878,-288 1878,-288 1884,-288 1890,-294 1890,-300 1890,-300 1890,-368 1890,-368 1890,-374 1884,-380 1878,-380 1878,-380 1716,-380 1716,-380 1710,-380 1704,-374 1704,-368 1704,-368 1704,-300 1704,-300 1704,-294 1710,-288 1716,-288"/>
<text text-anchor="middle" x="1797" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1797" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust67" class="cluster"><title>cluster_system_cpu3</title>
<g id="a_clust67"><a xlink:title="branchPred&#61;Null&#10;checker&#61;Null&#10;clk_domain&#61;system.cpu_clk_domain&#10;cpu_id&#61;3&#10;default_p_state&#61;UNDEFINED&#10;do_checkpoint_insts&#61;true&#10;do_quiesce&#61;true&#10;do_statistics_insts&#61;true&#10;dtb&#61;system.cpu3.dtb&#10;eventq_index&#61;0&#10;fastmem&#61;false&#10;function_trace&#61;false&#10;function_trace_start&#61;0&#10;interrupts&#61;system.cpu3.interrupts&#10;isa&#61;system.cpu3.isa&#10;itb&#61;system.cpu3.itb&#10;max_insts_all_threads&#61;0&#10;max_insts_any_thread&#61;0&#10;max_loads_all_threads&#61;0&#10;max_loads_any_thread&#61;0&#10;numThreads&#61;1&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;profile&#61;0&#10;progress_interval&#61;0&#10;simpoint_start_insts&#61;&#10;simulate_data_stalls&#61;false&#10;simulate_inst_stalls&#61;false&#10;socket_id&#61;0&#10;switched_out&#61;false&#10;syscallRetryLatency&#61;10000&#10;system&#61;system&#10;tracer&#61;system.cpu3.tracer&#10;wait_for_remote_gdb&#61;false&#10;width&#61;1&#10;workload&#61;system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2544,-280C2544,-280 3348,-280 3348,-280 3354,-280 3360,-286 3360,-292 3360,-292 3360,-592 3360,-592 3360,-598 3354,-604 3348,-604 3348,-604 2544,-604 2544,-604 2538,-604 2532,-598 2532,-592 2532,-592 2532,-292 2532,-292 2532,-286 2538,-280 2544,-280"/>
<text text-anchor="middle" x="2946" y="-588.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2946" y="-573.8" font-family="Arial" font-size="14.00" fill="#000000">: AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust68" class="cluster"><title>cluster_system_cpu3_icache</title>
<g id="a_clust68"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;true&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;32768&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.icache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M2746,-288C2746,-288 2908,-288 2908,-288 2914,-288 2920,-294 2920,-300 2920,-300 2920,-368 2920,-368 2920,-374 2914,-380 2908,-380 2908,-380 2746,-380 2746,-380 2740,-380 2734,-374 2734,-368 2734,-368 2734,-300 2734,-300 2734,-294 2740,-288 2746,-288"/>
<text text-anchor="middle" x="2827" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2827" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust71" class="cluster"><title>cluster_system_cpu3_dtb</title>
<g id="a_clust71"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu3.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M3196,-412C3196,-412 3340,-412 3340,-412 3346,-412 3352,-418 3352,-424 3352,-424 3352,-546 3352,-546 3352,-552 3346,-558 3340,-558 3340,-558 3196,-558 3196,-558 3190,-558 3184,-552 3184,-546 3184,-546 3184,-424 3184,-424 3184,-418 3190,-412 3196,-412"/>
<text text-anchor="middle" x="3268" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3268" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust72" class="cluster"><title>cluster_system_cpu3_dtb_walker</title>
<g id="a_clust72"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M3204,-420C3204,-420 3332,-420 3332,-420 3338,-420 3344,-426 3344,-432 3344,-432 3344,-500 3344,-500 3344,-506 3338,-512 3332,-512 3332,-512 3204,-512 3204,-512 3198,-512 3192,-506 3192,-500 3192,-500 3192,-432 3192,-432 3192,-426 3198,-420 3204,-420"/>
<text text-anchor="middle" x="3268" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3268" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust73" class="cluster"><title>cluster_system_cpu3_interrupts</title>
<g id="a_clust73"><a xlink:title="clk_domain&#61;system.cpu3.apic_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;int_latency&#61;1000&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;pio_addr&#61;2305843009213693952&#10;pio_latency&#61;100000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#c7a793" stroke="#000000" d="M2932,-420C2932,-420 3164,-420 3164,-420 3170,-420 3176,-426 3176,-432 3176,-432 3176,-500 3176,-500 3176,-506 3170,-512 3164,-512 3164,-512 2932,-512 2932,-512 2926,-512 2920,-506 2920,-500 2920,-500 2920,-432 2920,-432 2920,-426 2926,-420 2932,-420"/>
<text text-anchor="middle" x="3048" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3048" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust74" class="cluster"><title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust74"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2940,-288C2940,-288 3102,-288 3102,-288 3108,-288 3114,-294 3114,-300 3114,-300 3114,-368 3114,-368 3114,-374 3108,-380 3102,-380 3102,-380 2940,-380 2940,-380 2934,-380 2928,-374 2928,-368 2928,-368 2928,-300 2928,-300 2928,-294 2934,-288 2940,-288"/>
<text text-anchor="middle" x="3021" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3021" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust76" class="cluster"><title>cluster_system_cpu3_itb</title>
<g id="a_clust76"><a xlink:title="eventq_index&#61;0&#10;size&#61;64&#10;walker&#61;system.cpu3.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M2756,-412C2756,-412 2900,-412 2900,-412 2906,-412 2912,-418 2912,-424 2912,-424 2912,-546 2912,-546 2912,-552 2906,-558 2900,-558 2900,-558 2756,-558 2756,-558 2750,-558 2744,-552 2744,-546 2744,-546 2744,-424 2744,-424 2744,-418 2750,-412 2756,-412"/>
<text text-anchor="middle" x="2828" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2828" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust77" class="cluster"><title>cluster_system_cpu3_itb_walker</title>
<g id="a_clust77"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;default_p_state&#61;UNDEFINED&#10;eventq_index&#61;0&#10;num_squash_per_cycle&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;system&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M2764,-420C2764,-420 2892,-420 2892,-420 2898,-420 2904,-426 2904,-432 2904,-432 2904,-500 2904,-500 2904,-506 2898,-512 2892,-512 2892,-512 2764,-512 2764,-512 2758,-512 2752,-506 2752,-500 2752,-500 2752,-432 2752,-432 2752,-426 2758,-420 2764,-420"/>
<text text-anchor="middle" x="2828" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2828" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust78" class="cluster"><title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust78"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;10&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;1024&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr&#61;12&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M3156,-288C3156,-288 3318,-288 3318,-288 3324,-288 3330,-294 3330,-300 3330,-300 3330,-368 3330,-368 3330,-374 3324,-380 3318,-380 3318,-380 3156,-380 3156,-380 3150,-380 3144,-374 3144,-368 3144,-368 3144,-300 3144,-300 3144,-294 3150,-288 3156,-288"/>
<text text-anchor="middle" x="3237" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3237" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust80" class="cluster"><title>cluster_system_cpu3_dcache</title>
<g id="a_clust80"><a xlink:title="addr_ranges&#61;0:18446744073709551615:0:0:0:0&#10;assoc&#61;2&#10;clk_domain&#61;system.cpu_clk_domain&#10;clusivity&#61;mostly_incl&#10;data_latency&#61;2&#10;default_p_state&#61;UNDEFINED&#10;demand_mshr_reserve&#61;1&#10;eventq_index&#61;0&#10;is_read_only&#61;false&#10;max_miss_count&#61;0&#10;mshrs&#61;4&#10;p_state_clk_gate_bins&#61;20&#10;p_state_clk_gate_max&#61;1000000000000&#10;p_state_clk_gate_min&#61;1000&#10;power_model&#61;Null&#10;prefetch_on_access&#61;false&#10;prefetcher&#61;Null&#10;response_latency&#61;2&#10;sequential_access&#61;false&#10;size&#61;65536&#10;system&#61;system&#10;tag_latency&#61;2&#10;tags&#61;system.cpu3.dcache.tags&#10;tgts_per_mshr&#61;20&#10;write_buffers&#61;8&#10;writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M2552,-288C2552,-288 2714,-288 2714,-288 2720,-288 2726,-294 2726,-300 2726,-300 2726,-368 2726,-368 2726,-374 2720,-380 2714,-380 2714,-380 2552,-380 2552,-380 2546,-380 2540,-374 2540,-368 2540,-368 2540,-300 2540,-300 2540,-294 2546,-288 2552,-288"/>
<text text-anchor="middle" x="2633" y="-364.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2633" y="-349.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2107.5,-753C2107.5,-753 2174.5,-753 2174.5,-753 2180.5,-753 2186.5,-759 2186.5,-765 2186.5,-765 2186.5,-777 2186.5,-777 2186.5,-783 2180.5,-789 2174.5,-789 2174.5,-789 2107.5,-789 2107.5,-789 2101.5,-789 2095.5,-783 2095.5,-777 2095.5,-777 2095.5,-765 2095.5,-765 2095.5,-759 2101.5,-753 2107.5,-753"/>
<text text-anchor="middle" x="2141" y="-767.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M2126,-621C2126,-621 2156,-621 2156,-621 2162,-621 2168,-627 2168,-633 2168,-633 2168,-645 2168,-645 2168,-651 2162,-657 2156,-657 2156,-657 2126,-657 2126,-657 2120,-657 2114,-651 2114,-645 2114,-645 2114,-633 2114,-633 2114,-627 2120,-621 2126,-621"/>
<text text-anchor="middle" x="2141" y="-635.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2141,-752.737C2141,-730.981 2141,-693.322 2141,-667.564"/>
<polygon fill="black" stroke="black" points="2144.5,-667.334 2141,-657.334 2137.5,-667.334 2144.5,-667.334"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M2198.5,-621C2198.5,-621 2233.5,-621 2233.5,-621 2239.5,-621 2245.5,-627 2245.5,-633 2245.5,-633 2245.5,-645 2245.5,-645 2245.5,-651 2239.5,-657 2233.5,-657 2233.5,-657 2198.5,-657 2198.5,-657 2192.5,-657 2186.5,-651 2186.5,-645 2186.5,-645 2186.5,-633 2186.5,-633 2186.5,-627 2192.5,-621 2198.5,-621"/>
<text text-anchor="middle" x="2216" y="-635.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node"><title>system_cpu0_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M618,-429C618,-429 648,-429 648,-429 654,-429 660,-435 660,-441 660,-441 660,-453 660,-453 660,-459 654,-465 648,-465 648,-465 618,-465 618,-465 612,-465 606,-459 606,-453 606,-453 606,-441 606,-441 606,-435 612,-429 618,-429"/>
<text text-anchor="middle" x="633" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M2195.28,-620.997C2189.68,-617.319 2183.38,-613.951 2177,-612 2157.12,-605.922 696.655,-616.446 680,-604 640.164,-574.232 632.877,-511.774 632.22,-475.567"/>
<polygon fill="black" stroke="black" points="635.719,-475.232 632.2,-465.238 628.719,-475.245 635.719,-475.232"/>
</g>
<!-- system_cpu0_interrupts_int_slave -->
<g id="node14" class="node"><title>system_cpu0_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M530,-429C530,-429 576,-429 576,-429 582,-429 588,-435 588,-441 588,-441 588,-453 588,-453 588,-459 582,-465 576,-465 576,-465 530,-465 530,-465 524,-465 518,-459 518,-453 518,-453 518,-441 518,-441 518,-435 524,-429 530,-429"/>
<text text-anchor="middle" x="553" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu0_interrupts_int_slave -->
<g id="edge3" class="edge"><title>system_membus_master&#45;&gt;system_cpu0_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M2195.29,-620.996C2189.68,-617.318 2183.38,-613.95 2177,-612 2156.01,-605.588 614.464,-617.289 597,-604 557.629,-574.041 551.583,-511.654 551.658,-475.511"/>
<polygon fill="black" stroke="black" points="555.163,-475.264 551.848,-465.201 548.164,-475.135 555.163,-475.264"/>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node"><title>system_cpu1_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1454,-429C1454,-429 1484,-429 1484,-429 1490,-429 1496,-435 1496,-441 1496,-441 1496,-453 1496,-453 1496,-459 1490,-465 1484,-465 1484,-465 1454,-465 1454,-465 1448,-465 1442,-459 1442,-453 1442,-453 1442,-441 1442,-441 1442,-435 1448,-429 1454,-429"/>
<text text-anchor="middle" x="1469" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge4" class="edge"><title>system_membus_master&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M2194.86,-620.759C2189.36,-617.185 2183.22,-613.924 2177,-612 2159.46,-606.573 1530.67,-615.041 1516,-604 1476.26,-574.097 1468.94,-511.69 1468.25,-475.527"/>
<polygon fill="black" stroke="black" points="1471.75,-475.202 1468.22,-465.212 1464.75,-475.222 1471.75,-475.202"/>
</g>
<!-- system_cpu1_interrupts_int_slave -->
<g id="node29" class="node"><title>system_cpu1_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M1366,-429C1366,-429 1412,-429 1412,-429 1418,-429 1424,-435 1424,-441 1424,-441 1424,-453 1424,-453 1424,-459 1418,-465 1412,-465 1412,-465 1366,-465 1366,-465 1360,-465 1354,-459 1354,-453 1354,-453 1354,-441 1354,-441 1354,-435 1360,-429 1366,-429"/>
<text text-anchor="middle" x="1389" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu1_interrupts_int_slave -->
<g id="edge5" class="edge"><title>system_membus_master&#45;&gt;system_cpu1_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M2194.87,-620.753C2189.36,-617.179 2183.22,-613.92 2177,-612 2157.25,-605.905 1449.41,-616.562 1433,-604 1393.71,-573.929 1387.64,-511.584 1387.68,-475.478"/>
<polygon fill="black" stroke="black" points="1391.19,-475.24 1387.86,-465.179 1384.19,-475.116 1391.19,-475.24"/>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node"><title>system_cpu2_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2290,-429C2290,-429 2320,-429 2320,-429 2326,-429 2332,-435 2332,-441 2332,-441 2332,-453 2332,-453 2332,-459 2326,-465 2320,-465 2320,-465 2290,-465 2290,-465 2284,-465 2278,-459 2278,-453 2278,-453 2278,-441 2278,-441 2278,-435 2284,-429 2290,-429"/>
<text text-anchor="middle" x="2305" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge6" class="edge"><title>system_membus_master&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M2245.7,-624.479C2254.37,-619.217 2263.08,-612.401 2269,-604 2296.32,-565.208 2303.21,-508.787 2304.77,-475.495"/>
<polygon fill="black" stroke="black" points="2308.28,-475.262 2305.12,-465.151 2301.29,-475.028 2308.28,-475.262"/>
</g>
<!-- system_cpu2_interrupts_int_slave -->
<g id="node44" class="node"><title>system_cpu2_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M2202,-429C2202,-429 2248,-429 2248,-429 2254,-429 2260,-435 2260,-441 2260,-441 2260,-453 2260,-453 2260,-459 2254,-465 2248,-465 2248,-465 2202,-465 2202,-465 2196,-465 2190,-459 2190,-453 2190,-453 2190,-441 2190,-441 2190,-435 2196,-429 2202,-429"/>
<text text-anchor="middle" x="2225" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu2_interrupts_int_slave -->
<g id="edge7" class="edge"><title>system_membus_master&#45;&gt;system_cpu2_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M2216.81,-620.804C2218.38,-587.668 2221.84,-514.746 2223.72,-475.046"/>
<polygon fill="black" stroke="black" points="2227.22,-475.175 2224.19,-465.021 2220.22,-474.844 2227.22,-475.175"/>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node"><title>system_cpu3_interrupts_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3126,-429C3126,-429 3156,-429 3156,-429 3162,-429 3168,-435 3168,-441 3168,-441 3168,-453 3168,-453 3168,-459 3162,-465 3156,-465 3156,-465 3126,-465 3126,-465 3120,-465 3114,-459 3114,-453 3114,-453 3114,-441 3114,-441 3114,-435 3120,-429 3126,-429"/>
<text text-anchor="middle" x="3141" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge8" class="edge"><title>system_membus_master&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M2245.84,-637.868C2396.87,-637.073 3071.19,-631.965 3105,-604 3142.56,-572.933 3145.55,-511.229 3143.71,-475.438"/>
<polygon fill="black" stroke="black" points="3147.19,-474.965 3143.02,-465.225 3140.21,-475.439 3147.19,-474.965"/>
</g>
<!-- system_cpu3_interrupts_int_slave -->
<g id="node59" class="node"><title>system_cpu3_interrupts_int_slave</title>
<path fill="#9f8575" stroke="#000000" d="M3038,-429C3038,-429 3084,-429 3084,-429 3090,-429 3096,-435 3096,-441 3096,-441 3096,-453 3096,-453 3096,-459 3090,-465 3084,-465 3084,-465 3038,-465 3038,-465 3032,-465 3026,-459 3026,-453 3026,-453 3026,-441 3026,-441 3026,-435 3032,-429 3038,-429"/>
<text text-anchor="middle" x="3061" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_slave</text>
</g>
<!-- system_membus_master&#45;&gt;system_cpu3_interrupts_int_slave -->
<g id="edge9" class="edge"><title>system_membus_master&#45;&gt;system_cpu3_interrupts_int_slave</title>
<path fill="none" stroke="black" d="M2245.62,-637.709C2386.83,-636.198 2986.19,-628.364 3017,-604 3055.8,-573.31 3062.06,-511.197 3062.18,-475.296"/>
<polygon fill="black" stroke="black" points="3065.67,-475.013 3062.04,-465.059 3058.67,-475.104 3065.67,-475.013"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node8" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M3388,-429C3388,-429 3418,-429 3418,-429 3424,-429 3430,-435 3430,-441 3430,-441 3430,-453 3430,-453 3430,-459 3424,-465 3418,-465 3418,-465 3388,-465 3388,-465 3382,-465 3376,-459 3376,-453 3376,-453 3376,-441 3376,-441 3376,-435 3382,-429 3388,-429"/>
<text text-anchor="middle" x="3403" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge10" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2245.53,-638.049C2419.26,-638.223 3302.21,-637.454 3348,-604 3388.77,-574.217 3399.48,-511.765 3402.19,-475.563"/>
<polygon fill="black" stroke="black" points="3405.71,-475.424 3402.8,-465.235 3398.72,-475.012 3405.71,-475.424"/>
</g>
<!-- system_tol2bus_master -->
<g id="node4" class="node"><title>system_tol2bus_master</title>
<path fill="#586070" stroke="#000000" d="M1899.5,-165C1899.5,-165 1934.5,-165 1934.5,-165 1940.5,-165 1946.5,-171 1946.5,-177 1946.5,-177 1946.5,-189 1946.5,-189 1946.5,-195 1940.5,-201 1934.5,-201 1934.5,-201 1899.5,-201 1899.5,-201 1893.5,-201 1887.5,-195 1887.5,-189 1887.5,-189 1887.5,-177 1887.5,-177 1887.5,-171 1893.5,-165 1899.5,-165"/>
<text text-anchor="middle" x="1917" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_l2_cpu_side -->
<g id="node7" class="node"><title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2616.5,-33C2616.5,-33 2663.5,-33 2663.5,-33 2669.5,-33 2675.5,-39 2675.5,-45 2675.5,-45 2675.5,-57 2675.5,-57 2675.5,-63 2669.5,-69 2663.5,-69 2663.5,-69 2616.5,-69 2616.5,-69 2610.5,-69 2604.5,-63 2604.5,-57 2604.5,-57 2604.5,-45 2604.5,-45 2604.5,-39 2610.5,-33 2616.5,-33"/>
<text text-anchor="middle" x="2640" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_master&#45;&gt;system_l2_cpu_side -->
<g id="edge11" class="edge"><title>system_tol2bus_master&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1946.69,-176.661C2058.96,-156.475 2458.03,-84.7185 2594.14,-60.2467"/>
<polygon fill="black" stroke="black" points="2595.01,-63.6466 2604.23,-58.4321 2593.77,-56.7571 2595.01,-63.6466"/>
</g>
<!-- system_tol2bus_slave -->
<g id="node5" class="node"><title>system_tol2bus_slave</title>
<path fill="#586070" stroke="#000000" d="M1827,-165C1827,-165 1857,-165 1857,-165 1863,-165 1869,-171 1869,-177 1869,-177 1869,-189 1869,-189 1869,-195 1863,-201 1857,-201 1857,-201 1827,-201 1827,-201 1821,-201 1815,-195 1815,-189 1815,-189 1815,-177 1815,-177 1815,-171 1821,-165 1827,-165"/>
<text text-anchor="middle" x="1842" y="-179.3" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_l2_mem_side -->
<g id="node6" class="node"><title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2706,-33C2706,-33 2762,-33 2762,-33 2768,-33 2774,-39 2774,-45 2774,-45 2774,-57 2774,-57 2774,-63 2768,-69 2762,-69 2762,-69 2706,-69 2706,-69 2700,-69 2694,-63 2694,-57 2694,-57 2694,-45 2694,-45 2694,-39 2700,-33 2706,-33"/>
<text text-anchor="middle" x="2734" y="-47.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l2_mem_side&#45;&gt;system_membus_slave -->
<g id="edge12" class="edge"><title>system_l2_mem_side&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2774.17,-62.2236C2965.1,-112.467 3761.01,-341.402 3500,-604 3487.05,-617.033 2194.47,-606.294 2177,-612 2174.25,-612.898 2171.54,-614.09 2168.9,-615.472"/>
<polygon fill="black" stroke="black" points="2167.02,-612.523 2160.34,-620.746 2170.69,-618.484 2167.02,-612.523"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node9" class="node"><title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-429C154,-429 216,-429 216,-429 222,-429 228,-435 228,-441 228,-441 228,-453 228,-453 228,-459 222,-465 216,-465 216,-465 154,-465 154,-465 148,-465 142,-459 142,-453 142,-453 142,-441 142,-441 142,-435 148,-429 154,-429"/>
<text text-anchor="middle" x="185" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node12" class="node"><title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M259.5,-297C259.5,-297 306.5,-297 306.5,-297 312.5,-297 318.5,-303 318.5,-309 318.5,-309 318.5,-321 318.5,-321 318.5,-327 312.5,-333 306.5,-333 306.5,-333 259.5,-333 259.5,-333 253.5,-333 247.5,-327 247.5,-321 247.5,-321 247.5,-309 247.5,-309 247.5,-303 253.5,-297 259.5,-297"/>
<text text-anchor="middle" x="283" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge13" class="edge"><title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M198.014,-428.737C214.854,-406.398 244.333,-367.294 263.762,-341.52"/>
<polygon fill="black" stroke="black" points="266.708,-343.427 269.933,-333.334 261.118,-339.213 266.708,-343.427"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node10" class="node"><title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-429C44.5,-429 111.5,-429 111.5,-429 117.5,-429 123.5,-435 123.5,-441 123.5,-441 123.5,-453 123.5,-453 123.5,-459 117.5,-465 111.5,-465 111.5,-465 44.5,-465 44.5,-465 38.5,-465 32.5,-459 32.5,-453 32.5,-453 32.5,-441 32.5,-441 32.5,-435 38.5,-429 44.5,-429"/>
<text text-anchor="middle" x="78" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node23" class="node"><title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M59.5,-297C59.5,-297 106.5,-297 106.5,-297 112.5,-297 118.5,-303 118.5,-309 118.5,-309 118.5,-321 118.5,-321 118.5,-327 112.5,-333 106.5,-333 106.5,-333 59.5,-333 59.5,-333 53.5,-333 47.5,-327 47.5,-321 47.5,-321 47.5,-309 47.5,-309 47.5,-303 53.5,-297 59.5,-297"/>
<text text-anchor="middle" x="83" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge14" class="edge"><title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M78.664,-428.737C79.5007,-406.981 80.9491,-369.322 81.9398,-343.564"/>
<polygon fill="black" stroke="black" points="85.4463,-343.462 82.3333,-333.334 78.4515,-343.192 85.4463,-343.462"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node11" class="node"><title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M349,-297C349,-297 405,-297 405,-297 411,-297 417,-303 417,-309 417,-309 417,-321 417,-321 417,-327 411,-333 405,-333 405,-333 349,-333 349,-333 343,-333 337,-327 337,-321 337,-321 337,-309 337,-309 337,-303 343,-297 349,-297"/>
<text text-anchor="middle" x="377" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge15" class="edge"><title>system_cpu0_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M407.325,-296.828C420.102,-290.411 435.379,-283.77 450,-280 717.05,-211.137 1610.26,-188.827 1804.51,-184.736"/>
<polygon fill="black" stroke="black" points="1804.84,-188.23 1814.77,-184.523 1804.69,-181.231 1804.84,-188.23"/>
</g>
<!-- system_cpu0_dtb_walker_port -->
<g id="node13" class="node"><title>system_cpu0_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M704,-429C704,-429 734,-429 734,-429 740,-429 746,-435 746,-441 746,-441 746,-453 746,-453 746,-459 740,-465 734,-465 734,-465 704,-465 704,-465 698,-465 692,-459 692,-453 692,-453 692,-441 692,-441 692,-435 698,-429 704,-429"/>
<text text-anchor="middle" x="719" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node21" class="node"><title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M678.5,-297C678.5,-297 725.5,-297 725.5,-297 731.5,-297 737.5,-303 737.5,-309 737.5,-309 737.5,-321 737.5,-321 737.5,-327 731.5,-333 725.5,-333 725.5,-333 678.5,-333 678.5,-333 672.5,-333 666.5,-327 666.5,-321 666.5,-321 666.5,-309 666.5,-309 666.5,-303 672.5,-297 678.5,-297"/>
<text text-anchor="middle" x="702" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge16" class="edge"><title>system_cpu0_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M716.743,-428.737C713.897,-406.981 708.973,-369.322 705.605,-343.564"/>
<polygon fill="black" stroke="black" points="709.034,-342.796 704.267,-333.334 702.093,-343.704 709.034,-342.796"/>
</g>
<!-- system_cpu0_interrupts_int_master -->
<g id="node15" class="node"><title>system_cpu0_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M432,-429C432,-429 488,-429 488,-429 494,-429 500,-435 500,-441 500,-441 500,-453 500,-453 500,-459 494,-465 488,-465 488,-465 432,-465 432,-465 426,-465 420,-459 420,-453 420,-453 420,-441 420,-441 420,-435 426,-429 432,-429"/>
<text text-anchor="middle" x="460" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu0_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge17" class="edge"><title>system_cpu0_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M459.478,-465.203C459.522,-498.404 464.947,-570.95 509,-604 541.966,-628.732 1863.15,-636.593 2103.64,-637.821"/>
<polygon fill="black" stroke="black" points="2103.94,-641.322 2113.96,-637.873 2103.97,-634.322 2103.94,-641.322"/>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node17" class="node"><title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M564,-297C564,-297 620,-297 620,-297 626,-297 632,-303 632,-309 632,-309 632,-321 632,-321 632,-327 626,-333 620,-333 620,-333 564,-333 564,-333 558,-333 552,-327 552,-321 552,-321 552,-309 552,-309 552,-303 558,-297 564,-297"/>
<text text-anchor="middle" x="592" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge18" class="edge"><title>system_cpu0_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M617.472,-296.864C628.281,-290.451 641.3,-283.805 654,-280 877.385,-213.067 1628.34,-189.578 1804.7,-184.918"/>
<polygon fill="black" stroke="black" points="1804.87,-188.415 1814.78,-184.656 1804.69,-181.417 1804.87,-188.415"/>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node18" class="node"><title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M474.5,-297C474.5,-297 521.5,-297 521.5,-297 527.5,-297 533.5,-303 533.5,-309 533.5,-309 533.5,-321 533.5,-321 533.5,-327 527.5,-333 521.5,-333 521.5,-333 474.5,-333 474.5,-333 468.5,-333 462.5,-327 462.5,-321 462.5,-321 462.5,-309 462.5,-309 462.5,-303 468.5,-297 474.5,-297"/>
<text text-anchor="middle" x="498" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_itb_walker_port -->
<g id="node19" class="node"><title>system_cpu0_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M346,-429C346,-429 376,-429 376,-429 382,-429 388,-435 388,-441 388,-441 388,-453 388,-453 388,-459 382,-465 376,-465 376,-465 346,-465 346,-465 340,-465 334,-459 334,-453 334,-453 334,-441 334,-441 334,-435 340,-429 346,-429"/>
<text text-anchor="middle" x="361" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge19" class="edge"><title>system_cpu0_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M379.193,-428.737C403.041,-406.107 445.022,-366.271 472.161,-340.519"/>
<polygon fill="black" stroke="black" points="474.887,-342.757 479.732,-333.334 470.069,-337.679 474.887,-342.757"/>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node20" class="node"><title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M768,-297C768,-297 824,-297 824,-297 830,-297 836,-303 836,-309 836,-309 836,-321 836,-321 836,-327 830,-333 824,-333 824,-333 768,-333 768,-333 762,-333 756,-327 756,-321 756,-321 756,-309 756,-309 756,-303 762,-297 768,-297"/>
<text text-anchor="middle" x="796" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge20" class="edge"><title>system_cpu0_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M827.63,-296.882C840.699,-290.553 856.225,-283.963 871,-280 1224.69,-185.121 1673.43,-182.025 1804.49,-183.358"/>
<polygon fill="black" stroke="black" points="1804.74,-186.862 1814.78,-183.479 1804.82,-179.862 1804.74,-186.862"/>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node22" class="node"><title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M149,-297C149,-297 205,-297 205,-297 211,-297 217,-303 217,-309 217,-309 217,-321 217,-321 217,-327 211,-333 205,-333 205,-333 149,-333 149,-333 143,-333 137,-327 137,-321 137,-321 137,-309 137,-309 137,-303 143,-297 149,-297"/>
<text text-anchor="middle" x="177" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge21" class="edge"><title>system_cpu0_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M200.368,-296.901C210.505,-290.411 222.827,-283.698 235,-280 542.208,-186.669 1592.38,-183.538 1804.48,-183.877"/>
<polygon fill="black" stroke="black" points="1804.77,-187.378 1814.78,-183.898 1804.78,-180.378 1804.77,-187.378"/>
</g>
<!-- system_cpu1_icache_port -->
<g id="node24" class="node"><title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M990,-429C990,-429 1052,-429 1052,-429 1058,-429 1064,-435 1064,-441 1064,-441 1064,-453 1064,-453 1064,-459 1058,-465 1052,-465 1052,-465 990,-465 990,-465 984,-465 978,-459 978,-453 978,-453 978,-441 978,-441 978,-435 984,-429 990,-429"/>
<text text-anchor="middle" x="1021" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node27" class="node"><title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1095.5,-297C1095.5,-297 1142.5,-297 1142.5,-297 1148.5,-297 1154.5,-303 1154.5,-309 1154.5,-309 1154.5,-321 1154.5,-321 1154.5,-327 1148.5,-333 1142.5,-333 1142.5,-333 1095.5,-333 1095.5,-333 1089.5,-333 1083.5,-327 1083.5,-321 1083.5,-321 1083.5,-309 1083.5,-309 1083.5,-303 1089.5,-297 1095.5,-297"/>
<text text-anchor="middle" x="1119" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge22" class="edge"><title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1034.01,-428.737C1050.85,-406.398 1080.33,-367.294 1099.76,-341.52"/>
<polygon fill="black" stroke="black" points="1102.71,-343.427 1105.93,-333.334 1097.12,-339.213 1102.71,-343.427"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node25" class="node"><title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M880.5,-429C880.5,-429 947.5,-429 947.5,-429 953.5,-429 959.5,-435 959.5,-441 959.5,-441 959.5,-453 959.5,-453 959.5,-459 953.5,-465 947.5,-465 947.5,-465 880.5,-465 880.5,-465 874.5,-465 868.5,-459 868.5,-453 868.5,-453 868.5,-441 868.5,-441 868.5,-435 874.5,-429 880.5,-429"/>
<text text-anchor="middle" x="914" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node38" class="node"><title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M895.5,-297C895.5,-297 942.5,-297 942.5,-297 948.5,-297 954.5,-303 954.5,-309 954.5,-309 954.5,-321 954.5,-321 954.5,-327 948.5,-333 942.5,-333 942.5,-333 895.5,-333 895.5,-333 889.5,-333 883.5,-327 883.5,-321 883.5,-321 883.5,-309 883.5,-309 883.5,-303 889.5,-297 895.5,-297"/>
<text text-anchor="middle" x="919" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge23" class="edge"><title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M914.664,-428.737C915.501,-406.981 916.949,-369.322 917.94,-343.564"/>
<polygon fill="black" stroke="black" points="921.446,-343.462 918.333,-333.334 914.451,-343.192 921.446,-343.462"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node26" class="node"><title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1185,-297C1185,-297 1241,-297 1241,-297 1247,-297 1253,-303 1253,-309 1253,-309 1253,-321 1253,-321 1253,-327 1247,-333 1241,-333 1241,-333 1185,-333 1185,-333 1179,-333 1173,-327 1173,-321 1173,-321 1173,-309 1173,-309 1173,-303 1179,-297 1185,-297"/>
<text text-anchor="middle" x="1213" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge24" class="edge"><title>system_cpu1_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1244.97,-296.87C1257.47,-290.77 1272.12,-284.344 1286,-280 1475.73,-220.596 1714.1,-195.043 1804.73,-187.005"/>
<polygon fill="black" stroke="black" points="1805.12,-190.484 1814.78,-186.131 1804.52,-183.51 1805.12,-190.484"/>
</g>
<!-- system_cpu1_dtb_walker_port -->
<g id="node28" class="node"><title>system_cpu1_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1540,-429C1540,-429 1570,-429 1570,-429 1576,-429 1582,-435 1582,-441 1582,-441 1582,-453 1582,-453 1582,-459 1576,-465 1570,-465 1570,-465 1540,-465 1540,-465 1534,-465 1528,-459 1528,-453 1528,-453 1528,-441 1528,-441 1528,-435 1534,-429 1540,-429"/>
<text text-anchor="middle" x="1555" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node36" class="node"><title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1514.5,-297C1514.5,-297 1561.5,-297 1561.5,-297 1567.5,-297 1573.5,-303 1573.5,-309 1573.5,-309 1573.5,-321 1573.5,-321 1573.5,-327 1567.5,-333 1561.5,-333 1561.5,-333 1514.5,-333 1514.5,-333 1508.5,-333 1502.5,-327 1502.5,-321 1502.5,-321 1502.5,-309 1502.5,-309 1502.5,-303 1508.5,-297 1514.5,-297"/>
<text text-anchor="middle" x="1538" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge25" class="edge"><title>system_cpu1_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1552.74,-428.737C1549.9,-406.981 1544.97,-369.322 1541.6,-343.564"/>
<polygon fill="black" stroke="black" points="1545.03,-342.796 1540.27,-333.334 1538.09,-343.704 1545.03,-342.796"/>
</g>
<!-- system_cpu1_interrupts_int_master -->
<g id="node30" class="node"><title>system_cpu1_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M1268,-429C1268,-429 1324,-429 1324,-429 1330,-429 1336,-435 1336,-441 1336,-441 1336,-453 1336,-453 1336,-459 1330,-465 1324,-465 1324,-465 1268,-465 1268,-465 1262,-465 1256,-459 1256,-453 1256,-453 1256,-441 1256,-441 1256,-435 1262,-429 1268,-429"/>
<text text-anchor="middle" x="1296" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu1_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge26" class="edge"><title>system_cpu1_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M1295.54,-465.118C1295.7,-498.172 1301.31,-570.471 1345,-604 1375.41,-627.335 1950.03,-635.752 2103.56,-637.589"/>
<polygon fill="black" stroke="black" points="2103.83,-641.092 2113.87,-637.71 2103.91,-634.093 2103.83,-641.092"/>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node32" class="node"><title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1400,-297C1400,-297 1456,-297 1456,-297 1462,-297 1468,-303 1468,-309 1468,-309 1468,-321 1468,-321 1468,-327 1462,-333 1456,-333 1456,-333 1400,-333 1400,-333 1394,-333 1388,-327 1388,-321 1388,-321 1388,-309 1388,-309 1388,-303 1394,-297 1400,-297"/>
<text text-anchor="middle" x="1428" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge27" class="edge"><title>system_cpu1_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1455.71,-296.983C1466.19,-291.04 1478.39,-284.69 1490,-280 1600.94,-235.183 1739.81,-204.237 1804.99,-191.092"/>
<polygon fill="black" stroke="black" points="1805.68,-194.524 1814.8,-189.136 1804.31,-187.659 1805.68,-194.524"/>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node33" class="node"><title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1310.5,-297C1310.5,-297 1357.5,-297 1357.5,-297 1363.5,-297 1369.5,-303 1369.5,-309 1369.5,-309 1369.5,-321 1369.5,-321 1369.5,-327 1363.5,-333 1357.5,-333 1357.5,-333 1310.5,-333 1310.5,-333 1304.5,-333 1298.5,-327 1298.5,-321 1298.5,-321 1298.5,-309 1298.5,-309 1298.5,-303 1304.5,-297 1310.5,-297"/>
<text text-anchor="middle" x="1334" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_itb_walker_port -->
<g id="node34" class="node"><title>system_cpu1_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1182,-429C1182,-429 1212,-429 1212,-429 1218,-429 1224,-435 1224,-441 1224,-441 1224,-453 1224,-453 1224,-459 1218,-465 1212,-465 1212,-465 1182,-465 1182,-465 1176,-465 1170,-459 1170,-453 1170,-453 1170,-441 1170,-441 1170,-435 1176,-429 1182,-429"/>
<text text-anchor="middle" x="1197" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge28" class="edge"><title>system_cpu1_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1215.19,-428.737C1239.04,-406.107 1281.02,-366.271 1308.16,-340.519"/>
<polygon fill="black" stroke="black" points="1310.89,-342.757 1315.73,-333.334 1306.07,-337.679 1310.89,-342.757"/>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node35" class="node"><title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1604,-297C1604,-297 1660,-297 1660,-297 1666,-297 1672,-303 1672,-309 1672,-309 1672,-321 1672,-321 1672,-327 1666,-333 1660,-333 1660,-333 1604,-333 1604,-333 1598,-333 1592,-327 1592,-321 1592,-321 1592,-309 1592,-309 1592,-303 1598,-297 1604,-297"/>
<text text-anchor="middle" x="1632" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge29" class="edge"><title>system_cpu1_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1659.89,-296.737C1697.62,-273.379 1764.96,-231.693 1806.33,-206.081"/>
<polygon fill="black" stroke="black" points="1808.34,-208.956 1815,-200.716 1804.65,-203.004 1808.34,-208.956"/>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node37" class="node"><title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M985,-297C985,-297 1041,-297 1041,-297 1047,-297 1053,-303 1053,-309 1053,-309 1053,-321 1053,-321 1053,-327 1047,-333 1041,-333 1041,-333 985,-333 985,-333 979,-333 973,-327 973,-321 973,-321 973,-309 973,-309 973,-303 979,-297 985,-297"/>
<text text-anchor="middle" x="1013" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge30" class="edge"><title>system_cpu1_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1037.05,-296.931C1047.1,-290.61 1059.17,-284.012 1071,-280 1341.08,-188.383 1690.95,-182.616 1804.59,-183.385"/>
<polygon fill="black" stroke="black" points="1804.8,-186.887 1814.84,-183.477 1804.87,-179.888 1804.8,-186.887"/>
</g>
<!-- system_cpu2_icache_port -->
<g id="node39" class="node"><title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1826,-429C1826,-429 1888,-429 1888,-429 1894,-429 1900,-435 1900,-441 1900,-441 1900,-453 1900,-453 1900,-459 1894,-465 1888,-465 1888,-465 1826,-465 1826,-465 1820,-465 1814,-459 1814,-453 1814,-453 1814,-441 1814,-441 1814,-435 1820,-429 1826,-429"/>
<text text-anchor="middle" x="1857" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node42" class="node"><title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1918.5,-297C1918.5,-297 1965.5,-297 1965.5,-297 1971.5,-297 1977.5,-303 1977.5,-309 1977.5,-309 1977.5,-321 1977.5,-321 1977.5,-327 1971.5,-333 1965.5,-333 1965.5,-333 1918.5,-333 1918.5,-333 1912.5,-333 1906.5,-327 1906.5,-321 1906.5,-321 1906.5,-309 1906.5,-309 1906.5,-303 1912.5,-297 1918.5,-297"/>
<text text-anchor="middle" x="1942" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge31" class="edge"><title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1868.29,-428.737C1882.83,-406.495 1908.24,-367.633 1925.09,-341.857"/>
<polygon fill="black" stroke="black" points="1928.12,-343.619 1930.67,-333.334 1922.26,-339.789 1928.12,-343.619"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node40" class="node"><title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1716.5,-429C1716.5,-429 1783.5,-429 1783.5,-429 1789.5,-429 1795.5,-435 1795.5,-441 1795.5,-441 1795.5,-453 1795.5,-453 1795.5,-459 1789.5,-465 1783.5,-465 1783.5,-465 1716.5,-465 1716.5,-465 1710.5,-465 1704.5,-459 1704.5,-453 1704.5,-453 1704.5,-441 1704.5,-441 1704.5,-435 1710.5,-429 1716.5,-429"/>
<text text-anchor="middle" x="1750" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node53" class="node"><title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1724.5,-297C1724.5,-297 1771.5,-297 1771.5,-297 1777.5,-297 1783.5,-303 1783.5,-309 1783.5,-309 1783.5,-321 1783.5,-321 1783.5,-327 1777.5,-333 1771.5,-333 1771.5,-333 1724.5,-333 1724.5,-333 1718.5,-333 1712.5,-327 1712.5,-321 1712.5,-321 1712.5,-309 1712.5,-309 1712.5,-303 1718.5,-297 1724.5,-297"/>
<text text-anchor="middle" x="1748" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge32" class="edge"><title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1749.73,-428.737C1749.4,-406.981 1748.82,-369.322 1748.42,-343.564"/>
<polygon fill="black" stroke="black" points="1751.92,-343.279 1748.27,-333.334 1744.92,-343.387 1751.92,-343.279"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node41" class="node"><title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2008,-297C2008,-297 2064,-297 2064,-297 2070,-297 2076,-303 2076,-309 2076,-309 2076,-321 2076,-321 2076,-327 2070,-333 2064,-333 2064,-333 2008,-333 2008,-333 2002,-333 1996,-327 1996,-321 1996,-321 1996,-309 1996,-309 1996,-303 2002,-297 2008,-297"/>
<text text-anchor="middle" x="2036" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge33" class="edge"><title>system_cpu2_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2013.99,-296.87C2005.58,-290.915 1995.68,-284.586 1986,-280 1940.76,-258.558 1917.14,-279.215 1878,-248 1865.93,-238.372 1857.22,-223.528 1851.4,-210.558"/>
<polygon fill="black" stroke="black" points="1854.55,-209.028 1847.5,-201.123 1848.08,-211.702 1854.55,-209.028"/>
</g>
<!-- system_cpu2_dtb_walker_port -->
<g id="node43" class="node"><title>system_cpu2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2376,-429C2376,-429 2406,-429 2406,-429 2412,-429 2418,-435 2418,-441 2418,-441 2418,-453 2418,-453 2418,-459 2412,-465 2406,-465 2406,-465 2376,-465 2376,-465 2370,-465 2364,-459 2364,-453 2364,-453 2364,-441 2364,-441 2364,-435 2370,-429 2376,-429"/>
<text text-anchor="middle" x="2391" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node51" class="node"><title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2328.5,-297C2328.5,-297 2375.5,-297 2375.5,-297 2381.5,-297 2387.5,-303 2387.5,-309 2387.5,-309 2387.5,-321 2387.5,-321 2387.5,-327 2381.5,-333 2375.5,-333 2375.5,-333 2328.5,-333 2328.5,-333 2322.5,-333 2316.5,-327 2316.5,-321 2316.5,-321 2316.5,-309 2316.5,-309 2316.5,-303 2322.5,-297 2328.5,-297"/>
<text text-anchor="middle" x="2352" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge34" class="edge"><title>system_cpu2_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2385.82,-428.737C2379.27,-406.884 2367.9,-368.986 2360.17,-343.22"/>
<polygon fill="black" stroke="black" points="2363.43,-341.907 2357.2,-333.334 2356.72,-343.918 2363.43,-341.907"/>
</g>
<!-- system_cpu2_interrupts_int_master -->
<g id="node45" class="node"><title>system_cpu2_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M2104,-429C2104,-429 2160,-429 2160,-429 2166,-429 2172,-435 2172,-441 2172,-441 2172,-453 2172,-453 2172,-459 2166,-465 2160,-465 2160,-465 2104,-465 2104,-465 2098,-465 2092,-459 2092,-453 2092,-453 2092,-441 2092,-441 2092,-435 2098,-429 2104,-429"/>
<text text-anchor="middle" x="2132" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu2_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge35" class="edge"><title>system_cpu2_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2132.81,-465.021C2134.37,-498.015 2137.82,-570.925 2139.71,-610.742"/>
<polygon fill="black" stroke="black" points="2136.22,-610.98 2140.19,-620.804 2143.21,-610.649 2136.22,-610.98"/>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node47" class="node"><title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2202,-297C2202,-297 2258,-297 2258,-297 2264,-297 2270,-303 2270,-309 2270,-309 2270,-321 2270,-321 2270,-327 2264,-333 2258,-333 2258,-333 2202,-333 2202,-333 2196,-333 2190,-327 2190,-321 2190,-321 2190,-309 2190,-309 2190,-303 2196,-297 2202,-297"/>
<text text-anchor="middle" x="2230" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge36" class="edge"><title>system_cpu2_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2209.86,-296.961C2201.21,-290.563 2190.64,-283.902 2180,-280 2053.27,-233.544 1990.75,-322.193 1878,-248 1864.93,-239.4 1856.12,-224.339 1850.49,-210.986"/>
<polygon fill="black" stroke="black" points="1853.61,-209.347 1846.78,-201.245 1847.06,-211.836 1853.61,-209.347"/>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node48" class="node"><title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2112.5,-297C2112.5,-297 2159.5,-297 2159.5,-297 2165.5,-297 2171.5,-303 2171.5,-309 2171.5,-309 2171.5,-321 2171.5,-321 2171.5,-327 2165.5,-333 2159.5,-333 2159.5,-333 2112.5,-333 2112.5,-333 2106.5,-333 2100.5,-327 2100.5,-321 2100.5,-321 2100.5,-309 2100.5,-309 2100.5,-303 2106.5,-297 2112.5,-297"/>
<text text-anchor="middle" x="2136" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_itb_walker_port -->
<g id="node49" class="node"><title>system_cpu2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2018,-429C2018,-429 2048,-429 2048,-429 2054,-429 2060,-435 2060,-441 2060,-441 2060,-453 2060,-453 2060,-459 2054,-465 2048,-465 2048,-465 2018,-465 2018,-465 2012,-465 2006,-459 2006,-453 2006,-453 2006,-441 2006,-441 2006,-435 2012,-429 2018,-429"/>
<text text-anchor="middle" x="2033" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge37" class="edge"><title>system_cpu2_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2047.72,-428.829C2058.94,-415.624 2074.68,-396.847 2088,-380 2097.98,-367.377 2108.76,-353.068 2117.57,-341.187"/>
<polygon fill="black" stroke="black" points="2120.48,-343.147 2123.6,-333.023 2114.84,-338.989 2120.48,-343.147"/>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node50" class="node"><title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2418,-297C2418,-297 2474,-297 2474,-297 2480,-297 2486,-303 2486,-309 2486,-309 2486,-321 2486,-321 2486,-327 2480,-333 2474,-333 2474,-333 2418,-333 2418,-333 2412,-333 2406,-327 2406,-321 2406,-321 2406,-309 2406,-309 2406,-303 2412,-297 2418,-297"/>
<text text-anchor="middle" x="2446" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge38" class="edge"><title>system_cpu2_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2425.94,-296.726C2417.3,-290.292 2406.73,-283.668 2396,-280 2286.87,-242.689 1975.71,-309.267 1878,-248 1864.53,-239.553 1855.64,-224.145 1850.06,-210.564"/>
<polygon fill="black" stroke="black" points="1853.32,-209.288 1846.57,-201.123 1846.76,-211.717 1853.32,-209.288"/>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node52" class="node"><title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1814,-297C1814,-297 1870,-297 1870,-297 1876,-297 1882,-303 1882,-309 1882,-309 1882,-321 1882,-321 1882,-327 1876,-333 1870,-333 1870,-333 1814,-333 1814,-333 1808,-333 1802,-327 1802,-321 1802,-321 1802,-309 1802,-309 1802,-303 1808,-297 1814,-297"/>
<text text-anchor="middle" x="1842" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge39" class="edge"><title>system_cpu2_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M1842,-296.737C1842,-274.981 1842,-237.322 1842,-211.564"/>
<polygon fill="black" stroke="black" points="1845.5,-211.334 1842,-201.334 1838.5,-211.334 1845.5,-211.334"/>
</g>
<!-- system_cpu3_icache_port -->
<g id="node54" class="node"><title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2662,-429C2662,-429 2724,-429 2724,-429 2730,-429 2736,-435 2736,-441 2736,-441 2736,-453 2736,-453 2736,-459 2730,-465 2724,-465 2724,-465 2662,-465 2662,-465 2656,-465 2650,-459 2650,-453 2650,-453 2650,-441 2650,-441 2650,-435 2656,-429 2662,-429"/>
<text text-anchor="middle" x="2693" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node57" class="node"><title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2754.5,-297C2754.5,-297 2801.5,-297 2801.5,-297 2807.5,-297 2813.5,-303 2813.5,-309 2813.5,-309 2813.5,-321 2813.5,-321 2813.5,-327 2807.5,-333 2801.5,-333 2801.5,-333 2754.5,-333 2754.5,-333 2748.5,-333 2742.5,-327 2742.5,-321 2742.5,-321 2742.5,-309 2742.5,-309 2742.5,-303 2748.5,-297 2754.5,-297"/>
<text text-anchor="middle" x="2778" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge40" class="edge"><title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2704.29,-428.737C2718.83,-406.495 2744.24,-367.633 2761.09,-341.857"/>
<polygon fill="black" stroke="black" points="2764.12,-343.619 2766.67,-333.334 2758.26,-339.789 2764.12,-343.619"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node55" class="node"><title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2552.5,-429C2552.5,-429 2619.5,-429 2619.5,-429 2625.5,-429 2631.5,-435 2631.5,-441 2631.5,-441 2631.5,-453 2631.5,-453 2631.5,-459 2625.5,-465 2619.5,-465 2619.5,-465 2552.5,-465 2552.5,-465 2546.5,-465 2540.5,-459 2540.5,-453 2540.5,-453 2540.5,-441 2540.5,-441 2540.5,-435 2546.5,-429 2552.5,-429"/>
<text text-anchor="middle" x="2586" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node68" class="node"><title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2560.5,-297C2560.5,-297 2607.5,-297 2607.5,-297 2613.5,-297 2619.5,-303 2619.5,-309 2619.5,-309 2619.5,-321 2619.5,-321 2619.5,-327 2613.5,-333 2607.5,-333 2607.5,-333 2560.5,-333 2560.5,-333 2554.5,-333 2548.5,-327 2548.5,-321 2548.5,-321 2548.5,-309 2548.5,-309 2548.5,-303 2554.5,-297 2560.5,-297"/>
<text text-anchor="middle" x="2584" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge41" class="edge"><title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2585.73,-428.737C2585.4,-406.981 2584.82,-369.322 2584.42,-343.564"/>
<polygon fill="black" stroke="black" points="2587.92,-343.279 2584.27,-333.334 2580.92,-343.387 2587.92,-343.279"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node56" class="node"><title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2844,-297C2844,-297 2900,-297 2900,-297 2906,-297 2912,-303 2912,-309 2912,-309 2912,-321 2912,-321 2912,-327 2906,-333 2900,-333 2900,-333 2844,-333 2844,-333 2838,-333 2832,-327 2832,-321 2832,-321 2832,-309 2832,-309 2832,-303 2838,-297 2844,-297"/>
<text text-anchor="middle" x="2872" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge42" class="edge"><title>system_cpu3_icache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2852.47,-296.934C2843.75,-290.365 2832.98,-283.583 2822,-280 2722.23,-247.432 1967.68,-302.51 1878,-248 1864.41,-239.741 1855.52,-224.338 1849.97,-210.712"/>
<polygon fill="black" stroke="black" points="1853.23,-209.422 1846.5,-201.233 1846.65,-211.826 1853.23,-209.422"/>
</g>
<!-- system_cpu3_dtb_walker_port -->
<g id="node58" class="node"><title>system_cpu3_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3212,-429C3212,-429 3242,-429 3242,-429 3248,-429 3254,-435 3254,-441 3254,-441 3254,-453 3254,-453 3254,-459 3248,-465 3242,-465 3242,-465 3212,-465 3212,-465 3206,-465 3200,-459 3200,-453 3200,-453 3200,-441 3200,-441 3200,-435 3206,-429 3212,-429"/>
<text text-anchor="middle" x="3227" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node66" class="node"><title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3164.5,-297C3164.5,-297 3211.5,-297 3211.5,-297 3217.5,-297 3223.5,-303 3223.5,-309 3223.5,-309 3223.5,-321 3223.5,-321 3223.5,-327 3217.5,-333 3211.5,-333 3211.5,-333 3164.5,-333 3164.5,-333 3158.5,-333 3152.5,-327 3152.5,-321 3152.5,-321 3152.5,-309 3152.5,-309 3152.5,-303 3158.5,-297 3164.5,-297"/>
<text text-anchor="middle" x="3188" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge43" class="edge"><title>system_cpu3_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3221.82,-428.737C3215.27,-406.884 3203.9,-368.986 3196.17,-343.22"/>
<polygon fill="black" stroke="black" points="3199.43,-341.907 3193.2,-333.334 3192.72,-343.918 3199.43,-341.907"/>
</g>
<!-- system_cpu3_interrupts_int_master -->
<g id="node60" class="node"><title>system_cpu3_interrupts_int_master</title>
<path fill="#9f8575" stroke="#000000" d="M2940,-429C2940,-429 2996,-429 2996,-429 3002,-429 3008,-435 3008,-441 3008,-441 3008,-453 3008,-453 3008,-459 3002,-465 2996,-465 2996,-465 2940,-465 2940,-465 2934,-465 2928,-459 2928,-453 2928,-453 2928,-441 2928,-441 2928,-435 2934,-429 2940,-429"/>
<text text-anchor="middle" x="2968" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">int_master</text>
</g>
<!-- system_cpu3_interrupts_int_master&#45;&gt;system_membus_slave -->
<g id="edge44" class="edge"><title>system_cpu3_interrupts_int_master&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M2967.3,-465.108C2964.9,-498.476 2954.35,-571.794 2908,-604 2891.32,-615.588 2196.29,-605.647 2177,-612 2174.25,-612.905 2171.54,-614.102 2168.91,-615.487"/>
<polygon fill="black" stroke="black" points="2167.02,-612.539 2160.34,-620.767 2170.69,-618.498 2167.02,-612.539"/>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node62" class="node"><title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3038,-297C3038,-297 3094,-297 3094,-297 3100,-297 3106,-303 3106,-309 3106,-309 3106,-321 3106,-321 3106,-327 3100,-333 3094,-333 3094,-333 3038,-333 3038,-333 3032,-333 3026,-327 3026,-321 3026,-321 3026,-309 3026,-309 3026,-303 3032,-297 3038,-297"/>
<text text-anchor="middle" x="3066" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge45" class="edge"><title>system_cpu3_itb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3046.48,-296.903C3037.76,-290.329 3026.99,-283.552 3016,-280 2895.64,-241.093 1986.28,-313.389 1878,-248 1864.39,-239.781 1855.5,-224.378 1849.95,-210.743"/>
<polygon fill="black" stroke="black" points="1853.21,-209.449 1846.49,-201.255 1846.63,-211.849 1853.21,-209.449"/>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node63" class="node"><title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2948.5,-297C2948.5,-297 2995.5,-297 2995.5,-297 3001.5,-297 3007.5,-303 3007.5,-309 3007.5,-309 3007.5,-321 3007.5,-321 3007.5,-327 3001.5,-333 2995.5,-333 2995.5,-333 2948.5,-333 2948.5,-333 2942.5,-333 2936.5,-327 2936.5,-321 2936.5,-321 2936.5,-309 2936.5,-309 2936.5,-303 2942.5,-297 2948.5,-297"/>
<text text-anchor="middle" x="2972" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_itb_walker_port -->
<g id="node64" class="node"><title>system_cpu3_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2854,-429C2854,-429 2884,-429 2884,-429 2890,-429 2896,-435 2896,-441 2896,-441 2896,-453 2896,-453 2896,-459 2890,-465 2884,-465 2884,-465 2854,-465 2854,-465 2848,-465 2842,-459 2842,-453 2842,-453 2842,-441 2842,-441 2842,-435 2848,-429 2854,-429"/>
<text text-anchor="middle" x="2869" y="-443.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge46" class="edge"><title>system_cpu3_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2883.72,-428.829C2894.94,-415.624 2910.68,-396.847 2924,-380 2933.98,-367.377 2944.76,-353.068 2953.57,-341.187"/>
<polygon fill="black" stroke="black" points="2956.48,-343.147 2959.6,-333.023 2950.84,-338.989 2956.48,-343.147"/>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node65" class="node"><title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3254,-297C3254,-297 3310,-297 3310,-297 3316,-297 3322,-303 3322,-309 3322,-309 3322,-321 3322,-321 3322,-327 3316,-333 3310,-333 3310,-333 3254,-333 3254,-333 3248,-333 3242,-327 3242,-321 3242,-321 3242,-309 3242,-309 3242,-303 3248,-297 3254,-297"/>
<text text-anchor="middle" x="3282" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge47" class="edge"><title>system_cpu3_dtb_walker_cache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M3262.49,-296.879C3253.77,-290.3 3243,-283.527 3232,-280 3160.35,-257.018 1942.5,-286.751 1878,-248 1864.37,-239.811 1855.48,-224.41 1849.94,-210.767"/>
<polygon fill="black" stroke="black" points="1853.19,-209.471 1846.48,-201.273 1846.61,-211.867 1853.19,-209.471"/>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node67" class="node"><title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2650,-297C2650,-297 2706,-297 2706,-297 2712,-297 2718,-303 2718,-309 2718,-309 2718,-321 2718,-321 2718,-327 2712,-333 2706,-333 2706,-333 2650,-333 2650,-333 2644,-333 2638,-327 2638,-321 2638,-321 2638,-309 2638,-309 2638,-303 2644,-297 2650,-297"/>
<text text-anchor="middle" x="2678" y="-311.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side&#45;&gt;system_tol2bus_slave -->
<g id="edge48" class="edge"><title>system_cpu3_dcache_mem_side&#45;&gt;system_tol2bus_slave</title>
<path fill="none" stroke="black" d="M2658.46,-296.981C2649.73,-290.419 2638.96,-283.631 2628,-280 2548.82,-253.769 1949.09,-291.634 1878,-248 1864.45,-239.682 1855.56,-224.277 1850,-210.666"/>
<polygon fill="black" stroke="black" points="1853.26,-209.38 1846.53,-201.198 1846.69,-211.792 1853.26,-209.38"/>
</g>
</g>
</svg>
