## Interrupt List

| Interrupt ID &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | Module &nbsp; | Interrupt signal name &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | Interrupt signal width &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Reset value &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; | Trigger method &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;| Description &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; |
|:--------------:|--------|-----------------------|:------------------------:|:-------------:|----------------|----------------------------------------------------------------------------------|
| 0            |        |                       |                        |             |                | Reserved                                                                         |
| 1            |        |                       |                        |             |                | Reserved                                                                         |
| 2            | MAC    | mac_int               | 1                      | 0           | High level     | MAC done interrupt                                                               |
| 3~10         | DMA    | dma_int               | 8                      | 0           | High level     | there are 8 interrupts for DMA                                                   |
| 11           | Timer0 | timer0_complete_int1  | 1                      | 0           | High level     | there are two timers in module timer0,this is the interrupt for the first timer  |
| 12           | Timer0 | timer0_complete_int2  | 1                      | 0           | High level     | there are two timers in module timer0,this is the interrupt for the second timer |
| 13           | Timer1 | timer1_complete_int1  | 1                      | 0           | High level     | there are two timers in module timer1,this is the interrupt for the first timer  |
| 14           | Timer1 | timer1_complete_int2  | 1                      | 0           | High level     | there are two timers in module timer1,this is the interrupt for the second timer |
| 15           | WDT    | wdt_prewarning_int    | 1                      | 0           | High level     | warning interrupt of WDT                                                         |
| 16           | SCU    | sw_int0               | 1                      | 0           | High level     | SW interrupt 0                                                                   |
| 17           | SCU    | sw_int1               | 1                      | 0           | High level     | SW interrupt 1                                                                   |
| 18           | UART   | uart0_int             | 1                      | 0           | High level     |                                                                                  |
| 19           | UART   | uart0_tx_int          | 1                      | 0           | High level     | UART tx fifo interrupt                                                           |
| 20           | UART   | uart0_rx_int          | 1                      | 0           | High level     | UART rx fifo interrupt                                                           |
| 21           |        |                       |                        |             |                | Reserved                                                                         |
| 22           |        |                       |                        |             |                | Reserved                                                                         |
| 23           |        |                       |                        |             |                | Reserved                                                                         |
| 24           |        |                       |                        |             |                | Reserved                                                                         |
| 25           |        |                       |                        |             |                | Reserved                                                                         |
| 26           |        |                       |                        |             |                | Reserved                                                                         |
| 27           |        |                       |                        |             |                | Reserved                                                                         |
| 28           |        |                       |                        |             |                | Reserved                                                                         |
| 29           |        |                       |                        |             |                | Reserved                                                                         |
