Line number: 
[4982, 4988]
Comment: 
This is a synchronous block that manages the low 16 bits of an unsigned immediate value (R_ctrl_unsigned_lo_imm16) in a pipeline. The value of this register is either set to zero on a negative edge reset (reset signal active low) or updated at each positive edge of the clock (clk) if the enable (R_en) control signal is high.