{
    "@context": "https://api.researchmap.jp/researcher.jsonld",
    "@id": "https://api.researchmap.jp/read0008298?format=json",
    "@type": "researchers",
    "rm:user_id": "1000015488",
    "rm:creator_id": "1000015488",
    "rm:creator_type": "myself",
    "rm:created": "2010-11-18T15:00:00Z",
    "rm:modifier_id": "R000077187",
    "rm:modifier_type": "institution",
    "rm:modified": "2024-11-19T00:16:38Z",
    "permalink": "read0008298",
    "family_name": {
        "ja": "杉野",
        "ja-Kana": "スギノ",
        "en": "Sugino"
    },
    "given_name": {
        "ja": "暢彦",
        "ja-Kana": "ノブヒコ",
        "en": "Nobuhiko"
    },
    "display_name_kana": "disclosed",
    "display_nickname": "disclosed",
    "display_image": "disclosed",
    "display_contact_point": "disclosed",
    "affiliations": [
        {
            "affiliation": {
                "en": "Institute of Science Tokyo",
                "ja": "東京科学大学"
            },
            "section": {
                "en": "Global Scientific Information and Computing Center",
                "ja": "学術国際情報センター"
            },
            "job": {
                "ja": "教授",
                "en": "Professor"
            },
            "display_affiliation": "disclosed",
            "display_job": "disclosed",
            "rm:institution_code": "0550000000"
        }
    ],
    "degrees": [
        {
            "degree": {
                "ja": "博士(工学)",
                "en": "Doctor of Engineering"
            },
            "degree_institution": {
                "ja": "東京工業大学",
                "en": "Tokyo Institute of Technology"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "0550000000"
        },
        {
            "degree": {
                "ja": "工学修士",
                "en": "Master of Engineering"
            },
            "degree_institution": {
                "ja": "東京工業大学",
                "en": "Tokyo Institute of Technology"
            },
            "display_degree": "disclosed",
            "rm:institution_code": "0550000000"
        }
    ],
    "display_profile": "disclosed",
    "display_url": "disclosed",
    "identifiers": {
        "erad_id": [
            "60242286"
        ],
        "j_global_id": [
            "200901032893249483"
        ]
    },
    "rm:erad_id_verified": false,
    "rm:orc_id_verified": false,
    "display_erad_id": "disclosed",
    "display_orc_id": "closed",
    "display_researcher_id": "disclosed",
    "display_j_global_id": "disclosed",
    "see_also": [
        {
            "label": "j_global",
            "@id": "https://jglobal.jst.go.jp/detail?JGLOBAL_ID=200901032893249483"
        }
    ],
    "@graph": [
        {
            "@id": "https://api.researchmap.jp/read0008298/research_areas",
            "@type": "research_areas",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/research_areas/8058239",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0008298/research_areas",
                    "rm:id": "8058239",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "discipline_number": "A689",
                    "item_number": "A21040",
                    "discipline": {
                        "ja": "ものづくり技術（機械・電気電子・化学工学）",
                        "en": "Manufacturing technology (mechanical, electrical/electronic, chemical engineering)"
                    },
                    "research_field": {
                        "ja": "制御、システム工学",
                        "en": "Control and systems engineering"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/research_areas/8058238",
                    "@type": "research_areas",
                    "@reverse": "https://api.researchmap.jp/read0008298/research_areas",
                    "rm:id": "8058238",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "discipline_number": "A689",
                    "item_number": "A21020",
                    "discipline": {
                        "ja": "ものづくり技術（機械・電気電子・化学工学）",
                        "en": "Manufacturing technology (mechanical, electrical/electronic, chemical engineering)"
                    },
                    "research_field": {
                        "ja": "通信工学",
                        "en": "Communication and network engineering"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/research_experience",
            "@type": "research_experience",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 1,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/research_experience/20514176",
                    "@type": "research_experience",
                    "@reverse": "https://api.researchmap.jp/read0008298/research_experience",
                    "rm:id": "20514176",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "from_date": "1992",
                    "rm:institution_code": "0192005000",
                    "affiliation": {
                        "ja": "東京工業大学",
                        "en": "Tokyo Institute of Technology"
                    },
                    "section": {
                        "ja": "工学部 電子物理工学科",
                        "en": "School of Engineering"
                    },
                    "job": {
                        "ja": "助手"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/education",
            "@type": "education",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/education/16430017",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0008298/education",
                    "rm:id": "16430017",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "to_date": "1992",
                    "rm:institution_code": "0192026022",
                    "affiliation": {
                        "ja": "東京工業大学",
                        "en": "Tokyo Institute of Technology"
                    },
                    "department": {
                        "ja": "大学院 理工学研究科",
                        "en": "Graduate School, Division of Science and Engineering"
                    },
                    "course": {
                        "ja": "電子物理工学専攻"
                    },
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/education/16430016",
                    "@type": "education",
                    "@reverse": "https://api.researchmap.jp/read0008298/education",
                    "rm:id": "16430016",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "to_date": "1987",
                    "rm:institution_code": "0192005011",
                    "affiliation": {
                        "ja": "東京工業大学",
                        "en": "Tokyo Institute of Technology"
                    },
                    "department": {
                        "ja": "工学部",
                        "en": "Faculty of Engineering"
                    },
                    "course": {
                        "ja": "電気電子工学科"
                    },
                    "address_country": "JPN"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/awards",
            "@type": "awards",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/awards/3354767",
                    "@type": "awards",
                    "@reverse": "https://api.researchmap.jp/read0008298/awards",
                    "rm:id": "3354767",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "award_name": {
                        "ja": "電子情報通信学会学術奨励賞"
                    },
                    "association": {
                        "ja": "電子情報通信学会"
                    },
                    "award_date": "1997",
                    "award_type": "japan_society",
                    "address_country": "JPN"
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/awards/3354768",
                    "@type": "awards",
                    "@reverse": "https://api.researchmap.jp/read0008298/awards",
                    "rm:id": "3354768",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "award_name": {
                        "ja": "第2回回路とシステム軽井沢ワークショップ優秀論文賞"
                    },
                    "association": {
                        "ja": "電子情報通信学会 回路とシステム研究専門委員会"
                    },
                    "award_date": "1989",
                    "award_type": "japan_society",
                    "address_country": "JPN"
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/misc",
            "@type": "misc",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 55,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274628",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274628",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "バンコクだより 東工大から世界へ ～タイ国との連携大学院TAIST-Tokyo Techの取り組み～"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "一色 剛"
                            },
                            {
                                "name": "西原明法"
                            },
                            {
                                "name": "國枝博昭"
                            }
                        ]
                    },
                    "publication_date": "2009",
                    "volume": "12",
                    "number": "4",
                    "starting_page": "102",
                    "ending_page": "105",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274663",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274663",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-08T17:33:08Z",
                    "paper_title": {
                        "en": "Memory allocation and code optimization methods for DSPs with indexed auto-modification"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Y Kaneko"
                            },
                            {
                                "name": "N Sugino"
                            },
                            {
                                "name": "A Nishihara"
                            }
                        ]
                    },
                    "description": {
                        "en": "A memory address allocation method for digital signal processors of indirect addressing with indexed auto-modification is proposed. At first, address auto-modification amounts for a given program are analyzed. And then, address allocation of program variables are moved and shifted so that both indexed and simple auto-modifications are effectively exploited. For further reduction in overhead codes, a memory address allocation method coupled with computational reordering is proposed. The proposed methods are applied to the existing compiler, and generated codes prove their effectiveness."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2005-04",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES"
                    },
                    "volume": "E88A",
                    "number": "4",
                    "starting_page": "846",
                    "ending_page": "854",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "10016562395"
                        ],
                        "doi": [
                            "10.1093/ietfec/e88.a.4.846"
                        ],
                        "issn": [
                            "0916-8508"
                        ],
                        "e_issn": [
                            "1745-1337"
                        ],
                        "wos_id": [
                            "WOS:000228412600007"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10016562395",
                            "is_downloadable": false
                        },
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietfec/e88.a.4.846",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000228412600007&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274630",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274630",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-08T07:05:09Z",
                    "paper_title": {
                        "en": "Unified phase compiler by use of 3-D representation space"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "T Miyoshi"
                            }
                        ]
                    },
                    "description": {
                        "en": "A novel unified phase compiler framework for embedded VLIWs and DSPs is shown. In this compiler, a given program is represented in 3-D representation space, which enables quantitatively estimating required resources and elapsed time. Transformation of a 3-D representation graph that corresponds to a code optimization method for a specific processor architecture is also proposed. The proposal compiler and the code optimization methods are compared with an ordinary compiler in terms of their generated codes. The results demonstrate their effectiveness."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2005-04",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES"
                    },
                    "volume": "E88A",
                    "number": "4",
                    "starting_page": "838",
                    "ending_page": "845",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "10016562378"
                        ],
                        "doi": [
                            "10.1093/ietfec/e88-a.4.838"
                        ],
                        "issn": [
                            "0916-8508"
                        ],
                        "e_issn": [
                            "1745-1337"
                        ],
                        "wos_id": [
                            "WOS:000228412600006"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10016562378",
                            "is_downloadable": false
                        },
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietfec/e88-a.4.838",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000228412600006&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274629",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274629",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-05-08T17:33:08Z",
                    "paper_title": {
                        "en": "Memory allocation and code optimization methods for DSPs with indexed auto-modification"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Y Kaneko"
                            },
                            {
                                "name": "N Sugino"
                            },
                            {
                                "name": "A Nishihara"
                            }
                        ]
                    },
                    "description": {
                        "en": "A memory address allocation method for digital signal processors of indirect addressing with indexed auto-modification is proposed. At first, address auto-modification amounts for a given program are analyzed. And then, address allocation of program variables are moved and shifted so that both indexed and simple auto-modifications are effectively exploited. For further reduction in overhead codes, a memory address allocation method coupled with computational reordering is proposed. The proposed methods are applied to the existing compiler, and generated codes prove their effectiveness."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2005-04",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES"
                    },
                    "volume": "E88A",
                    "number": "4",
                    "starting_page": "846",
                    "ending_page": "854",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "10016562395"
                        ],
                        "doi": [
                            "10.1093/ietfec/e88.a.4.846"
                        ],
                        "issn": [
                            "0916-8508"
                        ],
                        "e_issn": [
                            "1745-1337"
                        ],
                        "wos_id": [
                            "WOS:000228412600007"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10016562395",
                            "is_downloadable": false
                        },
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietfec/e88.a.4.846",
                            "is_downloadable": false
                        },
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000228412600007&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274664",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274664",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-08-29T09:38:32Z",
                    "paper_title": {
                        "en": "Unified phase compiler by use of 3-D representation space"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Takefumi Miyoshi"
                            },
                            {
                                "name": "Nobuhiko Sugino"
                            }
                        ]
                    },
                    "description": {
                        "en": "A novel unified phase compiler framework for embedded VLIWs and DSPs is shown. In this compiler, a given program is represented in 3-D representation space, which enables quantitatively estimating required resources and elapsed time. Transformation of a 3-D representation graph that corresponds to a code optimization method for a specific processor architecture is also proposed. The proposal compiler and the code optimization methods are compared with an ordinary compiler in terms of their generated codes. The results demonstrate their effectiveness. Copyright © 2005 The Institute of Electronics, Information and Communication Engineers."
                    },
                    "publisher": {
                        "en": "Institute of Electronics, Information and Communication, Engineers, IEICE"
                    },
                    "publication_date": "2005",
                    "publication_name": {
                        "en": "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"
                    },
                    "volume": "E88-A",
                    "number": "4",
                    "starting_page": "838",
                    "ending_page": "845",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "10016562378"
                        ],
                        "doi": [
                            "10.1093/ietfec/e88-a.4.838"
                        ],
                        "issn": [
                            "0916-8508"
                        ],
                        "scopus_id": [
                            "24144437751"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/10016562378",
                            "is_downloadable": false
                        },
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1093/ietfec/e88-a.4.838",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274665",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274665",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "en": "Memory Allocation Method for Indirect Addressing with an Index Register"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "Yuhei Kaneko Nobuhiko Sugino"
                            },
                            {
                                "name": "Akinori Nishihara"
                            }
                        ]
                    },
                    "publication_date": "2002",
                    "publication_name": {
                        "en": "Proceesings of Asia Pacific Conference on Circuits and Systems"
                    },
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/APCCAS.2002.1114936"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/APCCAS.2002.1114936",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274634",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274634",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "インデックス修飾更新に有効なアドレス配置手法"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "金子雄平"
                            },
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publication_date": "2002",
                    "publication_name": {
                        "ja": "第17回ディジタル信号処理シンポジウム講演論文集"
                    },
                    "starting_page": "B2-1",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274633",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274633",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "非決定要素をもつDSPプログラムの可視化手法"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "三好健文"
                            },
                            {
                                "name": "田所想平"
                            },
                            {
                                "name": "杉野暢彦"
                            }
                        ]
                    },
                    "publication_date": "2002",
                    "publication_name": {
                        "ja": "第17回ディジタル信号処理シンポジウム講演論文集"
                    },
                    "starting_page": "B2-2",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274632",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274632",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "Memory Allocation Method for Indirect Addressing with an Index Register"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "Yuhei Kaneko Nobuhiko Sugino"
                            },
                            {
                                "name": "Akinori Nishihara"
                            }
                        ]
                    },
                    "publication_date": "2002",
                    "publication_name": {
                        "ja": "Proceesings of Asia Pacific Conference on Circuits and Systems"
                    },
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "doi": [
                            "10.1109/APCCAS.2002.1114936"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "doi",
                            "@id": "https://doi.org/10.1109/APCCAS.2002.1114936",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274631",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274631",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "DSPプログラミング技術の進展"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "杉野暢彦"
                            }
                        ]
                    },
                    "publication_date": "2002",
                    "publication_name": {
                        "ja": "電子情報通信学会ソサイエティ大会"
                    },
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274666",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274666",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-05T08:57:18Z",
                    "paper_title": {
                        "en": "Code optimization technique for indirect addressing DSPs with consideration in local computational order and memory allocation"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "N Sugino"
                            },
                            {
                                "name": "A Nishihara"
                            }
                        ]
                    },
                    "description": {
                        "en": "Digital signal processors (DSPs) usually employ indirect addressing using address registers (ARs) to indicate their memory addresses. which often introduces overhead codes in AR updates for next memory accesses. Reduction of.,uch overhead code is one of the important issued in automatic generation of highly-efficient DSP codes. In this paper, a new automatic address allocation method interpolated with computational order rearrangement at local commutative parts is proposed. The method formulates a given memory access sequence by a graph representation, where several strategies to handle freedom in memory access orders at the computational commutative parts are introduced and examined. A compiler scheme is also extended such that computational order at the commutative parts is rearranged according to the derived memory allocation. The proposed methods are applied to an existing DSP compiler for mu PD77230(NEC), and codes generated for several examples are compared with memory allocations by the conventional methods."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2001-08",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES"
                    },
                    "volume": "E84A",
                    "number": "8",
                    "starting_page": "1960",
                    "ending_page": "1968",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0916-8508"
                        ],
                        "e_issn": [
                            "1745-1337"
                        ],
                        "wos_id": [
                            "WOS:000170477900019"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000170477900019&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274636",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274636",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2020-06-05T08:57:18Z",
                    "paper_title": {
                        "en": "Code optimization technique for indirect addressing DSPs with consideration in local computational order and memory allocation"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "N Sugino"
                            },
                            {
                                "name": "A Nishihara"
                            }
                        ]
                    },
                    "description": {
                        "en": "Digital signal processors (DSPs) usually employ indirect addressing using address registers (ARs) to indicate their memory addresses. which often introduces overhead codes in AR updates for next memory accesses. Reduction of.,uch overhead code is one of the important issued in automatic generation of highly-efficient DSP codes. In this paper, a new automatic address allocation method interpolated with computational order rearrangement at local commutative parts is proposed. The method formulates a given memory access sequence by a graph representation, where several strategies to handle freedom in memory access orders at the computational commutative parts are introduced and examined. A compiler scheme is also extended such that computational order at the commutative parts is rearranged according to the derived memory allocation. The proposed methods are applied to an existing DSP compiler for mu PD77230(NEC), and codes generated for several examples are compared with memory allocations by the conventional methods."
                    },
                    "publisher": {
                        "en": "IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG"
                    },
                    "publication_date": "2001-08",
                    "publication_name": {
                        "en": "IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES"
                    },
                    "volume": "E84A",
                    "number": "8",
                    "starting_page": "1960",
                    "ending_page": "1968",
                    "languages": [
                        "eng"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "issn": [
                            "0916-8508"
                        ],
                        "e_issn": [
                            "1745-1337"
                        ],
                        "wos_id": [
                            "WOS:000170477900019"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "web_of_science",
                            "@id": "https://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=JSTA_CEL&SrcApp=J_Gate_JST&DestLinkType=FullRecord&KeyUT=WOS:000170477900019&DestApp=WOS_CPL",
                            "is_downloadable": false
                        }
                    ]
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274667",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274667",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "en": "New Cost Evaluation Schemes in Graph-based Memory Allocation Method for a Indirect Addressing DSP"
                    },
                    "authors": {
                        "en": [
                            {
                                "name": "N. Sugino"
                            },
                            {
                                "name": "T. Matsuura"
                            },
                            {
                                "name": "A. Nishihara"
                            }
                        ]
                    },
                    "publication_date": "2001",
                    "publication_name": {
                        "en": "Proceedings of the 15th European Conference on Circuit Theory and Design"
                    },
                    "number": "II",
                    "starting_page": "221",
                    "ending_page": "224",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274637",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274637",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "New Cost Evaluation Schemes in Graph-based Memory Allocation Method for a Indirect Addressing DSP"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "N. Sugino"
                            },
                            {
                                "name": "T. Matsuura"
                            },
                            {
                                "name": "A. Nishihara"
                            }
                        ]
                    },
                    "publication_date": "2001",
                    "publication_name": {
                        "ja": "Proceedings of the 15th European Conference on Circuit Theory and Design"
                    },
                    "number": "II",
                    "starting_page": "221",
                    "ending_page": "224",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274635",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274635",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "±2^n自動更新可能な間接アドレッシングDSPのための変数配置の一改善方法"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "松浦智之"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publication_date": "2001",
                    "publication_name": {
                        "ja": "第16回ディジタル信号処理シンポジウム講演論文集"
                    },
                    "starting_page": "777",
                    "ending_page": "782",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274642",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274642",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "マルチターゲットDSPコンパイラ"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "許行洲"
                            },
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "電子情報通信学会技術研究報告"
                    },
                    "number": "DSP2000-18",
                    "starting_page": "77",
                    "ending_page": "84",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274641",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274641",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "新しい重み付評価関数に基づく間接アドレシングDSPのための変数配置方法"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "松浦智之"
                            },
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "電子情報通信学会技術研究報告"
                    },
                    "number": "DSP2000-70",
                    "starting_page": "61",
                    "ending_page": "66",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274640",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274640",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "後置自動メモリ複製操作付きの命令を有するDSPのための計算順序決定方法とメモリ配置決定方法とそれらのコンパイラへの応用"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "橋本淳"
                            },
                            {
                                "name": "船木春重"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "第14回ディジタル信号処理シンポジウム講演論文集"
                    },
                    "starting_page": "605",
                    "ending_page": "610",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274639",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274639",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "paper_title": {
                        "ja": "DSPプログラミングとコンパイラ事例"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "高速信号処理応用技術学会誌"
                    },
                    "volume": "3",
                    "number": "3",
                    "starting_page": "8",
                    "ending_page": "14",
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/misc/16274638",
                    "@type": "misc",
                    "@reverse": "https://api.researchmap.jp/read0008298/misc",
                    "rm:id": "16274638",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "ai:identify_based_internal_feeds",
                    "rm:modifier_type": "ai",
                    "rm:modified": "2022-09-28T23:22:06Z",
                    "paper_title": {
                        "ja": "DSPプログラミングとコンパイラ事例"
                    },
                    "authors": {
                        "ja": [
                            {
                                "name": "杉野暢彦"
                            },
                            {
                                "name": "西原明法"
                            }
                        ]
                    },
                    "publisher": {
                        "ja": "高速信号処理応用技術学会"
                    },
                    "publication_date": "2000",
                    "publication_name": {
                        "ja": "高速信号処理応用技術学会誌"
                    },
                    "volume": "l.3",
                    "number": "3",
                    "starting_page": "8",
                    "ending_page": "14",
                    "languages": [
                        "jpn"
                    ],
                    "referee": false,
                    "invited": false,
                    "rm:is_open_access": false,
                    "identifiers": {
                        "cinii_na_id": [
                            "40005401191"
                        ]
                    },
                    "see_also": [
                        {
                            "label": "cinii_articles",
                            "@id": "http://ci.nii.ac.jp/naid/40005401191",
                            "is_downloadable": false
                        },
                        {
                            "label": "url",
                            "@id": "http://id.ndl.go.jp/bib/5892155",
                            "is_downloadable": false
                        }
                    ]
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/presentations",
            "@type": "presentations",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 71,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124379",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124379",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "計算順序決定法の改良とDSPコンパイラへの応用($\\mu$PD7720, $\\mu$PD7725, TMS32010, TMS32020)"
                    },
                    "event": {
                        "ja": "回路とシステム研究会"
                    },
                    "publication_date": "2009",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124380",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124380",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "柔軟なシステム設計のためのシミュレーション環境MICSの動作速度の評価"
                    },
                    "event": {
                        "ja": "電子情報通信学会２００７年総合大会"
                    },
                    "publication_date": "2007",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124384",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124384",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "確率モデルにもとづく細粒度自動並列化コンパイラの検討"
                    },
                    "event": {
                        "ja": "電子情報通信学会２００６年ソサイエティ大会"
                    },
                    "publication_date": "2006",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124383",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124383",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "コンパイラにおける複数のコード最適化方法の統合に関する一考察"
                    },
                    "event": {
                        "ja": "電子情報通信学会 回路とシステム研究会"
                    },
                    "publication_date": "2006",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124382",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124382",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "マルチプロセッサ用の信号処理アルゴリズム向け最適化コンパイラの研究"
                    },
                    "event": {
                        "ja": "電子情報通信学会２００６年ソサイエティ大会"
                    },
                    "publication_date": "2006",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124381",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124381",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "動的再構成可能プロセッサのためのコンテキスト自動抽出とプログラムの等価変換による改善の検討"
                    },
                    "event": {
                        "ja": "電子情報通信学会２００６年ソサイエティ大会，A-3-4"
                    },
                    "publication_date": "2006",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124432",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124432",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "en": "A technique to analyze bus architecture driven by data stream"
                    },
                    "event": {
                        "en": "電子情報通信学会回路とシステム研究会"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124431",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124431",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "en": "Techniques for Analysis and Parallelization of Program by Use Of 3-D Representation Space"
                    },
                    "event": {
                        "en": "2005年並列／分散／協調処理に関する 『武雄』サマー・ワークショップ（SWoPP武雄2005）"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124391",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124391",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "コンパイラにおける複数最適化方法の統合技術に関する一考察"
                    },
                    "event": {
                        "ja": "電子情報通信学会回路とシステム研究会"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124390",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124390",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "データドリブンに基づくバス解析の一手法"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124389",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124389",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "ディジタルロックインアンプの実現に関する一考察"
                    },
                    "event": {
                        "ja": "電子情報通信学会回路とシステム研究会"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124388",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124388",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "コンパイラによる複数最適化方法の統合に関する一考察"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124387",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124387",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "Techniques for Analysis and Parallelization of Program by Use Of 3-D Representation Space"
                    },
                    "event": {
                        "ja": "2005年並列／分散／協調処理に関する 『武雄』サマー・ワークショップ（SWoPP武雄2005）"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124386",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124386",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "三次元表現空間によるモジュール横断最適化コンパイラの実現ための一手法"
                    },
                    "event": {
                        "ja": "第7回 組込みシステム技術に関するサマーワークショップ （SWEST7）"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "presentation_type": "poster_presentation",
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124385",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124385",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "マルチVLIWプロセッサ向け高効率コード自動生成についての研究"
                    },
                    "event": {
                        "ja": "STARCシンポジウム2005"
                    },
                    "publication_date": "2005",
                    "invited": false,
                    "presentation_type": "poster_presentation",
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124433",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124433",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "en": "Memory Allocation Method for Indirect Addressing DSPs with ±2n Auto-modification Operations"
                    },
                    "publication_date": "2003",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124392",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124392",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "Memory Allocation Method for Indirect Addressing DSPs with ±2n Auto-modification Operations"
                    },
                    "publication_date": "2003",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124434",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124434",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "en": "`Memory Allocation Method for Indirect Addressing with Index Register"
                    },
                    "event": {
                        "en": "Asia Pacific Conference on Circuits and Systems"
                    },
                    "publication_date": "2002",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124394",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124394",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "`Memory Allocation Method for Indirect Addressing with Index Register"
                    },
                    "event": {
                        "ja": "Asia Pacific Conference on Circuits and Systems"
                    },
                    "publication_date": "2002",
                    "invited": false,
                    "rm:is_open_access": false
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/presentations/10124393",
                    "@type": "presentations",
                    "@reverse": "https://api.researchmap.jp/read0008298/presentations",
                    "rm:id": "10124393",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "presentation_title": {
                        "ja": "インデックス修飾更新に有効なアドレ"
                    },
                    "event": {
                        "ja": "第17回ディジタル信号処理シンポジウム"
                    },
                    "publication_date": "2002",
                    "invited": false,
                    "rm:is_open_access": false
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/association_memberships",
            "@type": "association_memberships",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 2,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/association_memberships/10255771",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0008298/association_memberships",
                    "rm:id": "10255771",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "academic_society_name": {
                        "ja": "電子情報通信学会"
                    }
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/association_memberships/10255770",
                    "@type": "association_memberships",
                    "@reverse": "https://api.researchmap.jp/read0008298/association_memberships",
                    "rm:id": "10255770",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "academic_society_name": {
                        "ja": "IEEE",
                        "en": "IEEE"
                    }
                }
            ]
        },
        {
            "@id": "https://api.researchmap.jp/read0008298/research_projects",
            "@type": "research_projects",
            "@reverse": "https://api.researchmap.jp/read0008298",
            "total_items": 3,
            "items": [
                {
                    "@id": "https://api.researchmap.jp/read0008298/research_projects/13285075",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0008298/research_projects",
                    "rm:id": "13285075",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "research_project_title": {
                        "ja": "マルチプロセッサ向け高効率コード自動生成についての研究"
                    },
                    "from_date": "2002",
                    "to_date": "2004",
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/research_projects/13285077",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0008298/research_projects",
                    "rm:id": "13285077",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "research_project_title": {
                        "en": "Code Generation and Optimization Techniques for Digital Signal Processor Compilers"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                },
                {
                    "@id": "https://api.researchmap.jp/read0008298/research_projects/13285076",
                    "@type": "research_projects",
                    "@reverse": "https://api.researchmap.jp/read0008298/research_projects",
                    "rm:id": "13285076",
                    "rm:user_id": "1000015488",
                    "display": "disclosed",
                    "major_achievement": false,
                    "rm:creator_id": "client_id:9999999999",
                    "rm:creator_type": "institution",
                    "rm:created": "2019-05-14T17:40:42Z",
                    "rm:modifier_id": "client_id:9999999999",
                    "rm:modifier_type": "institution",
                    "rm:modified": "2019-05-14T17:40:42Z",
                    "research_project_title": {
                        "ja": "信号処理プロセッサ（DSP） コンパイラのためのコード生成及び最適化手法"
                    },
                    "overall_grant_amount": {
                        "indirect_cost": "0",
                        "total_cost": "0",
                        "direct_cost": "0"
                    },
                    "fund_type": "competitive_research_funding"
                }
            ]
        }
    ]
}