Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Multicycle_Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Multicycle_Datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Multicycle_Datapath"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : Multicycle_Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Register_File.v" into library work
Parsing module <Register_File>.
Analyzing Verilog file "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Memory_File.v" into library work
Parsing module <Memory_File>.
Analyzing Verilog file "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\General_Modules.v" into library work
Parsing module <input2_mux>.
Parsing module <input4_mux>.
Parsing module <FFwReset_en>.
Analyzing Verilog file "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Control_SM.v" into library work
Parsing module <Control_SM>.
Analyzing Verilog file "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" into library work
Parsing module <Multicycle_Datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 47: Port ALU_Opcode is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 72: Port WriteSelect is not connected to this instance
WARNING:HDLCompiler:327 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 96: Concatenation with unsized literal; will interpret as 32 bits

Elaborating module <Multicycle_Datapath>.

Elaborating module <Control_SM>.
WARNING:HDLCompiler:1127 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 51: Assignment to Instruction_Reg_Write ignored, since the identifier is never used

Elaborating module <FFwReset_en>.
WARNING:HDLCompiler:189 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 67: Size mismatch in connection of port <In>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <input2_mux>.
WARNING:HDLCompiler:189 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 70: Size mismatch in connection of port <Out>. Formal port size is 32-bit while actual signal size is 16-bit.

Elaborating module <Memory_File(BITSIZE=32,REGSIZE=16)>.
Reading initialization file \"memory.list\".
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:568 - "Unknown" Line 0: Constant value is truncated to fit in <32> bits.
WARNING:HDLCompiler:1670 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Memory_File.v" Line 54: Signal <memory_file> in initial block is partially initialized.
WARNING:HDLCompiler:189 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 72: Size mismatch in connection of port <ReadSelect1>. Formal port size is 4-bit while actual signal size is 16-bit.

Elaborating module <input2_mux(SIZE=5)>.

Elaborating module <Register_File>.

Elaborating module <input4_mux>.
WARNING:HDLCompiler:189 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 96: Size mismatch in connection of port <C_2>. Formal port size is 32-bit while actual signal size is 528-bit.

Elaborating module <ALU>.
WARNING:HDLCompiler:189 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 101: Size mismatch in connection of port <Select>. Formal port size is 1-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:552 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 72: Input port WriteSelect[3] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" Line 99: Input port Control[5] is not connected on this instance
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 47. All outputs of instance <control> of block <Control_SM> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 67. All outputs of instance <PC_reg> of block <FFwReset_en> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 70. All outputs of instance <Mem_in> of block <input2_mux> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 72. All outputs of instance <memory> of block <Memory_File> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 75. All outputs of instance <Mem_Data_Reg> of block <FFwReset_en> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 78. All outputs of instance <Instr_Reg> of block <FFwReset_en> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 81. All outputs of instance <Read_B_Select> of block <input2_mux> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 84. All outputs of instance <Write_Data> of block <input2_mux> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 87. All outputs of instance <reg_file> of block <Register_File> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 92. All outputs of instance <Read_A> of block <FFwReset_en> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 93. All outputs of instance <Read_B> of block <FFwReset_en> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 95. All outputs of instance <ALU_A_select> of block <input2_mux> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 96. All outputs of instance <ALU_B_select> of block <input4_mux> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 99. All outputs of instance <alu> of block <ALU> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 101. All outputs of instance <Next_PC_select> of block <input2_mux> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 103. All outputs of instance <ALU_reg> of block <FFwReset_en> are unconnected in block <Multicycle_Datapath>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Multicycle_Datapath>.
    Related source file is "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v".
WARNING:Xst:2898 - Port 'WriteSelect', unconnected in block instance 'memory', is tied to GND.
WARNING:Xst:2898 - Port 'Control', unconnected in block instance 'alu', is tied to GND.
INFO:Xst:3210 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 47: Output port <ALU_Opcode> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\Yoshi\Documents\Dropbox\SchoolWork\Boston\EC551\Lab3\Multicycle_Datapath.v" line 47: Output port <Instruction_Reg_Write> of the instance <control> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Multicycle_Datapath> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\Programs\Xilinx\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\Programs\Xilinx\14.7\ISE_DS\ISE\.
