#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018ccb0a8930 .scope module, "UART_TX" "UART_TX" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
o0000018ccb0c1fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ccb0a3c20_0 .net "CLK", 0 0, o0000018ccb0c1fa8;  0 drivers
o0000018ccb0c2008 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ccb0a3cc0_0 .net "Data_valid", 0 0, o0000018ccb0c2008;  0 drivers
o0000018ccb0c2068 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ccb0a3ea0_0 .net "PAR_EN", 0 0, o0000018ccb0c2068;  0 drivers
o0000018ccb0c2488 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ccb0a3040_0 .net "PAR_TYP", 0 0, o0000018ccb0c2488;  0 drivers
o0000018ccb0c24b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000018ccb0a30e0_0 .net "P_DATA", 7 0, o0000018ccb0c24b8;  0 drivers
o0000018ccb0c2098 .functor BUFZ 1, C4<z>; HiZ drive
v0000018ccb0a3220_0 .net "RST", 0 0, o0000018ccb0c2098;  0 drivers
v0000018ccb0a32c0_0 .net "TX_OUT", 0 0, v0000018ccb0a39a0_0;  1 drivers
v0000018ccb10fbf0_0 .net "busy", 0 0, v0000018ccb0b93d0_0;  1 drivers
v0000018ccb110410_0 .net "mux_sel_internal", 1 0, v0000018ccb0b9470_0;  1 drivers
v0000018ccb110370_0 .net "par_bit_internal", 0 0, v0000018ccb0a34a0_0;  1 drivers
v0000018ccb110550_0 .net "ser_data_internal", 0 0, v0000018ccb0a3a40_0;  1 drivers
v0000018ccb10ffb0_0 .net "ser_done_internal", 0 0, v0000018ccb0a3ae0_0;  1 drivers
v0000018ccb10f970_0 .net "ser_en_internal", 0 0, v0000018ccb0b95b0_0;  1 drivers
S_0000018ccb0a8ac0 .scope module, "FSM1" "FSM" 2 46, 3 2 0, S_0000018ccb0a8930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_0000018ccb095630 .param/l "Idle" 1 3 22, C4<00001>;
P_0000018ccb095668 .param/l "Parity_Bit" 1 3 25, C4<01000>;
P_0000018ccb0956a0 .param/l "Send_data" 1 3 24, C4<00100>;
P_0000018ccb0956d8 .param/l "Start_bit" 1 3 23, C4<00010>;
P_0000018ccb095710 .param/l "Stop_bit" 1 3 26, C4<10000>;
v0000018ccb073340_0 .net "CLK", 0 0, o0000018ccb0c1fa8;  alias, 0 drivers
v0000018ccb0a8c50_0 .var "Current_state", 4 0;
v0000018ccb0a8cf0_0 .net "Data_valid", 0 0, o0000018ccb0c2008;  alias, 0 drivers
v0000018ccb0b91f0_0 .var "Next_state", 4 0;
v0000018ccb0b9290_0 .net "PAR_EN", 0 0, o0000018ccb0c2068;  alias, 0 drivers
v0000018ccb0b9330_0 .net "RST", 0 0, o0000018ccb0c2098;  alias, 0 drivers
v0000018ccb0b93d0_0 .var "busy", 0 0;
v0000018ccb0b9470_0 .var "mux_sel", 1 0;
v0000018ccb0b9510_0 .net "ser_done", 0 0, v0000018ccb0a3ae0_0;  alias, 1 drivers
v0000018ccb0b95b0_0 .var "ser_en", 0 0;
E_0000018ccb099050 .event anyedge, v0000018ccb0a8c50_0;
E_0000018ccb0987d0 .event anyedge, v0000018ccb0a8c50_0, v0000018ccb0a8cf0_0, v0000018ccb0b9510_0, v0000018ccb0b9290_0;
E_0000018ccb098850/0 .event negedge, v0000018ccb0b9330_0;
E_0000018ccb098850/1 .event posedge, v0000018ccb073340_0;
E_0000018ccb098850 .event/or E_0000018ccb098850/0, E_0000018ccb098850/1;
S_0000018ccb0abc00 .scope module, "M1" "MUX" 2 59, 4 1 0, S_0000018ccb0a8930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "mux_sel";
    .port_info 1 /INPUT 1 "ser_data";
    .port_info 2 /INPUT 1 "par_bit";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "MUX_OUT";
v0000018ccb0abd90_0 .net "CLK", 0 0, o0000018ccb0c1fa8;  alias, 0 drivers
v0000018ccb0a39a0_0 .var "MUX_OUT", 0 0;
v0000018ccb0a3e00_0 .net "mux_sel", 1 0, v0000018ccb0b9470_0;  alias, 1 drivers
v0000018ccb0a2fa0_0 .net "par_bit", 0 0, v0000018ccb0a34a0_0;  alias, 1 drivers
v0000018ccb0a3360_0 .net "ser_data", 0 0, v0000018ccb0a3a40_0;  alias, 1 drivers
E_0000018ccb098910 .event anyedge, v0000018ccb0b9470_0, v0000018ccb0a3360_0, v0000018ccb0a2fa0_0;
S_0000018ccb0abe30 .scope module, "P1" "parity_calc" 2 38, 5 1 0, S_0000018ccb0a8930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /OUTPUT 1 "par_bit";
v0000018ccb0a3400_0 .net "Data_valid", 0 0, o0000018ccb0c2008;  alias, 0 drivers
v0000018ccb0a3720_0 .net "PAR_TYP", 0 0, o0000018ccb0c2488;  alias, 0 drivers
v0000018ccb0a3900_0 .net "P_DATA", 7 0, o0000018ccb0c24b8;  alias, 0 drivers
v0000018ccb0a3180_0 .net "P_flag", 0 0, L_0000018ccb110a50;  1 drivers
v0000018ccb0a34a0_0 .var "par_bit", 0 0;
E_0000018ccb098a90 .event anyedge, v0000018ccb0a3720_0, v0000018ccb0a3180_0;
L_0000018ccb110a50 .reduce/xor o0000018ccb0c24b8;
S_0000018ccb072b70 .scope module, "S1" "serializer" 2 28, 6 1 0, S_0000018ccb0a8930;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v0000018ccb0a35e0_0 .net "CLK", 0 0, o0000018ccb0c1fa8;  alias, 0 drivers
v0000018ccb0a3d60_0 .net "P_DATA", 7 0, o0000018ccb0c24b8;  alias, 0 drivers
v0000018ccb0a3680_0 .net "RST", 0 0, o0000018ccb0c2098;  alias, 0 drivers
v0000018ccb0a3540_0 .var "counter", 3 0;
v0000018ccb0a37c0_0 .var "internal_reg", 7 0;
v0000018ccb0a3860_0 .var "ready", 0 0;
v0000018ccb0a3a40_0 .var "ser_data", 0 0;
v0000018ccb0a3ae0_0 .var "ser_done", 0 0;
v0000018ccb0a3b80_0 .net "ser_en", 0 0, v0000018ccb0b95b0_0;  alias, 1 drivers
    .scope S_0000018ccb072b70;
T_0 ;
    %wait E_0000018ccb098850;
    %load/vec4 v0000018ccb0a3680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ccb0a3a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ccb0a3ae0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000018ccb0a37c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ccb0a3540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ccb0a3860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018ccb0a3860_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000018ccb0a3b80_0;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018ccb0a3540_0, 0;
    %load/vec4 v0000018ccb0a3d60_0;
    %assign/vec4 v0000018ccb0a37c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ccb0a3860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ccb0a3ae0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018ccb0a3860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0000018ccb0a3540_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %load/vec4 v0000018ccb0a37c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000018ccb0a3a40_0, 0;
    %load/vec4 v0000018ccb0a37c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000018ccb0a37c0_0, 0;
    %load/vec4 v0000018ccb0a3540_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018ccb0a3540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ccb0a3ae0_0, 0;
T_0.7 ;
    %load/vec4 v0000018ccb0a3540_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018ccb0a3ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018ccb0a3860_0, 0;
    %load/vec4 v0000018ccb0a3540_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000018ccb0a3540_0, 0;
T_0.9 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018ccb0abe30;
T_1 ;
    %wait E_0000018ccb098a90;
    %load/vec4 v0000018ccb0a3720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018ccb0a3180_0;
    %nor/r;
    %store/vec4 v0000018ccb0a34a0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018ccb0a3180_0;
    %store/vec4 v0000018ccb0a34a0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018ccb0a8ac0;
T_2 ;
    %wait E_0000018ccb098850;
    %load/vec4 v0000018ccb0b9330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000018ccb0a8c50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018ccb0b91f0_0;
    %assign/vec4 v0000018ccb0a8c50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018ccb0a8ac0;
T_3 ;
    %wait E_0000018ccb0987d0;
    %load/vec4 v0000018ccb0a8c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000018ccb0a8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0000018ccb0b9510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %load/vec4 v0000018ccb0b9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000018ccb0b91f0_0, 0, 5;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018ccb0a8ac0;
T_4 ;
    %wait E_0000018ccb099050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %load/vec4 v0000018ccb0a8c50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ccb0b93d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018ccb0b9470_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0b95b0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018ccb0abc00;
T_5 ;
    %wait E_0000018ccb098910;
    %load/vec4 v0000018ccb0a3e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018ccb0a39a0_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018ccb0a39a0_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000018ccb0a3360_0;
    %store/vec4 v0000018ccb0a39a0_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0000018ccb0a2fa0_0;
    %store/vec4 v0000018ccb0a39a0_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "UART_TX.v";
    "./FSM.v";
    "./MUX.v";
    "./parity_calc.v";
    "./serializer.v";
