Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Apr 12 20:04:20 2025
| Host         : jonas-ThinkPad-X13-Yoga-Gen-4 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sensor_actuator_emulator_wrapper_timing_summary_routed.rpt -rpx sensor_actuator_emulator_wrapper_timing_summary_routed.rpx
| Design       : sensor_actuator_emulator_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[0]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[1]/C (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[2]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[3]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[5]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[7]/C (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg22_reg[0]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[0]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[1]/C (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[2]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[3]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[5]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg21_reg[7]/C (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/myReg22_reg[0]/C (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[0]/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[1]/C (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[2]/C (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[3]/C (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[4]/C (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[5]/C (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[6]/C (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg21_reg[7]/C (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_myReg22_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.552        0.000                      0                12794        0.018        0.000                      0                12778        3.750        0.000                       0                  5077  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.552        0.000                      0                11055        0.018        0.000                      0                11039        3.750        0.000                       0                  5077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.055        0.000                      0                 1739        0.361        0.000                      0                 1739  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.783ns (31.225%)  route 6.130ns (68.775%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.883     5.304    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s00_axi_aresetn
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.124     5.428 f  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_LDC_i_4__0/O
                         net (fo=4, routed)           0.604     6.032    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_LDC_i_4__0_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.569     6.725    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/myReg21_reg[5]_0
    SLICE_X26Y0          LDCE (SetClr_ldce_CLR_Q)     0.885     7.610 f  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC/Q
                         net (fo=2, routed)           0.516     8.126    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_n_0
    SLICE_X25Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.250 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[6]_P_i_1__2/O
                         net (fo=5, routed)           1.024     9.274    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[5]
    SLICE_X25Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.398 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.746    10.144    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X23Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.777 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.090 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[3]
                         net (fo=1, routed)           0.788    11.878    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][7]
    SLICE_X28Y18         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.489    12.681    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X28Y18         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/C
                         clock pessimism              0.130    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X28Y18         FDCE (Setup_fdce_C_D)       -0.227    12.430    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.430    
                         arrival time                         -11.878    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.843ns  (logic 2.804ns (31.710%)  route 6.039ns (68.290%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.883     5.304    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s00_axi_aresetn
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.124     5.428 f  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_LDC_i_4__0/O
                         net (fo=4, routed)           0.604     6.032    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_LDC_i_4__0_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.569     6.725    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/myReg21_reg[5]_0
    SLICE_X26Y0          LDCE (SetClr_ldce_CLR_Q)     0.885     7.610 f  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC/Q
                         net (fo=2, routed)           0.516     8.126    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_n_0
    SLICE_X25Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.250 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[6]_P_i_1__2/O
                         net (fo=5, routed)           1.024     9.274    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[5]
    SLICE_X25Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.398 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.746    10.144    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X23Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.777 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.111 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.697    11.808    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][5]
    SLICE_X26Y13         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.494    12.686    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X26Y13         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X26Y13         FDCE (Setup_fdce_C_D)       -0.240    12.422    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 2.709ns (31.053%)  route 6.015ns (68.947%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.883     5.304    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s00_axi_aresetn
    SLICE_X31Y3          LUT5 (Prop_lut5_I3_O)        0.124     5.428 f  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_LDC_i_4__0/O
                         net (fo=4, routed)           0.604     6.032    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[5]_LDC_i_4__0_n_0
    SLICE_X26Y4          LUT6 (Prop_lut6_I4_O)        0.124     6.156 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.569     6.725    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/myReg21_reg[5]_0
    SLICE_X26Y0          LDCE (SetClr_ldce_CLR_Q)     0.885     7.610 f  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC/Q
                         net (fo=2, routed)           0.516     8.126    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_n_0
    SLICE_X25Y0          LUT3 (Prop_lut3_I1_O)        0.124     8.250 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[6]_P_i_1__2/O
                         net (fo=5, routed)           1.024     9.274    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[5]
    SLICE_X25Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.398 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.746    10.144    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X23Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.777 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.777    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.016 r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[2]
                         net (fo=1, routed)           0.673    11.689    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][6]
    SLICE_X26Y13         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.494    12.686    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X26Y13         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]/C
                         clock pessimism              0.130    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X26Y13         FDCE (Setup_fdce_C_D)       -0.270    12.392    sensor_actuator_emulator_i/imu_sensor_1/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[5]
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 1.450ns (17.743%)  route 6.722ns (82.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.765     3.073    sensor_actuator_emulator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=41, routed)          6.722    11.245    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[5]
    XADC_X0Y0            XADC                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.474    12.666    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[5])
                                                     -0.648    11.980    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.667ns  (logic 2.773ns (31.996%)  route 5.894ns (68.004%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.750     5.171    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s00_axi_aresetn
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.295 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/ay_l_pre_noise_o[7]_i_2/O
                         net (fo=97, routed)          0.689     5.983    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_tick_reg[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.107 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.534     6.641    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_myReg21_reg[5]_0
    SLICE_X37Y45         LDCE (SetClr_ldce_CLR_Q)     0.885     7.526 f  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC/Q
                         net (fo=2, routed)           0.599     8.125    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.249 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[6]_P_i_1__2/O
                         net (fo=5, routed)           1.118     9.367    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[5]
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.870    10.361    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X32Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.982 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.982    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.297 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[3]
                         net (fo=1, routed)           0.335    11.632    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][7]
    SLICE_X32Y40         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.498    12.690    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X32Y40         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)       -0.213    12.453    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 2.781ns (32.057%)  route 5.894ns (67.943%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.750     5.171    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s00_axi_aresetn
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.295 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/ay_l_pre_noise_o[7]_i_2/O
                         net (fo=97, routed)          0.689     5.983    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_tick_reg[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.107 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.534     6.641    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_myReg21_reg[5]_0
    SLICE_X37Y45         LDCE (SetClr_ldce_CLR_Q)     0.885     7.526 f  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC/Q
                         net (fo=2, routed)           0.599     8.125    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.249 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[6]_P_i_1__2/O
                         net (fo=5, routed)           1.118     9.367    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[5]
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.870    10.361    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X32Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.982 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.982    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.305 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[1]
                         net (fo=1, routed)           0.335    11.640    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][5]
    SLICE_X32Y40         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.498    12.690    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X32Y40         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X32Y40         FDCE (Setup_fdce_C_D)       -0.195    12.471    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[5]
  -------------------------------------------------------------------
                         required time                         12.471    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[0]
                            (rising edge-triggered cell XADC clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 1.450ns (18.027%)  route 6.593ns (81.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.765     3.073    sensor_actuator_emulator_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=49, routed)          6.593    11.116    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_wdata[0]
    XADC_X0Y0            XADC                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.474    12.666    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    XADC_X0Y0            XADC                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DI[0])
                                                     -0.648    11.980    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.592ns  (logic 2.697ns (31.390%)  route 5.895ns (68.610%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.750     5.171    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s00_axi_aresetn
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.295 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/ay_l_pre_noise_o[7]_i_2/O
                         net (fo=97, routed)          0.689     5.983    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/s_tick_reg[0]
    SLICE_X36Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.107 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_spi.u_imu_sensor_spiSlave/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.534     6.641    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_myReg21_reg[5]_0
    SLICE_X37Y45         LDCE (SetClr_ldce_CLR_Q)     0.885     7.526 f  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC/Q
                         net (fo=2, routed)           0.599     8.125    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_n_0
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.249 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[6]_P_i_1__2/O
                         net (fo=5, routed)           1.118     9.367    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[5]
    SLICE_X33Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.491 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.870    10.361    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X32Y40         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.982 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.982    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.221 r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[2]
                         net (fo=1, routed)           0.336    11.557    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][6]
    SLICE_X33Y43         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.500    12.692    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X33Y43         FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X33Y43         FDCE (Setup_fdce_C_D)       -0.224    12.444    sensor_actuator_emulator_i/imu_sensor_2/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[6]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 2.783ns (32.297%)  route 5.834ns (67.703%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.860     5.281    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s00_axi_aresetn
    SLICE_X5Y1           LUT6 (Prop_lut6_I2_O)        0.124     5.405 f  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_4/O
                         net (fo=8, routed)           0.698     6.104    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s_shift_reg_reg[0]_LDC_i_4_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I2_O)        0.124     6.228 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.399     6.627    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/myReg21_reg[1]_1
    SLICE_X7Y0           LDCE (SetClr_ldce_CLR_Q)     0.885     7.512 f  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[0]_LDC/Q
                         net (fo=1, routed)           0.476     7.988    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg_reg[0]_LDC_n_0
    SLICE_X8Y1           LUT3 (Prop_lut3_I1_O)        0.124     8.112 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_shift_reg[1]_C_i_1__2/O
                         net (fo=5, routed)           0.901     9.013    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/s_pn_regs[3]_3[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.124     9.137 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr/_inferred__0_carry_i_1__2/O
                         net (fo=5, routed)           0.767     9.904    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/s_shift_reg_reg[0]_P
    SLICE_X9Y8           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    10.537 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.537    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.850 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[3]
                         net (fo=1, routed)           0.732    11.582    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gx_l_pre_noise_o_reg[5][7]
    SLICE_X5Y12          FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.547    12.740    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X5Y12          FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]/C
                         clock pessimism              0.230    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X5Y12          FDCE (Setup_fdce_C_D)       -0.263    12.553    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/gyro_xout_l_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/accel_xout_l_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.571ns  (logic 2.786ns (32.505%)  route 5.785ns (67.495%))
  Logic Levels:           7  (CARRY4=2 LDCE=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 f  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         1.237     4.658    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s00_axi_aresetn
    SLICE_X9Y12          LUT2 (Prop_lut2_I1_O)        0.124     4.782 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/ay_l_pre_noise_o[7]_i_2/O
                         net (fo=97, routed)          1.170     5.952    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/accel_zout_h_o_reg[3]
    SLICE_X3Y0           LUT6 (Prop_lut6_I0_O)        0.124     6.076 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.341     6.417    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/myReg21_reg[0]_0
    SLICE_X4Y0           LDCE (SetClr_ldce_CLR_Q)     0.898     7.315 f  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[0]_LDC/Q
                         net (fo=1, routed)           0.521     7.836    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg_reg[0]_LDC_n_0
    SLICE_X4Y0           LUT3 (Prop_lut3_I1_O)        0.124     7.960 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_shift_reg[1]_C_i_1/O
                         net (fo=5, routed)           0.925     8.885    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/s_pn_regs[0]_0[0]
    SLICE_X5Y10          LUT6 (Prop_lut6_I3_O)        0.124     9.009 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr/_inferred__0_carry_i_1/O
                         net (fo=5, routed)           0.768     9.777    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply/s_shift_reg_reg[5]_P
    SLICE_X4Y9           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621    10.398 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply/_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.398    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply/_inferred__0_carry_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.713 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply/_inferred__0_carry__0/O[3]
                         net (fo=1, routed)           0.823    11.536    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/ax_l_pre_noise_o_reg[5][7]
    SLICE_X4Y16          FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/accel_xout_l_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.544    12.736    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/s00_axi_aclk
    SLICE_X4Y16          FDCE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/accel_xout_l_o_reg[7]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X4Y16          FDCE (Setup_fdce_C_D)       -0.211    12.602    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_imu_reg_bank/accel_xout_l_o_reg[7]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.664%)  route 0.221ns (54.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.584     0.925    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.221     1.287    sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.045     1.332 r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.332    sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X4Y45          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.853     1.223    sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y45          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.120     1.314    sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/txer_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.184%)  route 0.238ns (62.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.550     0.891    sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X23Y22         FDRE                                         r  sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/txer_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/txer_edge_reg/Q
                         net (fo=2, routed)           0.238     1.270    sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/al_i_reg[3]
    SLICE_X19Y24         FDRE                                         r  sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.815     1.185    sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X19Y24         FDRE                                         r  sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
                         clock pessimism             -0.034     1.151    
    SLICE_X19Y24         FDRE (Hold_fdre_C_D)         0.075     1.226    sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_14/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_15/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.649%)  route 0.179ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.560     0.901    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/s00_axi_aclk
    SLICE_X21Y3          FDSE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y3          FDSE (Prop_fdse_C_Q)         0.128     1.029 r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_14/Q
                         net (fo=1, routed)           0.179     1.208    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_14_n_0
    SLICE_X22Y4          FDSE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.828     1.198    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/s00_axi_aclk
    SLICE_X22Y4          FDSE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_15/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y4          FDSE (Hold_fdse_C_D)        -0.007     1.157    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/sclDelayed_reg_s_15
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.565%)  route 0.255ns (64.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.562     0.903    sensor_actuator_emulator_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X17Y51         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[15]/Q
                         net (fo=1, routed)           0.255     1.299    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0][16]
    SLICE_X18Y45         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.831     1.201    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.075     1.247    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.817%)  route 0.210ns (48.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.562     0.903    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/Q
                         net (fo=4, routed)           0.210     1.241    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_19_in
    SLICE_X15Y48         LUT5 (Prop_lut5_I2_O)        0.098     1.339 r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/dummy_local_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000     1.339    sensor_actuator_emulator_i/xadc_wiz_0/U0/dummy_local_reg_rdack0
    SLICE_X15Y48         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.832     1.202    sensor_actuator_emulator_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X15Y48         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.107     1.280    sensor_actuator_emulator_i/xadc_wiz_0/U0/dummy_local_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.189ns (43.040%)  route 0.250ns (56.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.562     0.903    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/Q
                         net (fo=4, routed)           0.250     1.294    sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_15_in
    SLICE_X15Y49         LUT5 (Prop_lut5_I2_O)        0.048     1.342 r  sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_d1_i_1/O
                         net (fo=1, routed)           0.000     1.342    sensor_actuator_emulator_i/xadc_wiz_0/U0/dummy_bus2ip_wrce_intr
    SLICE_X15Y49         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.832     1.202    sensor_actuator_emulator_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X15Y49         FDRE                                         r  sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_d1_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.107     1.280    sensor_actuator_emulator_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.563     0.904    sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y37          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.067 r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.115     1.183    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X6Y37          SRLC32E                                      r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.830     1.200    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y37          SRLC32E                                      r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.938    
    SLICE_X6Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.187ns (42.545%)  route 0.253ns (57.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.584     0.925    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y50          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.253     1.318    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.364 r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.364    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i[3]_i_1__1_n_0
    SLICE_X5Y49          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.854     1.224    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    sensor_actuator_emulator_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.188ns (40.998%)  route 0.271ns (59.002%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.553     0.894    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X22Y18         FDCE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/Q
                         net (fo=21, routed)          0.271     1.305    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRB3
    SLICE_X20Y18         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.047     1.352 r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.000     1.352    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15_n_3
    SLICE_X20Y18         FDCE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.821     1.191    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X20Y18         FDCE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         FDCE (Hold_fdce_C_D)         0.131     1.288    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.187ns (40.780%)  route 0.272ns (59.220%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.553     0.894    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ext_spi_clk
    SLICE_X22Y18         FDCE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[3]/Q
                         net (fo=21, routed)          0.272     1.306    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRA3
    SLICE_X20Y18         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.046     1.352 r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.000     1.352    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15_n_1
    SLICE_X20Y18         FDCE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.821     1.191    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/ext_spi_clk
    SLICE_X20Y18         FDCE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X20Y18         FDCE (Hold_fdce_C_D)         0.131     1.288    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0      sensor_actuator_emulator_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y25   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y25   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y26   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/ackDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y27   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X28Y26   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/earlyAckDataState_d1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X27Y25   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/firstDynStartSeen_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y27   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y27   sensor_actuator_emulator_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y16   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y16   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y17   sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.423ns  (logic 0.580ns (9.030%)  route 5.843ns (90.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         5.211     8.632    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/s00_axi_aresetn
    SLICE_X1Y20          LUT6 (Prop_lut6_I1_O)        0.124     8.756 f  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/gen_i2c.u_imu_sensor_i2cSlave/u_imu_sensor_i2cregisterinterface/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.632     9.388    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/myReg21_reg[5]
    SLICE_X1Y22          FDPE                                         f  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.533    12.726    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s00_axi_aclk
    SLICE_X1Y22          FDPE                                         r  sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_P/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X1Y22          FDPE (Recov_fdpe_C_PRE)     -0.359    12.443    sensor_actuator_emulator_i/imu_sensor_0/U0/imu_sensor_v1_0_S00_AXI_inst/i_imu_sensor_imu_sensor/u_imu_sensor_imu_core/i_imu_sensor_pn_gen/GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr/s_shift_reg_reg[5]_P
  -------------------------------------------------------------------
                         required time                         12.443    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X13Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X13Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[16]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[16]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X13Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X13Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[17]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[17]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X13Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X13Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[18]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[18]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X13Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X13Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[19]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    12.363    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_lo_reg[19]
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X12Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X12Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[16]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[16]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X12Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X12Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[17]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[17]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X12Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X12Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[18]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[18]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 0.580ns (9.206%)  route 5.720ns (90.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.242     9.265    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X12Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.499    12.691    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X12Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[19]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    12.449    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_cnt_hi_reg[19]
  -------------------------------------------------------------------
                         required time                         12.449    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/pulse_cnt_lo_o_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 0.580ns (9.363%)  route 5.615ns (90.637%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.657     2.965    sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X17Y22         FDRE                                         r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDRE (Prop_fdre_C_Q)         0.456     3.421 r  sensor_actuator_emulator_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=332, routed)         2.478     5.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aresetn
    SLICE_X24Y35         LUT1 (Prop_lut1_I0_O)        0.124     6.023 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s_hall_signal_i_2/O
                         net (fo=268, routed)         3.137     9.160    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/clear
    SLICE_X14Y28         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/pulse_cnt_lo_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.489    12.681    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/s00_axi_aclk
    SLICE_X14Y28         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/pulse_cnt_lo_o_reg[0]/C
                         clock pessimism              0.230    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X14Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.353    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/pwm_analyzer_inst/pulse_cnt_lo_o_reg[0]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.566%)  route 0.337ns (64.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y33         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=4, routed)           0.206     1.245    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[18]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.290 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.421    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_1_n_0
    SLICE_X23Y32         FDPE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.820     1.190    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X23Y32         FDPE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_P/C
                         clock pessimism             -0.034     1.156    
    SLICE_X23Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.061    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_P
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.139%)  route 0.375ns (66.861%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y33         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q
                         net (fo=4, routed)           0.256     1.296    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[17]
    SLICE_X23Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.341 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.119     1.460    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_LDC_i_2_n_0
    SLICE_X23Y34         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.822     1.192    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X23Y34         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_C/C
                         clock pessimism             -0.034     1.158    
    SLICE_X23Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.066    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[17]_C
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.435%)  route 0.381ns (64.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.556     0.896    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y31         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=4, routed)           0.253     1.313    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[11]
    SLICE_X25Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.358 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.128     1.486    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_LDC_i_2_n_0
    SLICE_X24Y30         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.818     1.188    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X24Y30         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_C/C
                         clock pessimism             -0.034     1.154    
    SLICE_X24Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[11]_C
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.094%)  route 0.191ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.554     0.895    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X15Y20         FDPE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.214    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X16Y20         FDPE                                         f  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.820     1.190    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X16Y20         FDPE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.928    
    SLICE_X16Y20         FDPE (Remov_fdpe_C_PRE)     -0.125     0.803    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.094%)  route 0.191ns (59.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.554     0.895    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X15Y20         FDPE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.023 f  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.214    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X16Y20         FDPE                                         f  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.820     1.190    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X16Y20         FDPE                                         r  sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.262     0.928    
    SLICE_X16Y20         FDPE (Remov_fdpe_C_PRE)     -0.125     0.803    sensor_actuator_emulator_i/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.246ns (42.511%)  route 0.333ns (57.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.556     0.896    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y31         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.148     1.044 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=4, routed)           0.108     1.153    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[8]
    SLICE_X19Y31         LUT2 (Prop_lut2_I0_O)        0.098     1.251 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.224     1.475    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_LDC_i_1_n_0
    SLICE_X22Y30         FDPE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.818     1.188    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X22Y30         FDPE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_P/C
                         clock pessimism             -0.034     1.154    
    SLICE_X22Y30         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.231%)  route 0.450ns (70.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y33         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=4, routed)           0.319     1.359    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[16]
    SLICE_X23Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.404 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.535    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_1_n_0
    SLICE_X23Y31         FDPE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.819     1.189    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X23Y31         FDPE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_P/C
                         clock pessimism             -0.034     1.155    
    SLICE_X23Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.060    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_P
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.828%)  route 0.459ns (71.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y33         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q
                         net (fo=4, routed)           0.292     1.331    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[18]
    SLICE_X23Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.376 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.167     1.544    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_LDC_i_2_n_0
    SLICE_X25Y32         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.820     1.190    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X25Y32         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_C/C
                         clock pessimism             -0.034     1.156    
    SLICE_X25Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[18]_C
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.226ns (34.429%)  route 0.430ns (65.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y33         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=4, routed)           0.295     1.321    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[23]
    SLICE_X23Y33         LUT2 (Prop_lut2_I0_O)        0.098     1.419 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.135     1.555    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_LDC_i_2_n_0
    SLICE_X22Y33         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.821     1.191    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X22Y33         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_C/C
                         clock pessimism             -0.034     1.157    
    SLICE_X22Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[23]_C
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.185ns (29.816%)  route 0.435ns (70.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.899    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y33         FDRE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=4, routed)           0.319     1.359    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/Q[16]
    SLICE_X23Y31         LUT2 (Prop_lut2_I0_O)        0.044     1.403 f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_2/O
                         net (fo=2, routed)           0.116     1.519    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_LDC_i_2_n_0
    SLICE_X24Y31         FDCE                                         f  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sensor_actuator_emulator_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sensor_actuator_emulator_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.819     1.189    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s00_axi_aclk
    SLICE_X24Y31         FDCE                                         r  sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_C/C
                         clock pessimism             -0.034     1.155    
    SLICE_X24Y31         FDCE (Remov_fdce_C_CLR)     -0.134     1.021    sensor_actuator_emulator_i/pwm_hall_0/U0/pwm_hall_v1_0_S00_AXI_inst/hall_sensor_inst/s_tickcounter_reg[16]_C
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.498    





