// Seed: 2996460915
module module_0 (
    input wor id_0,
    output wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    output tri1 id_7
);
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd94
) (
    output wire id_0,
    input tri id_1,
    input wor id_2,
    output wand id_3,
    output wire id_4,
    input tri1 _id_5[-1 : id_5],
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    output tri id_10,
    input tri0 id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    output uwire id_15,
    output wor id_16,
    input tri1 id_17,
    input tri0 id_18,
    output supply0 id_19
);
  assign id_10 = -1;
  wire id_21;
  module_0 modCall_1 (
      id_2,
      id_16,
      id_2,
      id_3,
      id_6,
      id_6,
      id_6,
      id_12
  );
  assign modCall_1.id_5 = 0;
  wire id_22;
endmodule
