module top_module(
    output one
);

    // Assign output to logic high
    assign one = 1'b1;

endmodule
