TimeQuest Timing Analyzer report for eth_sdram_dac
Sat Nov 22 16:39:12 2025
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_clk'
 14. Slow 1200mV 85C Model Setup: 'eth_rxc'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'eth_rxc'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rxc'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Output Enable Times
 31. Minimum Output Enable Times
 32. Output Disable Times
 33. Minimum Output Disable Times
 34. Slow 1200mV 85C Model Metastability Report
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'sys_clk'
 42. Slow 1200mV 0C Model Setup: 'eth_rxc'
 43. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'eth_rxc'
 45. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'sys_clk'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rxc'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Output Enable Times
 59. Minimum Output Enable Times
 60. Output Disable Times
 61. Minimum Output Disable Times
 62. Slow 1200mV 0C Model Metastability Report
 63. Fast 1200mV 0C Model Setup Summary
 64. Fast 1200mV 0C Model Hold Summary
 65. Fast 1200mV 0C Model Recovery Summary
 66. Fast 1200mV 0C Model Removal Summary
 67. Fast 1200mV 0C Model Minimum Pulse Width Summary
 68. Fast 1200mV 0C Model Setup: 'sys_clk'
 69. Fast 1200mV 0C Model Setup: 'eth_rxc'
 70. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Hold: 'sys_clk'
 72. Fast 1200mV 0C Model Hold: 'eth_rxc'
 73. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 74. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rxc'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 78. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Propagation Delay
 84. Minimum Propagation Delay
 85. Output Enable Times
 86. Minimum Output Enable Times
 87. Output Disable Times
 88. Minimum Output Disable Times
 89. Fast 1200mV 0C Model Metastability Report
 90. Multicorner Timing Analysis Summary
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Progagation Delay
 96. Minimum Progagation Delay
 97. Board Trace Model Assignments
 98. Input Transition Times
 99. Signal Integrity Metrics (Slow 1200mv 0c Model)
100. Signal Integrity Metrics (Slow 1200mv 85c Model)
101. Signal Integrity Metrics (Fast 1200mv 0c Model)
102. Setup Transfers
103. Hold Transfers
104. Recovery Transfers
105. Removal Transfers
106. Report TCCS
107. Report RSKM
108. Unconstrained Paths
109. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name      ; eth_sdram_dac                                       ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; eth_sdram_dac.sdc ; OK     ; Sat Nov 22 16:39:10 2025 ;
+-------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; eth_rxc             ; Base ; 8.000   ; 125.0 MHz ; 0.000 ; 4.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { eth_rxc }             ;
; sys_clk             ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 68.86 MHz  ; 68.86 MHz       ; altera_reserved_tck ;      ;
; 113.48 MHz ; 113.48 MHz      ; sys_clk             ;      ;
; 146.58 MHz ; 146.58 MHz      ; eth_rxc             ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; -0.086 ; -0.086        ;
; eth_rxc             ; 1.178  ; 0.000         ;
; altera_reserved_tck ; 42.739 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.422 ; 0.000         ;
; eth_rxc             ; 0.444 ; 0.000         ;
; altera_reserved_tck ; 0.453 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.919 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.128 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; eth_rxc             ; 3.624  ; 0.000              ;
; sys_clk             ; 9.493  ; 0.000              ;
; altera_reserved_tck ; 49.596 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.086 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.259     ; 2.848      ;
; 0.148  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.259     ; 2.614      ;
; 0.314  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.259     ; 2.448      ;
; 0.373  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.260     ; 2.388      ;
; 0.417  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.260     ; 2.344      ;
; 0.459  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.259     ; 2.303      ;
; 0.512  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.260     ; 2.249      ;
; 0.588  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.260     ; 2.173      ;
; 0.618  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.259     ; 2.144      ;
; 0.641  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.259     ; 2.121      ;
; 0.840  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.260     ; 1.921      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.188 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.752      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.364 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.576      ;
; 11.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.467      ;
; 11.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.466      ;
; 11.477 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.443      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.549 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.391      ;
; 11.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.391      ;
; 11.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.390      ;
; 11.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 8.362      ;
; 11.629 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.291      ;
; 11.630 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.290      ;
; 11.653 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.267      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.701 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.239      ;
; 11.733 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.187      ;
; 11.734 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.186      ;
; 11.757 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.163      ;
; 11.786 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 8.146      ;
; 11.787 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 8.145      ;
; 11.814 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.106      ;
; 11.815 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.105      ;
; 11.815 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 8.117      ;
; 11.838 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 8.082      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.867 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 8.073      ;
; 11.912 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 8.020      ;
; 11.913 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 8.019      ;
; 11.929 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.991      ;
; 11.930 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.990      ;
; 11.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.089     ; 7.991      ;
; 11.950 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 7.992      ;
; 11.953 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.967      ;
; 11.954 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.966      ;
; 11.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.965      ;
; 11.960 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 7.982      ;
; 11.961 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.079     ; 7.981      ;
; 11.966 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.954      ;
; 11.967 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.101     ; 7.953      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
; 11.968 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 7.972      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'eth_rxc'                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.178 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]           ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.100     ; 6.743      ;
; 1.346 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]           ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.100     ; 6.575      ;
; 1.397 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.102     ; 6.522      ;
; 1.397 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.102     ; 6.522      ;
; 1.402 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[2]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 6.038      ;
; 1.402 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[3]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 6.038      ;
; 1.402 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 6.038      ;
; 1.402 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[0]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 6.038      ;
; 1.402 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[1]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 6.038      ;
; 1.405 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.102     ; 6.514      ;
; 1.405 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.102     ; 6.514      ;
; 1.416 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[3]                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.088     ; 6.517      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.422 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.498      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.430 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.101     ; 6.490      ;
; 1.447 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]           ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.100     ; 6.474      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[7]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[9]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[2]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[10]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[31]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.478      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.482      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[7]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[9]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[2]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[10]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.460 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[31]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.091     ; 6.470      ;
; 1.464 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[2]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 5.976      ;
; 1.464 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[3]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 5.976      ;
; 1.464 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[4]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 5.976      ;
; 1.464 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[0]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 5.976      ;
; 1.464 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cnt[1]        ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.581     ; 5.976      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.078     ; 6.474      ;
; 1.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.079     ; 6.473      ;
+-------+-------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 7.323      ;
; 42.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 7.173      ;
; 42.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 7.133      ;
; 43.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 7.063      ;
; 43.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 7.048      ;
; 43.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 6.964      ;
; 43.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 6.878      ;
; 43.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 6.853      ;
; 43.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 6.817      ;
; 43.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 6.794      ;
; 43.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 6.747      ;
; 43.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 6.292      ;
; 43.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.039      ; 6.207      ;
; 44.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 5.687      ;
; 44.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.038      ; 5.151      ;
; 44.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 5.116      ;
; 46.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 3.880      ;
; 46.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 3.232      ;
; 46.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 3.159      ;
; 46.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 3.138      ;
; 46.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 3.087      ;
; 47.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.040      ; 2.822      ;
; 47.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 2.504      ;
; 48.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.042      ; 1.486      ;
; 94.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.335      ;
; 94.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.304      ;
; 94.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.242      ;
; 94.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 5.202      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.434      ;
; 94.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.287      ;
; 94.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.285      ;
; 94.670 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.956      ;
; 94.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.250      ;
; 94.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.245      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.234      ;
; 94.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.242      ;
; 94.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.240      ;
; 94.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.238      ;
; 94.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.229      ;
; 94.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.173      ;
; 94.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.171      ;
; 94.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.136      ;
; 94.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.131      ;
; 94.805 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.128      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.126      ;
; 94.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.124      ;
; 94.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.115      ;
; 94.835 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.791      ;
; 94.841 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.785      ;
; 94.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.395     ; 4.779      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.065      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.065      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.065      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.065      ;
; 94.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.065      ;
; 94.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.054      ;
; 94.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.052      ;
; 94.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.045      ;
; 94.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.041      ;
; 94.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.040      ;
; 94.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.038      ;
; 94.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.014      ;
; 94.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.014      ;
; 94.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.951      ;
; 94.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.951      ;
; 94.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.951      ;
; 94.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.951      ;
; 94.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.951      ;
; 94.993 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.940      ;
; 94.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.938      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
; 95.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.931      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.155      ;
; 0.422 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.155      ;
; 0.440 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.173      ;
; 0.451 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.184      ;
; 0.452 ; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                                                                    ; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.186      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                                              ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.188      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.190      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.476 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.209      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[1]                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.218      ;
; 0.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.779      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[3]                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.479      ; 1.221      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.784      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]                                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.786      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]                                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.793      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.795      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.777      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.777      ;
; 0.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; touch:u_touch|touch_key_d0                                                                                                                                                                                                                                                                                                                 ; touch:u_touch|touch_key_d1                                                                                                                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.805      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.794      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.818      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.796      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 1.176      ;
; 0.530 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.056      ; 0.798      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.400      ; 1.185      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.828      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.829      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.834      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.836      ;
; 0.545 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[10]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.838      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 1.198      ;
; 0.550 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; sys_clk      ; sys_clk     ; 0.000        ; 0.058      ; 0.820      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[8]                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.843      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.395      ; 1.199      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.400      ; 1.205      ;
; 0.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.644      ; 1.412      ;
; 0.559 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sys_clk      ; sys_clk     ; 0.000        ; 0.057      ; 0.828      ;
; 0.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[6]                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.853      ;
; 0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[3]                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.855      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'eth_rxc'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.444 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                                 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.102      ; 0.758      ;
; 0.452 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                             ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                          ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.746      ;
; 0.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.477      ; 1.192      ;
; 0.464 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                                 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.777      ;
; 0.499 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[7]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|rx_done_t                                                                                                                  ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_done                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[24]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[24]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[12]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[20]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_done                                                                                                                ; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|arp_rx_flag                                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[45]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[44]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[44]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[30]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.795      ;
; 0.506 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[7]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[23]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[5]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[13]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[22]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[30]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[20]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[4]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[17]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[25]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[4]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[12]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[2]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[2]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[8]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[14]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[2]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[10]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[13]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[21]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.803      ;
; 0.510 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[18]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[17]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[2]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[10]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[1]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.804      ;
; 0.516 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[39]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[47]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.810      ;
; 0.516 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[33]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[41]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[1]                                                                                                                 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_type                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.811      ;
; 0.517 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[30]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[38]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.811      ;
; 0.518 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[18]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[26]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.812      ;
; 0.519 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[30]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[38]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.813      ;
; 0.525 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[3]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[11]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[43]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[22]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[19]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[11]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[19]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[30]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[27]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[35]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.821      ;
; 0.527 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[19]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[27]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.821      ;
; 0.528 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[13]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[13]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.822      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.825      ;
; 0.533 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[0]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[8]                                                                                                                               ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.827      ;
; 0.534 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.827      ;
; 0.536 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.830      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.830      ;
; 0.540 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.834      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[8]                                               ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.841      ;
; 0.588 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.882      ;
; 0.589 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.883      ;
; 0.592 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[8]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.886      ;
; 0.600 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[10]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.894      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.918      ;
; 0.630 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[23]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.924      ;
; 0.632 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[8]                                                                                                                  ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.926      ;
; 0.632 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[40]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.926      ;
; 0.649 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[36]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[44]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[32]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[40]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.942      ;
; 0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.943      ;
; 0.650 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[10]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[18]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.944      ;
; 0.650 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[16]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.943      ;
; 0.651 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.944      ;
; 0.651 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                            ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.944      ;
; 0.653 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[21]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.947      ;
; 0.655 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[22]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.948      ;
; 0.655 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.081      ; 0.948      ;
; 0.656 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[7]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.950      ;
; 0.656 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.950      ;
; 0.657 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[23]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.951      ;
; 0.666 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.082      ; 0.960      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.784      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.804      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.804      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.826      ;
; 0.533 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.189      ;
; 0.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.828      ;
; 0.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.190      ;
; 0.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.830      ;
; 0.539 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.195      ;
; 0.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.833      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.835      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.839      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.555 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.211      ;
; 0.565 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.221      ;
; 0.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.225      ;
; 0.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.234      ;
; 0.592 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.248      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.041      ; 2.143      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.340      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.343      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.344      ;
; 95.598 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.342      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
; 95.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.343      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.421      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.884      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.884      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.884      ;
; 1.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.884      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.903      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.228      ;
; 1.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.230      ;
; 2.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.324      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 4.149      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
; 3.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.153      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'eth_rxc'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.624 ; 3.859        ; 0.235          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 3.624 ; 3.859        ; 0.235          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 3.626 ; 3.861        ; 0.235          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 3.708 ; 3.928        ; 0.220          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]                   ;
; 3.708 ; 3.928        ; 0.220          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]                   ;
; 3.709 ; 3.929        ; 0.220          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]                   ;
; 3.709 ; 3.929        ; 0.220          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]                   ;
; 3.709 ; 3.929        ; 0.220          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]                   ;
; 3.737 ; 3.895        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO              ;
; 3.737 ; 3.895        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO             ;
; 3.737 ; 3.895        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO             ;
; 3.737 ; 3.895        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO             ;
; 3.737 ; 3.895        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO             ;
; 3.737 ; 3.895        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO             ;
; 3.738 ; 3.896        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI              ;
; 3.738 ; 3.896        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI             ;
; 3.738 ; 3.896        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI             ;
; 3.738 ; 3.896        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI             ;
; 3.738 ; 3.896        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI             ;
; 3.738 ; 3.896        ; 0.158          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI             ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 3.760 ; 3.948        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[8]                                               ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[25]                                                                                                                            ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[26]                                                                                                                            ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[27]                                                                                                                            ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[28]                                                                                                                            ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[2]                                                                                                                             ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[30]                                                                                                                            ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[6]                                                                                                                             ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                         ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                                         ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[1]                                                                                                                                         ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[2]                                                                                                                                         ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[4]                                                                                                                                         ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[6]                                                                                                                                         ;
; 3.761 ; 3.949        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|data_valid                                                                                                                                          ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[10]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[11]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[16]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[17]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[18]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[19]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[39]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[40]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[41]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[42]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[43]                                                                                                                             ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[8]                                                                                                                              ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[9]                                                                                                                              ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41]                                                                                                                           ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                                            ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                                            ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                                            ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                         ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]                                                                                                                         ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][7]                                                                                                                         ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]                                                                                                                         ;
; 3.762 ; 3.950        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][3]                                                                                                                         ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[20]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[21]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[22]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[23]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[36]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[37]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[38]                                                                                                                             ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[15]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[21]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[23]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[28]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[31]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[39]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[46]                                                                                                                           ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[7]                                                                                                                            ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][1]                                                                                                                         ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][3]                                                                                                                         ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]                                                                                                                         ;
; 3.763 ; 3.951        ; 0.188          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]                                                                                                                         ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.493 ; 9.728        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.493 ; 9.728        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.495 ; 9.730        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 9.530 ; 9.765        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                   ;
; 9.530 ; 9.765        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_we_reg                                                                                                                         ;
; 9.532 ; 9.767        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ;
; 9.621 ; 9.809        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 9.621 ; 9.809        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 9.628 ; 9.816        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 9.628 ; 9.816        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                            ;
; 9.630 ; 9.818        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ;
; 9.630 ; 9.818        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ;
; 9.630 ; 9.818        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 9.630 ; 9.818        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 9.630 ; 9.818        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                            ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                            ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                            ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                            ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                            ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                     ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ;
; 9.655 ; 9.843        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]                                                                                                                                                      ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                       ;
; 9.659 ; 9.847        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                       ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                               ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 9.661 ; 9.849        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                         ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ;
; 9.662 ; 9.850        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ;
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_we_reg                                                                                                                                                                ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ;
; 9.667 ; 9.855        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                      ;
; 9.667 ; 9.855        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 9.667 ; 9.855        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 9.667 ; 9.855        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                            ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                                                                                                                                           ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                            ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                            ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                            ;
; 9.671 ; 9.859        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                            ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]                                                                                                                                                      ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                       ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                       ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 9.672 ; 9.860        ; 0.188          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                ;
; 49.664 ; 49.884       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                           ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                           ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                           ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                           ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                           ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                         ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                          ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                     ;
; 49.719 ; 49.907       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                     ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                             ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                             ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                             ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                 ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                 ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                               ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                        ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                              ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                         ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                          ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                      ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                ;
; 49.720 ; 49.908       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.685 ; 2.697 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.991 ; 6.936 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; 1.312 ; 1.279 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 1.254 ; 1.231 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 1.244 ; 1.220 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 1.237 ; 1.213 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 1.241 ; 1.216 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 1.254 ; 1.231 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; 1.223 ; 1.190 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 1.171 ; 1.148 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 1.156 ; 1.132 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 1.152 ; 1.128 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 1.156 ; 1.132 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 1.171 ; 1.148 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; 5.276 ; 5.447 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.813 ; 5.079 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.276 ; 5.447 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.097 ; 5.235 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.221 ; 5.385 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.657 ; 4.847 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 4.667 ; 4.844 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.850 ; 5.114 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.119 ; 5.250 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 4.989 ; 5.199 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; 4.622 ; 4.844 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.500  ; 1.455  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.729 ; -0.812 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; -0.695 ; -0.656 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; -0.624 ; -0.593 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; -0.630 ; -0.599 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; -0.624 ; -0.593 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; -0.627 ; -0.595 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; -0.641 ; -0.610 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; -0.607 ; -0.567 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; -0.539 ; -0.508 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; -0.542 ; -0.511 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; -0.539 ; -0.508 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; -0.542 ; -0.510 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; -0.557 ; -0.527 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; -3.863 ; -4.028 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -4.026 ; -4.281 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -4.475 ; -4.636 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -4.285 ; -4.403 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -4.420 ; -4.575 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -3.863 ; -4.031 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -3.873 ; -4.028 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -4.061 ; -4.314 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -4.307 ; -4.418 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -4.054 ; -4.211 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; -3.824 ; -4.025 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.777 ; 13.444 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 4.502  ; 4.464  ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 4.422  ; 4.454  ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.491  ; 4.453  ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.481  ; 4.443  ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.491  ; 4.453  ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.480  ; 4.442  ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.480  ; 4.442  ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 4.502  ; 4.464  ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 4.422  ; 4.454  ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.491  ; 4.453  ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.481  ; 4.443  ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.491  ; 4.453  ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.480  ; 4.442  ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.480  ; 4.442  ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 4.584  ; 4.697  ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 7.469  ; 7.216  ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 6.852  ; 6.766  ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 6.679  ; 6.433  ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 7.018  ; 6.767  ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 7.264  ; 7.043  ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 7.325  ; 7.101  ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 7.042  ; 6.891  ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 7.469  ; 7.216  ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 7.326  ; 7.156  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 6.610  ; 6.648  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 5.447  ; 5.496  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 5.206  ; 5.325  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 5.207  ; 5.337  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 5.183  ; 5.323  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 5.230  ; 5.346  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 5.742  ; 5.921  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.597  ; 4.655  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.954  ; 5.036  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 5.028  ; 5.098  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 4.819  ; 4.899  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 6.610  ; 6.648  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 4.992  ; 5.091  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 4.696  ; 4.737  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 5.100  ; 5.251  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 5.100  ; 5.251  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.696  ; 4.797  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.816  ; 4.917  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 4.294  ; 4.273  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 3.320  ; 3.278  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 4.375  ; 4.472  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 6.651  ; 6.601  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.376  ; 5.252  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.200  ; 5.101  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.231  ; 5.098  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.483  ; 5.326  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.813  ; 4.716  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 6.651  ; 6.601  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 5.381  ; 5.259  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.464  ; 5.304  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 5.068  ; 5.201  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.728  ; 4.827  ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 4.584  ; 4.697  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 3.320  ; 3.278  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.434 ; 11.103 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 4.091  ; 4.053  ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 4.081  ; 4.114  ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.070  ; 4.032  ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.070  ; 4.032  ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.080  ; 4.042  ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.070  ; 4.032  ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.070  ; 4.032  ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 4.091  ; 4.053  ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 4.081  ; 4.114  ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.070  ; 4.032  ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.070  ; 4.032  ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.080  ; 4.042  ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.070  ; 4.032  ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.070  ; 4.032  ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 4.086  ; 4.201  ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 6.051  ; 5.814  ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 6.219  ; 6.135  ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 6.051  ; 5.814  ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 6.379  ; 6.135  ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 6.610  ; 6.396  ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 6.671  ; 6.455  ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 6.400  ; 6.253  ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 6.809  ; 6.565  ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 6.672  ; 6.508  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 4.030  ; 4.087  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 4.851  ; 4.900  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 4.618  ; 4.734  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 4.619  ; 4.746  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 4.595  ; 4.732  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 4.642  ; 4.756  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 5.135  ; 5.309  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.030  ; 4.087  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.375  ; 4.455  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.447  ; 4.515  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 4.246  ; 4.323  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 6.022  ; 6.056  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 4.412  ; 4.508  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 4.127  ; 4.167  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 4.123  ; 4.221  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 4.511  ; 4.657  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.123  ; 4.221  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.242  ; 4.340  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 3.742  ; 3.721  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 2.822  ; 2.783  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 3.821  ; 3.916  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 4.236  ; 4.142  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.783  ; 4.662  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.608  ; 4.512  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.638  ; 4.508  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.880  ; 4.727  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.236  ; 4.142  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 6.059  ; 6.014  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.788  ; 4.668  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.862  ; 4.707  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 4.480  ; 4.609  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.153  ; 4.250  ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 4.086  ; 4.201  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 2.822  ; 2.783  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 8.514 ;    ;    ; 8.974 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 8.194 ;    ;    ; 8.625 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 5.516 ; 5.402 ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 5.516 ; 5.402 ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 5.678 ; 5.580 ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 6.040 ; 5.942 ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 5.714 ; 5.616 ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 6.426 ; 6.328 ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 7.557 ; 7.559 ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 5.516 ; 5.402 ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 5.714 ; 5.616 ; Rise       ; sys_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 4.891 ; 4.777 ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 4.891 ; 4.777 ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 5.082 ; 4.984 ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 5.429 ; 5.331 ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 5.117 ; 5.019 ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 5.800 ; 5.702 ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 6.944 ; 6.946 ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 4.891 ; 4.777 ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 5.117 ; 5.019 ; Rise       ; sys_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 5.338     ; 5.452     ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 5.338     ; 5.452     ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 5.456     ; 5.554     ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 5.809     ; 5.907     ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 5.494     ; 5.592     ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 6.165     ; 6.263     ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 7.409     ; 7.407     ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 5.338     ; 5.452     ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 5.494     ; 5.592     ; Rise       ; sys_clk         ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 4.716     ; 4.830     ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 4.716     ; 4.830     ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 4.865     ; 4.963     ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 5.204     ; 5.302     ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 4.902     ; 5.000     ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 5.545     ; 5.643     ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 6.802     ; 6.800     ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 4.716     ; 4.830     ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 4.902     ; 5.000     ; Rise       ; sys_clk         ;
+----------------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 73.93 MHz  ; 73.93 MHz       ; altera_reserved_tck ;      ;
; 122.79 MHz ; 122.79 MHz      ; sys_clk             ;      ;
; 160.1 MHz  ; 160.1 MHz       ; eth_rxc             ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 0.268  ; 0.000         ;
; eth_rxc             ; 1.754  ; 0.000         ;
; altera_reserved_tck ; 43.237 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; eth_rxc             ; 0.396 ; 0.000         ;
; altera_reserved_tck ; 0.401 ; 0.000         ;
; sys_clk             ; 0.401 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.185 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.028 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; eth_rxc             ; 3.633  ; 0.000             ;
; sys_clk             ; 9.455  ; 0.000             ;
; altera_reserved_tck ; 49.488 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.268  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.682      ;
; 0.546  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.404      ;
; 0.683  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.267      ;
; 0.729  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.221      ;
; 0.798  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.152      ;
; 0.823  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.127      ;
; 0.825  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.125      ;
; 0.888  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.062      ;
; 0.940  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 2.010      ;
; 0.987  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 1.963      ;
; 1.128  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -1.072     ; 1.822      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.856 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 8.093      ;
; 11.890 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 8.042      ;
; 11.892 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 8.040      ;
; 11.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 8.041      ;
; 11.912 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 8.020      ;
; 11.912 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 8.040      ;
; 11.937 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 8.015      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.010 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.939      ;
; 12.044 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.888      ;
; 12.046 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.886      ;
; 12.066 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.866      ;
; 12.094 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.838      ;
; 12.096 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.836      ;
; 12.116 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.816      ;
; 12.156 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.788      ;
; 12.157 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.787      ;
; 12.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.762      ;
; 12.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.736      ;
; 12.198 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.734      ;
; 12.218 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.714      ;
; 12.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.642      ;
; 12.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.640      ;
; 12.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 7.658      ;
; 12.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 7.657      ;
; 12.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 7.656      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.306 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.643      ;
; 12.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.620      ;
; 12.322 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.069     ; 7.631      ;
; 12.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.592      ;
; 12.342 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.590      ;
; 12.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sys_clk      ; sys_clk     ; 20.000       ; -0.070     ; 7.604      ;
; 12.362 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.570      ;
; 12.372 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.572      ;
; 12.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.571      ;
; 12.396 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.536      ;
; 12.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.534      ;
; 12.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.546      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.415 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.073     ; 7.534      ;
; 12.418 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.514      ;
; 12.439 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.493      ;
; 12.441 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.491      ;
; 12.461 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.090     ; 7.471      ;
; 12.533 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.078     ; 7.411      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'eth_rxc'                                                                                                                                                              ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.754 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.179      ;
; 1.754 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.179      ;
; 1.758 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.175      ;
; 1.758 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.175      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.776 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.157      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.780 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.153      ;
; 1.789 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[3]       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.080     ; 6.153      ;
; 1.791 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]  ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.142      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[7]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[9]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[2]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[10]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.806 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[31]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.135      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[7]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[9]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[2]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[10]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[28]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.810 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[31]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.081     ; 6.131      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.829 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.127      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.122      ;
; 1.833 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[17] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.123      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.836 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.066     ; 6.120      ;
; 1.837 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]  ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]   ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.089     ; 6.096      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]  ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
; 1.838 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25] ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41] ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.067     ; 6.117      ;
+-------+----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 6.922      ;
; 43.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.800      ;
; 43.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.789      ;
; 43.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 6.733      ;
; 43.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.728      ;
; 43.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 6.661      ;
; 43.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.519      ;
; 43.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.458      ;
; 43.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.439      ;
; 43.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 6.399      ;
; 43.830 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 6.328      ;
; 44.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 5.910      ;
; 44.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 5.901      ;
; 44.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 5.431      ;
; 45.256 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.900      ;
; 45.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 4.842      ;
; 46.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 3.677      ;
; 47.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.979      ;
; 47.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.914      ;
; 47.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.892      ;
; 47.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.891      ;
; 47.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.668      ;
; 47.857 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.306      ;
; 48.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.408      ;
; 94.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.934      ;
; 94.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.905      ;
; 94.827 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.848      ;
; 94.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.105      ;
; 94.855 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.100      ;
; 94.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.805      ;
; 94.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.077      ;
; 94.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.075      ;
; 94.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.071      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.054      ;
; 94.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.069      ;
; 94.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.066      ;
; 94.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.049      ;
; 94.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.971      ;
; 94.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.966      ;
; 95.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.943      ;
; 95.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.941      ;
; 95.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.937      ;
; 95.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.935      ;
; 95.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.932      ;
; 95.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.915      ;
; 95.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.897      ;
; 95.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.896      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.886      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.873      ;
; 95.074 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.881      ;
; 95.076 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.879      ;
; 95.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.877      ;
; 95.098 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.347     ; 4.577      ;
; 95.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.812      ;
; 95.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.812      ;
; 95.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.812      ;
; 95.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.812      ;
; 95.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.812      ;
; 95.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.785      ;
; 95.165 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.785      ;
; 95.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.763      ;
; 95.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.762      ;
; 95.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.752      ;
; 95.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.755      ;
; 95.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.747      ;
; 95.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.745      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.743      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.750      ;
; 95.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.727      ;
; 95.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.725      ;
; 95.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.721      ;
; 95.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.719      ;
; 95.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.716      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
; 95.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.684      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'eth_rxc'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.396 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                                 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.093      ; 0.684      ;
; 0.401 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                             ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                          ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                                 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.072      ; 0.684      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.424      ; 1.088      ;
; 0.448 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.716      ;
; 0.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[7]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[24]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[24]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[12]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[20]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|rx_done_t                                                                                                                  ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_done                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[45]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[44]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[44]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_done                                                                                                                ; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|arp_rx_flag                                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[30]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[1]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.072      ; 0.739      ;
; 0.474 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[20]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.743      ;
; 0.474 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[7]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[23]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[5]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[13]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[22]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[30]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[8]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[18]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[14]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[2]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[10]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.746      ;
; 0.478 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[4]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[4]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[12]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[17]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[13]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[21]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.747      ;
; 0.479 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[2]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[2]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[17]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[25]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[2]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[10]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.748      ;
; 0.483 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[39]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[47]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.751      ;
; 0.484 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[1]                                                                                                                 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_type                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.752      ;
; 0.484 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[30]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[38]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[18]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[26]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.755      ;
; 0.487 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[33]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[41]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.755      ;
; 0.488 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[30]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[38]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.756      ;
; 0.490 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[3]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[11]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[43]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.759      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[19]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.760      ;
; 0.491 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[22]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[13]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[13]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[19]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[27]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[11]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[19]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.761      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[30]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[27]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[35]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.762      ;
; 0.496 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[0]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[8]                                                                                                                               ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.765      ;
; 0.502 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.770      ;
; 0.503 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.772      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[8]                                               ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.781      ;
; 0.550 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[8]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.818      ;
; 0.558 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[10]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.826      ;
; 0.561 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.829      ;
; 0.563 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.831      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.846      ;
; 0.584 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[23]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.852      ;
; 0.586 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[40]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.854      ;
; 0.587 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[8]                                                                                                                  ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.855      ;
; 0.600 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[10]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[18]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[16]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[9]                                                                                                            ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[17]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.869      ;
; 0.605 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[32]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[40]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.873      ;
; 0.605 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.873      ;
; 0.607 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[36]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[44]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.875      ;
; 0.608 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.876      ;
; 0.609 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[21]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.878      ;
; 0.609 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.877      ;
; 0.610 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[22]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.878      ;
; 0.613 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.882      ;
; 0.614 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[7]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.883      ;
; 0.614 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[23]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.074      ; 0.883      ;
; 0.614 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[8]                                                                                                                ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[0]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.073      ; 0.882      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.721      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.721      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.735      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.748      ;
; 0.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.764      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.766      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.768      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.770      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.085      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.088      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.775      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.090      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.778      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.782      ;
; 0.520 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.103      ;
; 0.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.115      ;
; 0.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.120      ;
; 0.541 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.124      ;
; 0.550 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.133      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                                              ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                                                                    ; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.056      ;
; 0.403 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.056      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.419 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.072      ;
; 0.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.082      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.669      ;
; 0.431 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.084      ;
; 0.432 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.085      ;
; 0.434 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.087      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.717      ;
; 0.450 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.423      ; 1.103      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.721      ;
; 0.455 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]                                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.722      ;
; 0.457 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.724      ;
; 0.459 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[1]                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.422      ; 1.111      ;
; 0.460 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[3]                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.422      ; 1.112      ;
; 0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]                                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.731      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.716      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.716      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.739      ;
; 0.482 ; touch:u_touch|touch_key_d0                                                                                                                                                                                                                                                                                                                 ; touch:u_touch|touch_key_d1                                                                                                                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.749      ;
; 0.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.582      ; 1.260      ;
; 0.483 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.750      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.737      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.051      ; 0.738      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.738      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.739      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.762      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.762      ;
; 0.495 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.740      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.741      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.765      ;
; 0.498 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.353      ; 1.081      ;
; 0.505 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.347      ; 1.082      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.774      ;
; 0.508 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[10]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.775      ;
; 0.513 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; sys_clk      ; sys_clk     ; 0.000        ; 0.052      ; 0.760      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.353      ; 1.096      ;
; 0.513 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[8]                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.781      ;
; 0.514 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.347      ; 1.091      ;
; 0.522 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.171      ; 0.888      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ; sys_clk      ; sys_clk     ; 0.000        ; 0.050      ; 0.768      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[3]                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.792      ;
; 0.525 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.792      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 1.974      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.015      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.009      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.016      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
; 95.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.015      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.296      ;
; 1.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.697      ;
; 1.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.697      ;
; 1.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.697      ;
; 1.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.697      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.707      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.006      ;
; 1.736 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.008      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 2.085      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 3.744      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.745      ;
; 3.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 3.745      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'eth_rxc'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.633 ; 3.863        ; 0.230          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 3.633 ; 3.863        ; 0.230          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 3.635 ; 3.865        ; 0.230          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 3.740 ; 3.956        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]                   ;
; 3.740 ; 3.956        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]                   ;
; 3.740 ; 3.956        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]                   ;
; 3.740 ; 3.956        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]                   ;
; 3.740 ; 3.956        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]                   ;
; 3.756 ; 3.911        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO             ;
; 3.756 ; 3.911        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO             ;
; 3.756 ; 3.911        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO             ;
; 3.757 ; 3.912        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFLO              ;
; 3.757 ; 3.912        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI             ;
; 3.757 ; 3.912        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI             ;
; 3.757 ; 3.912        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI             ;
; 3.757 ; 3.912        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO             ;
; 3.757 ; 3.912        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO             ;
; 3.758 ; 3.913        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated|ddio_outa[0]~DFFHI              ;
; 3.758 ; 3.913        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI             ;
; 3.758 ; 3.913        ; 0.155          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI             ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                       ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head                                                                                                                    ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                                    ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                                     ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                                   ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                                 ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[0]                                                                                                                         ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[1]                                                                                                                         ;
; 3.765 ; 3.981        ; 0.216          ; High Pulse Width ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[2]                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[1]                                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[2]                                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[4]                                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[6]                                                                                                                                         ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|data_valid                                                                                                                                          ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[25]                                                                                                                            ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[26]                                                                                                                            ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[27]                                                                                                                            ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[28]                                                                                                                            ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[2]                                                                                                                             ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[30]                                                                                                                            ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[6]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[2]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[5]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[8]                                               ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][6]                                                                                                                         ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][6]                                                                                                                         ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][2]                                                                                                                         ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][6]                                                                                                                         ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][2]                                                                                                                         ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][6]                                                                                                                         ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[0]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[10]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[11]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[12]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[13]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[14]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[15]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[16]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[17]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[18]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[19]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[20]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[21]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[22]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[23]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[24]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[25]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[26]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[27]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[28]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[29]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[2]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[32]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[37]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[4]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[5]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[6]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[7]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[8]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[9]                                                                                                                              ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[10]                                                                                                                            ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[11]                                                                                                                            ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[12]                                                                                                                            ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[13]                                                                                                                            ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[14]                                                                                                                            ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[15]                                                                                                                            ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[8]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|eth_type[9]                                                                                                                             ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ;
; 3.784 ; 3.968        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 9.455 ; 9.685        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 9.457 ; 9.687        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_we_reg                                                                                                                         ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                    ;
; 9.540 ; 9.724        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ;
; 9.540 ; 9.724        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                            ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                              ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                       ;
; 9.549 ; 9.733        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                     ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                                  ;
; 9.557 ; 9.741        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                  ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                       ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                            ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                           ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                            ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                            ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                            ;
; 9.575 ; 9.759        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                            ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                  ;
; 9.583 ; 9.767        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                         ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                                                                                      ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                       ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                       ;
; 9.589 ; 9.773        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                       ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[10]                                                                                                                                                                                                 ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                            ;
; 9.601 ; 9.785        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                           ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                           ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                           ;
; 9.603 ; 9.787        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                     ;
; 9.604 ; 9.788        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                       ;
; 9.604 ; 9.788        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                       ;
; 9.604 ; 9.788        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                       ;
; 9.604 ; 9.788        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                       ;
; 9.604 ; 9.788        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                       ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                         ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                                                         ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                       ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                           ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                  ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff   ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff   ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff ;
; 9.607 ; 9.791        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ;
; 9.610 ; 9.794        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                       ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                            ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                       ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                                                                 ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                                  ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                          ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                                                                                     ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                                                                                      ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                                                                                      ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                                                                                      ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                                                                                      ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                               ;
; 9.619 ; 9.803        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                               ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                                ;
; 9.620 ; 9.804        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                                ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                      ;
; 9.626 ; 9.810        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                                        ;
; 49.581 ; 49.797       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                  ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                ;
; 49.624 ; 49.808       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                             ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                     ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                     ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                       ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                         ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                    ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                  ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                 ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                  ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                  ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                  ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                      ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[0] ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[1] ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_vei:auto_generated|counter_reg_bit[2] ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]                ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ;
; 49.625 ; 49.809       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                         ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                          ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                             ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                             ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                             ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                             ;
; 49.626 ; 49.810       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                             ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                     ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                         ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                      ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                   ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                       ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                             ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                             ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                             ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                             ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                             ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                 ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                 ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                  ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.627 ; 49.811       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.742 ; 2.673 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.930 ; 6.792 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; 1.225 ; 1.095 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 1.170 ; 1.055 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 1.160 ; 1.041 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 1.153 ; 1.039 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 1.158 ; 1.038 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 1.170 ; 1.055 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; 1.159 ; 1.029 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 1.109 ; 0.995 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 1.096 ; 0.976 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 1.092 ; 0.977 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 1.097 ; 0.978 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 1.109 ; 0.995 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; 4.670 ; 4.674 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.217 ; 4.342 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.670 ; 4.674 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.512 ; 4.459 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.613 ; 4.617 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.086 ; 4.114 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 4.094 ; 4.111 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.248 ; 4.369 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.533 ; 4.480 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 4.441 ; 4.776 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; 4.031 ; 4.114 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.267  ; 1.165  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.909 ; -1.055 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; -0.669 ; -0.540 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; -0.601 ; -0.485 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; -0.607 ; -0.488 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; -0.601 ; -0.486 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; -0.605 ; -0.485 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; -0.617 ; -0.502 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; -0.606 ; -0.476 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; -0.541 ; -0.425 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; -0.545 ; -0.425 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; -0.541 ; -0.426 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; -0.545 ; -0.425 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; -0.559 ; -0.444 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; -3.379 ; -3.391 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -3.518 ; -3.639 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -3.956 ; -3.957 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -3.788 ; -3.726 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -3.900 ; -3.901 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -3.379 ; -3.394 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -3.387 ; -3.391 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -3.548 ; -3.665 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -3.808 ; -3.746 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -3.601 ; -3.891 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; -3.323 ; -3.395 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.915 ; 12.399 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 4.059  ; 4.031  ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 3.986  ; 4.020  ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.048  ; 4.020  ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.038  ; 4.010  ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.048  ; 4.020  ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.037  ; 4.009  ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.037  ; 4.009  ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 4.059  ; 4.031  ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 3.986  ; 4.020  ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.048  ; 4.020  ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.038  ; 4.010  ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.048  ; 4.020  ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.037  ; 4.009  ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.037  ; 4.009  ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 4.163  ; 4.221  ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 7.037  ; 6.542  ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 6.399  ; 6.152  ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 6.298  ; 5.835  ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 6.587  ; 6.144  ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 6.814  ; 6.409  ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 6.886  ; 6.444  ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 6.610  ; 6.250  ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 7.037  ; 6.542  ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 6.889  ; 6.487  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 5.963  ; 6.128  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 4.987  ; 5.137  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 4.765  ; 4.984  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 4.775  ; 4.986  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 4.756  ; 4.971  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 4.789  ; 5.006  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 5.247  ; 5.584  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.230  ; 4.327  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.539  ; 4.709  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.606  ; 4.768  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 4.417  ; 4.588  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 5.963  ; 6.128  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 4.576  ; 4.760  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 4.305  ; 4.421  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 4.678  ; 4.903  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 4.678  ; 4.903  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.314  ; 4.469  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.410  ; 4.600  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 3.995  ; 3.931  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 3.093  ; 3.021  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 4.029  ; 4.163  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 6.124  ; 5.958  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.019  ; 4.822  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.856  ; 4.675  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.886  ; 4.676  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.143  ; 4.867  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.482  ; 4.332  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 6.124  ; 5.958  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 5.023  ; 4.829  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.118  ; 4.851  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 4.651  ; 4.856  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.337  ; 4.501  ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 4.163  ; 4.221  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 3.093  ; 3.021  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.621 ; 10.108 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 3.694 ; 3.665  ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 3.684 ; 3.718  ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 3.673 ; 3.644  ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 3.673 ; 3.644  ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 3.683 ; 3.654  ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 3.673 ; 3.644  ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 3.673 ; 3.644  ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 3.694 ; 3.665  ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 3.684 ; 3.718  ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 3.673 ; 3.644  ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 3.673 ; 3.644  ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 3.683 ; 3.654  ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 3.673 ; 3.644  ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 3.673 ; 3.644  ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 3.705 ; 3.764  ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 5.721 ; 5.275  ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 5.817 ; 5.579  ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 5.721 ; 5.275  ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 5.998 ; 5.571  ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 6.213 ; 5.823  ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 6.285 ; 5.859  ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 6.021 ; 5.673  ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 6.430 ; 5.953  ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 6.288 ; 5.901  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 3.709 ; 3.803  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 4.439 ; 4.585  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 4.224 ; 4.436  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 4.234 ; 4.439  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 4.215 ; 4.423  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 4.249 ; 4.458  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 4.690 ; 5.014  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 3.709 ; 3.803  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.007 ; 4.172  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 4.073 ; 4.230  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 3.891 ; 4.057  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 5.425 ; 5.581  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 4.044 ; 4.222  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 3.784 ; 3.896  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 3.789 ; 3.939  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 4.139 ; 4.356  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 3.789 ; 3.939  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 3.885 ; 4.069  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 3.487 ; 3.424  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 2.632 ; 2.563  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 3.518 ; 3.648  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 3.951 ; 3.806  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.471 ; 4.280  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 4.310 ; 4.136  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 4.339 ; 4.136  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 4.585 ; 4.319  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 3.951 ; 3.806  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 5.578 ; 5.420  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.474 ; 4.286  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 4.562 ; 4.305  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 4.112 ; 4.310  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 3.811 ; 3.969  ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 3.705 ; 3.764  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 2.632 ; 2.563  ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 7.656 ;    ;    ; 8.449 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 7.355 ;    ;    ; 8.104 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 5.123 ; 5.030 ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 5.123 ; 5.030 ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 5.289 ; 5.214 ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 5.632 ; 5.557 ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 5.324 ; 5.249 ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 6.002 ; 5.927 ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 6.971 ; 6.944 ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 5.123 ; 5.030 ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 5.324 ; 5.249 ; Rise       ; sys_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 4.556 ; 4.463 ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 4.556 ; 4.463 ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 4.757 ; 4.682 ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 5.086 ; 5.011 ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 4.791 ; 4.716 ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 5.441 ; 5.366 ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 6.422 ; 6.395 ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 4.556 ; 4.463 ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 4.791 ; 4.716 ; Rise       ; sys_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 4.884     ; 4.977     ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 4.884     ; 4.977     ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 4.974     ; 5.049     ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 5.286     ; 5.361     ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 5.007     ; 5.082     ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 5.609     ; 5.684     ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 6.652     ; 6.679     ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 4.884     ; 4.977     ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 5.007     ; 5.082     ; Rise       ; sys_clk         ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 4.322     ; 4.415     ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 4.322     ; 4.415     ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 4.451     ; 4.526     ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 4.751     ; 4.826     ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 4.483     ; 4.558     ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 5.061     ; 5.136     ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 6.115     ; 6.142     ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 4.322     ; 4.415     ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 4.483     ; 4.558     ; Rise       ; sys_clk         ;
+----------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sys_clk             ; 2.132  ; 0.000         ;
; eth_rxc             ; 3.102  ; 0.000         ;
; altera_reserved_tck ; 46.983 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sys_clk             ; 0.151 ; 0.000         ;
; eth_rxc             ; 0.165 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.264 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.494 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; eth_rxc             ; 3.348  ; 0.000             ;
; sys_clk             ; 9.328  ; 0.000             ;
; altera_reserved_tck ; 49.486 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.132  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[2]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 1.216      ;
; 2.247  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[1]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 1.101      ;
; 2.307  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[0]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 1.041      ;
; 2.341  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[10]   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 1.007      ;
; 2.348  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[9]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 1.000      ;
; 2.362  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[3]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 0.986      ;
; 2.417  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[8]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 0.931      ;
; 2.433  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[6]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 0.915      ;
; 2.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[5]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 0.895      ;
; 2.455  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[4]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 0.893      ;
; 2.530  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|delayed_wrptr_g[7]    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; eth_rxc      ; sys_clk     ; 4.000        ; -0.659     ; 0.818      ;
; 16.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.034     ; 3.753      ;
; 16.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.034     ; 3.753      ;
; 16.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.034     ; 3.731      ;
; 16.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.672      ;
; 16.290 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.670      ;
; 16.305 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.655      ;
; 16.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.642      ;
; 16.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.640      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.324 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.647      ;
; 16.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.640      ;
; 16.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.640      ;
; 16.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.625      ;
; 16.349 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.618      ;
; 16.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.594      ;
; 16.368 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.592      ;
; 16.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 3.591      ;
; 16.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 3.591      ;
; 16.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.577      ;
; 16.386 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sys_clk      ; sys_clk     ; 20.000       ; -0.034     ; 3.587      ;
; 16.392 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.568      ;
; 16.394 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.566      ;
; 16.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 3.569      ;
; 16.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.551      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.410 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.561      ;
; 16.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_lsb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sys_clk      ; sys_clk     ; 20.000       ; -0.034     ; 3.553      ;
; 16.447 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.513      ;
; 16.449 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.511      ;
; 16.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.496      ;
; 16.473 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.487      ;
; 16.475 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.485      ;
; 16.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.482      ;
; 16.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.482      ;
; 16.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.470      ;
; 16.490 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.470      ;
; 16.492 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.468      ;
; 16.493 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.474      ;
; 16.494 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.466      ;
; 16.496 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.464      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.498 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.473      ;
; 16.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.460      ;
; 16.507 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.453      ;
; 16.511 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.449      ;
; 16.511 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.449      ;
; 16.513 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.447      ;
; 16.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.440      ;
; 16.528 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.432      ;
; 16.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.430      ;
; 16.537 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.430      ;
; 16.543 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.417      ;
; 16.545 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; sys_clk      ; sys_clk     ; 20.000       ; -0.047     ; 3.415      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.548 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 3.423      ;
; 16.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdemp_eq_comp_msb_aeb ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; sys_clk      ; sys_clk     ; 20.000       ; -0.033     ; 3.425      ;
; 16.559 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; sys_clk      ; sys_clk     ; 20.000       ; -0.040     ; 3.408      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'eth_rxc'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.102 ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2] ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; eth_rxc      ; eth_rxc     ; 4.000        ; -0.460     ; 0.445      ;
; 3.173 ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3] ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; eth_rxc      ; eth_rxc     ; 4.000        ; -0.460     ; 0.374      ;
; 3.174 ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0] ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; eth_rxc      ; eth_rxc     ; 4.000        ; -0.460     ; 0.373      ;
; 3.174 ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1] ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; eth_rxc      ; eth_rxc     ; 4.000        ; -0.460     ; 0.373      ;
; 3.175 ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0] ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; eth_rxc      ; eth_rxc     ; 4.000        ; -0.460     ; 0.372      ;
; 5.045 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.045     ; 2.917      ;
; 5.134 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.045     ; 2.828      ;
; 5.150 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cnt[3]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.041     ; 2.816      ;
; 5.151 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.051     ; 2.805      ;
; 5.151 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.051     ; 2.805      ;
; 5.151 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.051     ; 2.805      ;
; 5.151 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.051     ; 2.805      ;
; 5.153 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[1]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.045     ; 2.809      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.164 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.050     ; 2.793      ;
; 5.165 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|skip_en                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[1]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.044     ; 2.798      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.168 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[19]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.806      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.180 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[25]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.034     ; 2.793      ;
; 5.183 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.053     ; 2.771      ;
; 5.183 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.053     ; 2.771      ;
; 5.183 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[29]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.053     ; 2.771      ;
; 5.183 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.053     ; 2.771      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[32]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[38]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.195 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[41]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.779      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[4]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[12]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[20]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                            ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.052     ; 2.759      ;
; 5.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[5]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.776      ;
; 5.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.776      ;
; 5.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[9]                                                                                                           ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.776      ;
; 5.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.776      ;
; 5.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[17]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.776      ;
; 5.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                          ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                          ; eth_rxc      ; eth_rxc     ; 8.000        ; -0.033     ; 2.776      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.983 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.266      ;
; 47.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.158      ;
; 47.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.129      ;
; 47.172 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.082      ;
; 47.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.052      ;
; 47.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.033      ;
; 47.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.029      ;
; 47.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.249      ; 3.030      ;
; 47.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.016      ;
; 47.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.980      ;
; 47.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.921      ;
; 47.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.762      ;
; 47.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.726      ;
; 47.775 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.472      ;
; 47.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 2.259      ;
; 48.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 2.245      ;
; 48.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.712      ;
; 48.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 1.388      ;
; 48.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.347      ;
; 48.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.330      ;
; 48.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 1.322      ;
; 49.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.242      ;
; 49.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.032      ;
; 49.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.671      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.341      ;
; 97.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.339      ;
; 97.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.345      ;
; 97.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.343      ;
; 97.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.335      ;
; 97.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.334      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.339      ;
; 97.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.332      ;
; 97.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.338      ;
; 97.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.336      ;
; 97.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.336      ;
; 97.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.329      ;
; 97.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.328      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.333      ;
; 97.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.332      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.692 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.269      ;
; 97.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.250      ;
; 97.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.248      ;
; 97.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.254      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.252      ;
; 97.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.244      ;
; 97.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.244      ;
; 97.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.100      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.237      ;
; 97.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.241      ;
; 97.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.231      ;
; 97.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.230      ;
; 97.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.235      ;
; 97.740 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.234      ;
; 97.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.227      ;
; 97.741 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.088      ;
; 97.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.231      ;
; 97.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.220      ;
; 97.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.218      ;
; 97.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.214      ;
; 97.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.213      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.211      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.211      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.208      ;
; 97.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.207      ;
; 97.776 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.053      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.191      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.191      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.191      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.191      ;
; 97.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.191      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.179      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.179      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.179      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.179      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.179      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.183      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.183      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.183      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.183      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.183      ;
; 97.792 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 2.037      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
; 97.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.162      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.475      ;
; 0.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.476      ;
; 0.157 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.482      ;
; 0.164 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.220      ; 0.489      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.329      ; 0.582      ;
; 0.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[3]                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.499      ;
; 0.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|wrptr_g[1]                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.222      ; 0.508      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                                                                                                                                                                               ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.183      ; 0.454      ;
; 0.187 ; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                                                                    ; touch:u_touch|touch_cnt                                                                                                                                                                                                                                                                                                                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                                              ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                                                                                                                                                                                ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                                           ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                                                                                                                                             ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                                                                                                                                                                      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                                            ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]                                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]                                                                                                                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.319      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                  ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                              ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; touch:u_touch|touch_key_d0                                                                                                                                                                                                                                                                                                                 ; touch:u_touch|touch_key_d1                                                                                                                                                                                                                                                                                                                   ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.178      ; 0.483      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.178      ; 0.483      ;
; 0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]                                                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[6]                                                                                                                                                                                     ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.183      ; 0.489      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.027      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.314      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.314      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.315      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff ; sys_clk      ; sys_clk     ; 0.000        ; 0.025      ; 0.314      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.316      ;
; 0.206 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.178      ; 0.488      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.317      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.327      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.087      ; 0.382      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.183      ; 0.500      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.181      ; 0.498      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff   ; sys_clk      ; sys_clk     ; 0.000        ; 0.026      ; 0.325      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                                                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|rdptr_g[10]                                                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.335      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|rdptr_g[8]                                                                                                                                                                                                        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                                                                                                                                          ; sys_clk      ; sys_clk     ; 0.000        ; 0.178      ; 0.498      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.338      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                                                                                                                                                                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                                                                                                                                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                                                                                                                                                                            ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.340      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'eth_rxc'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[5]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.223      ; 0.492      ;
; 0.185 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                                 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[2]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[4]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                             ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                          ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[7]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[15]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|rx_done_t                                                                                                                  ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_done                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[24]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[24]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[45]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[44]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[44]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[12]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[20]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                                 ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_done                                                                                                                ; eth_top:u_eth_top|eth_ctrl:u_eth_ctrl|arp_rx_flag                                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[30]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[30]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[0]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[7]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[20]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[28]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[15]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[23]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[5]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[13]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[22]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[30]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[8]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[8]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[26]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[18]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[17]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[25]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[4]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[12]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[4]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[12]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[2]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[2]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[17]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[17]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[14]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[2]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[10]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[14]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[22]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[13]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[21]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[39]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[47]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|op_data[1]                                                                                                                 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|arp_rx_type                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[2]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[10]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[30]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[38]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.322      ;
; 0.202 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[33]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[41]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[18]                                                                                                                ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[26]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[30]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[38]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[3]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[11]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[43]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[22]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[19]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[13]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[13]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[11]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[19]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[30]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[30]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[27]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[35]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[27]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[35]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[19]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[27]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[16]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[24]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[25]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[33]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; udp_32_to_8bit:u_udp_32_to_8bit|byte_sel[1]                                                                                                                            ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[1]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[0]                                                                                                                  ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_ip[8]                                                                                                                               ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.329      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|wrptr_g[8]                                               ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.340      ;
; 0.223 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.344      ;
; 0.224 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                    ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cur_state.st_preamble                                                                                                                   ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.344      ;
; 0.241 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[11]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.362      ;
; 0.242 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[9]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.363      ;
; 0.250 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[8]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.371      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.372      ;
; 0.254 ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]                                                                                                           ; eth_top:u_eth_top|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[23]                                                                                                                        ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[32]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[40]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[40]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[36]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[44]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[21]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[8]                                                                                                                  ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|cnt[2]                                                                                                                     ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[10]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[21]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[29]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[5]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[13]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[7]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                      ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[15]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[23]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[25]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[25]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.038      ; 0.385      ;
; 0.263 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[37]                                                                                                              ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[45]                                                                                                                           ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[0]                                                                                                                 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|des_mac[8]                                                                                                                              ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[8]                                                                                                                ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[0]                                                                                                                                         ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[1]                                                                                                                ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[9]                                                                                                                             ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[10]                                                                                                               ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                                            ; eth_rxc      ; eth_rxc     ; 0.000        ; 0.037      ; 0.385      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.487      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.488      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.488      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.493      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.331      ;
; 0.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.498      ;
; 0.211 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.499      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.500      ;
; 0.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.501      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.184      ; 0.503      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.337      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 0.985      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.068      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.064      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.069      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.070      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.070      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.070      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.070      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.070      ;
; 97.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.067      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
; 97.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.068      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.615      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.794      ;
; 0.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.937      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.945      ;
; 0.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.969      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.847      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.848      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.848      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.848      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.848      ;
; 1.724 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.848      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.847      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.847      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.847      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.847      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.847      ;
; 1.725 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.847      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'eth_rxc'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.348 ; 3.578        ; 0.230          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0 ;
; 3.348 ; 3.578        ; 0.230          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_we_reg       ;
; 3.350 ; 3.580        ; 0.230          ; Low Pulse Width  ; eth_rxc ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0  ;
; 3.370 ; 3.586        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]                   ;
; 3.370 ; 3.586        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]                   ;
; 3.370 ; 3.586        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]                   ;
; 3.370 ; 3.586        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]                   ;
; 3.370 ; 3.586        ; 0.216          ; High Pulse Width ; eth_rxc ; Fall       ; eth_top:u_eth_top|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]                   ;
; 3.388 ; 3.572        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_idle                                                                                                                       ;
; 3.388 ; 3.572        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_ip_head                                                                                                                    ;
; 3.388 ; 3.572        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_data                                                                                                                    ;
; 3.388 ; 3.572        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_rx_end                                                                                                                     ;
; 3.388 ; 3.572        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|cur_state.st_udp_head                                                                                                                   ;
; 3.388 ; 3.572        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                                 ;
; 3.398 ; 3.582        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[0]                                                                                                                         ;
; 3.398 ; 3.582        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[1]                                                                                                                         ;
; 3.398 ; 3.582        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|udp_byte_num[2]                                                                                                                         ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|crc_en                                                                                                                                  ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_arp_data                                                                                                                   ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_crc                                                                                                                        ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_eth_head                                                                                                                   ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                       ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|cur_state.st_preamble                                                                                                                   ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|skip_en                                                                                                                                 ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|tx_done_t                                                                                                                               ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[11]                                                                                                                            ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[12]                                                                                                                            ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[14]                                                                                                                            ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[8]                                                                                                                             ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|udp:u_udp|udp_rx:u_udp_rx|rec_data[9]                                                                                                                             ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[0]                                                                                                                                         ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[3]                                                                                                                                         ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[5]                                                                                                                                         ;
; 3.408 ; 3.592        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; udp_32_to_8bit:u_udp_32_to_8bit|dac_data[7]                                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[10]                                                                                                                              ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[11]                                                                                                                              ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[8]                                                                                                                               ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_ip[9]                                                                                                                               ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[16]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[17]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[18]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[19]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[20]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[21]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[22]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[23]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[32]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[33]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[34]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[35]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[36]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[37]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[38]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[40]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[41]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[42]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac[43]                                                                                                                             ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[15]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[21]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[23]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[28]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[31]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[39]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[46]                                                                                                                           ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[7]                                                                                                                            ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][1]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][1]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][2]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][6]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[19][7]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[20][5]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][1]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[22][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][2]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[24][6]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][2]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[25][6]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][2]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[26][6]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][0]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][2]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][3]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|arp_data[27][6]                                                                                                                         ;
; 3.409 ; 3.593        ; 0.184          ; Low Pulse Width  ; eth_rxc ; Rise       ; eth_top:u_eth_top|arp:u_arp|arp_tx:u_arp_tx|data_cnt[0]                                                                                                                             ;
+-------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_address_reg0                                        ;
; 9.328 ; 9.558        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_we_reg                                              ;
; 9.330 ; 9.560        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~porta_datain_reg0                                         ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                                 ;
; 9.332 ; 9.562        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_cll1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                                                                 ;
; 9.333 ; 9.563        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_pkl1:auto_generated|altsyncram_gj31:fifo_ram|ram_block9a0~portb_address_reg0                                        ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.372 ; 9.602        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.387 ; 9.617        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_address_reg0 ;
; 9.387 ; 9.617        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_we_reg       ;
; 9.389 ; 9.619        ; 0.230          ; Low Pulse Width ; sys_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~porta_datain_reg0  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                                                             ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                                                             ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                                                              ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                                                            ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                                                            ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                                                            ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                                                            ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                                                           ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                                                                  ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                                                                   ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                                                          ;
; 9.392 ; 9.576        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                                                          ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                                                             ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                                                                ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                                                                ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                                                             ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                                                             ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                                                             ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                                                             ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                                                               ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                                                           ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                                                           ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                                                           ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                                                           ;
; 9.393 ; 9.577        ; 0.184          ; Low Pulse Width ; sys_clk ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                                                            ;
+-------+--------------+----------------+-----------------+---------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6u14:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                              ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                      ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                       ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                     ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.545 ; 49.729       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.819 ; 1.202 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.563 ; 2.945 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; 0.528 ; 0.968 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 0.523 ; 0.951 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 0.497 ; 0.932 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 0.509 ; 0.937 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 0.493 ; 0.927 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 0.523 ; 0.951 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; 0.104 ; 0.543 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 0.105 ; 0.533 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 0.074 ; 0.508 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 0.089 ; 0.518 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 0.075 ; 0.508 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 0.105 ; 0.533 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; 2.490 ; 3.090 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.311 ; 2.903 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.490 ; 3.090 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 2.401 ; 3.010 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.457 ; 3.053 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 2.229 ; 2.813 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.231 ; 2.812 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 2.326 ; 2.923 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 2.419 ; 3.029 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 2.407 ; 2.679 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; 2.268 ; 2.846 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.947  ; 0.664  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.023 ; -0.294 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; -0.257 ; -0.687 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; -0.223 ; -0.648 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; -0.227 ; -0.652 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; -0.239 ; -0.658 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; -0.223 ; -0.648 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; -0.253 ; -0.671 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; 0.171  ; -0.259 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 0.200  ; -0.225 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 0.200  ; -0.225 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 0.184  ; -0.235 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 0.199  ; -0.225 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 0.169  ; -0.249 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; -1.865 ; -2.434 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -1.950 ; -2.534 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -2.120 ; -2.713 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -2.030 ; -2.624 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -2.088 ; -2.677 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -1.865 ; -2.435 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -1.866 ; -2.434 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -1.964 ; -2.553 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -2.047 ; -2.643 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -1.980 ; -2.225 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; -1.905 ; -2.468 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.239 ; 6.692 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 2.574 ; 2.598 ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 2.159 ; 2.588 ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 2.563 ; 2.587 ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 2.553 ; 2.577 ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 2.563 ; 2.587 ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 2.553 ; 2.577 ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 2.553 ; 2.577 ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 2.574 ; 2.598 ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 2.159 ; 2.588 ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 2.563 ; 2.587 ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 2.553 ; 2.577 ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 2.563 ; 2.587 ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 2.553 ; 2.577 ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 2.553 ; 2.577 ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 2.397 ; 2.902 ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 3.352 ; 3.544 ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 3.110 ; 3.297 ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 2.981 ; 3.132 ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 3.141 ; 3.291 ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 3.274 ; 3.471 ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 3.279 ; 3.483 ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 3.152 ; 3.362 ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 3.352 ; 3.544 ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 3.294 ; 3.509 ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 3.377 ; 3.230 ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 2.612 ; 2.487 ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 2.468 ; 2.375 ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 2.491 ; 2.397 ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 2.475 ; 2.387 ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 2.493 ; 2.399 ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 2.773 ; 2.651 ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 2.188 ; 2.117 ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 2.374 ; 2.279 ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 2.423 ; 2.315 ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 2.304 ; 2.213 ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 3.377 ; 3.230 ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 2.402 ; 2.301 ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 2.242 ; 2.152 ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 2.426 ; 2.333 ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 2.426 ; 2.333 ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 2.215 ; 2.148 ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 2.295 ; 2.201 ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 1.962 ; 2.023 ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.551 ; 2.001 ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 2.055 ; 2.015 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 3.237 ; 3.378 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.426 ; 2.523 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.324 ; 2.422 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 2.332 ; 2.423 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.411 ; 2.522 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 2.153 ; 2.225 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 3.237 ; 3.378 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 2.424 ; 2.524 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 2.412 ; 2.512 ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 2.412 ; 2.315 ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 2.221 ; 2.148 ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 2.397 ; 2.902 ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.551 ; 2.001 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.064 ; 5.518 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 2.007 ; 2.031 ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 1.996 ; 2.423 ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 1.985 ; 2.009 ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 1.986 ; 2.010 ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 1.996 ; 2.020 ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 1.985 ; 2.009 ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 1.985 ; 2.009 ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 2.007 ; 2.031 ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 1.996 ; 2.423 ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 1.985 ; 2.009 ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 1.986 ; 2.010 ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 1.996 ; 2.020 ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 1.985 ; 2.009 ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 1.985 ; 2.009 ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 2.166 ; 2.671 ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 2.695 ; 2.841 ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 2.816 ; 2.995 ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 2.695 ; 2.841 ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 2.845 ; 2.990 ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 2.974 ; 3.164 ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 2.981 ; 3.178 ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 2.859 ; 3.062 ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 3.051 ; 3.236 ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 2.995 ; 3.203 ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 1.924 ; 1.856 ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 2.330 ; 2.210 ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 2.190 ; 2.100 ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 2.212 ; 2.122 ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 2.197 ; 2.112 ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 2.214 ; 2.124 ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 2.485 ; 2.367 ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 1.924 ; 1.856 ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 2.104 ; 2.012 ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 2.152 ; 2.048 ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 2.038 ; 1.949 ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 3.102 ; 2.958 ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 2.131 ; 2.034 ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 1.978 ; 1.890 ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 1.948 ; 1.883 ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 2.150 ; 2.060 ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 1.948 ; 1.883 ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 2.027 ; 1.936 ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 1.706 ; 1.767 ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.316 ; 1.767 ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 1.794 ; 1.755 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 1.889 ; 1.957 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.150 ; 2.244 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.053 ; 2.147 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 2.060 ; 2.148 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.135 ; 2.242 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 1.889 ; 1.957 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.966 ; 3.104 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 2.147 ; 2.243 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 2.138 ; 2.234 ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 2.136 ; 2.043 ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 1.952 ; 1.882 ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 2.166 ; 2.671 ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.316 ; 1.767 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 4.183 ;    ;    ; 4.316 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 4.036 ;    ;    ; 4.168 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------+
; Output Enable Times                                                        ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 2.507 ; 2.493 ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 2.507 ; 2.493 ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 2.551 ; 2.538 ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 2.697 ; 2.684 ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 2.560 ; 2.547 ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 2.868 ; 2.855 ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 3.667 ; 3.702 ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 2.507 ; 2.493 ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 2.560 ; 2.547 ; Rise       ; sys_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 2.227 ; 2.213 ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 2.227 ; 2.213 ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 2.276 ; 2.263 ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 2.416 ; 2.403 ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 2.284 ; 2.271 ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 2.581 ; 2.568 ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 3.385 ; 3.420 ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 2.227 ; 2.213 ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 2.284 ; 2.271 ; Rise       ; sys_clk         ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Output Disable Times                                                               ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 2.593     ; 2.607     ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 2.593     ; 2.607     ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 2.646     ; 2.659     ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 2.819     ; 2.832     ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 2.658     ; 2.671     ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 3.008     ; 3.021     ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 3.836     ; 3.801     ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 2.593     ; 2.607     ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 2.658     ; 2.671     ; Rise       ; sys_clk         ;
+----------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                       ;
+----------------+------------+-----------+-----------+------------+-----------------+
; Data Port      ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+----------------+------------+-----------+-----------+------------+-----------------+
; sdram_data[*]  ; sys_clk    ; 2.309     ; 2.323     ; Rise       ; sys_clk         ;
;  sdram_data[0] ; sys_clk    ; 2.309     ; 2.323     ; Rise       ; sys_clk         ;
;  sdram_data[1] ; sys_clk    ; 2.367     ; 2.380     ; Rise       ; sys_clk         ;
;  sdram_data[2] ; sys_clk    ; 2.533     ; 2.546     ; Rise       ; sys_clk         ;
;  sdram_data[3] ; sys_clk    ; 2.379     ; 2.392     ; Rise       ; sys_clk         ;
;  sdram_data[4] ; sys_clk    ; 2.714     ; 2.727     ; Rise       ; sys_clk         ;
;  sdram_data[5] ; sys_clk    ; 3.548     ; 3.513     ; Rise       ; sys_clk         ;
;  sdram_data[6] ; sys_clk    ; 2.309     ; 2.323     ; Rise       ; sys_clk         ;
;  sdram_data[7] ; sys_clk    ; 2.379     ; 2.392     ; Rise       ; sys_clk         ;
+----------------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -0.086 ; 0.151 ; 47.919   ; 0.494   ; 3.348               ;
;  altera_reserved_tck ; 42.739 ; 0.186 ; 47.919   ; 0.494   ; 49.486              ;
;  eth_rxc             ; 1.178  ; 0.165 ; N/A      ; N/A     ; 3.348               ;
;  sys_clk             ; -0.086 ; 0.151 ; N/A      ; N/A     ; 9.328               ;
; Design-wide TNS      ; -0.086 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  eth_rxc             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk             ; -0.086 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.742 ; 2.697 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.991 ; 6.936 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; 1.312 ; 1.279 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 1.254 ; 1.231 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 1.244 ; 1.220 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 1.237 ; 1.213 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 1.241 ; 1.216 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 1.254 ; 1.231 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; 1.223 ; 1.190 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 1.171 ; 1.148 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 1.156 ; 1.132 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 1.152 ; 1.128 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 1.156 ; 1.132 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 1.171 ; 1.148 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; 5.276 ; 5.447 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 4.813 ; 5.079 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.276 ; 5.447 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.097 ; 5.235 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.221 ; 5.385 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.657 ; 4.847 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 4.667 ; 4.844 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 4.850 ; 5.114 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.119 ; 5.250 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; 4.989 ; 5.199 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; 4.622 ; 4.844 ; Rise       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.500  ; 1.455  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.023 ; -0.294 ; Rise       ; altera_reserved_tck ;
; eth_rx_ctl          ; eth_rxc             ; -0.257 ; -0.540 ; Rise       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; -0.223 ; -0.485 ; Rise       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; -0.227 ; -0.488 ; Rise       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; -0.239 ; -0.486 ; Rise       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; -0.223 ; -0.485 ; Rise       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; -0.253 ; -0.502 ; Rise       ; eth_rxc             ;
; eth_rx_ctl          ; eth_rxc             ; 0.171  ; -0.259 ; Fall       ; eth_rxc             ;
; eth_rxd[*]          ; eth_rxc             ; 0.200  ; -0.225 ; Fall       ; eth_rxc             ;
;  eth_rxd[0]         ; eth_rxc             ; 0.200  ; -0.225 ; Fall       ; eth_rxc             ;
;  eth_rxd[1]         ; eth_rxc             ; 0.184  ; -0.235 ; Fall       ; eth_rxc             ;
;  eth_rxd[2]         ; eth_rxc             ; 0.199  ; -0.225 ; Fall       ; eth_rxc             ;
;  eth_rxd[3]         ; eth_rxc             ; 0.169  ; -0.249 ; Fall       ; eth_rxc             ;
; sdram_data[*]       ; sys_clk             ; -1.865 ; -2.434 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; -1.950 ; -2.534 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; -2.120 ; -2.713 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; -2.030 ; -2.624 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; -2.088 ; -2.677 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; -1.865 ; -2.435 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; -1.866 ; -2.434 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; -1.964 ; -2.553 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; -2.047 ; -2.643 ; Rise       ; sys_clk             ;
; sys_rst_n           ; sys_clk             ; -1.980 ; -2.225 ; Rise       ; sys_clk             ;
; touch_key           ; sys_clk             ; -1.905 ; -2.468 ; Rise       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.777 ; 13.444 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 4.502  ; 4.464  ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 4.422  ; 4.454  ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.491  ; 4.453  ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.481  ; 4.443  ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.491  ; 4.453  ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.480  ; 4.442  ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.480  ; 4.442  ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 4.502  ; 4.464  ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 4.422  ; 4.454  ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 4.491  ; 4.453  ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 4.481  ; 4.443  ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 4.491  ; 4.453  ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 4.480  ; 4.442  ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 4.480  ; 4.442  ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 4.584  ; 4.697  ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 7.469  ; 7.216  ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 6.852  ; 6.766  ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 6.679  ; 6.433  ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 7.018  ; 6.767  ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 7.264  ; 7.043  ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 7.325  ; 7.101  ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 7.042  ; 6.891  ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 7.469  ; 7.216  ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 7.326  ; 7.156  ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 6.610  ; 6.648  ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 5.447  ; 5.496  ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 5.206  ; 5.325  ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 5.207  ; 5.337  ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 5.183  ; 5.323  ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 5.230  ; 5.346  ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 5.742  ; 5.921  ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 4.597  ; 4.655  ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 4.954  ; 5.036  ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 5.028  ; 5.098  ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 4.819  ; 4.899  ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 6.610  ; 6.648  ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 4.992  ; 5.091  ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 4.696  ; 4.737  ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 5.100  ; 5.251  ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 5.100  ; 5.251  ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 4.696  ; 4.797  ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 4.816  ; 4.917  ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 4.294  ; 4.273  ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 3.320  ; 3.278  ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 4.375  ; 4.472  ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 6.651  ; 6.601  ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 5.376  ; 5.252  ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 5.200  ; 5.101  ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 5.231  ; 5.098  ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 5.483  ; 5.326  ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 4.813  ; 4.716  ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 6.651  ; 6.601  ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 5.381  ; 5.259  ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 5.464  ; 5.304  ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 5.068  ; 5.201  ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 4.728  ; 4.827  ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 4.584  ; 4.697  ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 3.320  ; 3.278  ; Fall       ; sys_clk             ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.064 ; 5.518 ; Fall       ; altera_reserved_tck ;
; eth_tx_ctl          ; eth_rxc             ; 2.007 ; 2.031 ; Rise       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 1.996 ; 2.423 ; Rise       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 1.985 ; 2.009 ; Rise       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 1.986 ; 2.010 ; Rise       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 1.996 ; 2.020 ; Rise       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 1.985 ; 2.009 ; Rise       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 1.985 ; 2.009 ; Rise       ; eth_rxc             ;
; eth_tx_ctl          ; eth_rxc             ; 2.007 ; 2.031 ; Fall       ; eth_rxc             ;
; eth_txc             ; eth_rxc             ; 1.996 ; 2.423 ; Fall       ; eth_rxc             ;
; eth_txd[*]          ; eth_rxc             ; 1.985 ; 2.009 ; Fall       ; eth_rxc             ;
;  eth_txd[0]         ; eth_rxc             ; 1.986 ; 2.010 ; Fall       ; eth_rxc             ;
;  eth_txd[1]         ; eth_rxc             ; 1.996 ; 2.020 ; Fall       ; eth_rxc             ;
;  eth_txd[2]         ; eth_rxc             ; 1.985 ; 2.009 ; Fall       ; eth_rxc             ;
;  eth_txd[3]         ; eth_rxc             ; 1.985 ; 2.009 ; Fall       ; eth_rxc             ;
; dac_clk             ; sys_clk             ; 2.166 ; 2.671 ; Rise       ; sys_clk             ;
; dac_data_final[*]   ; sys_clk             ; 2.695 ; 2.841 ; Rise       ; sys_clk             ;
;  dac_data_final[2]  ; sys_clk             ; 2.816 ; 2.995 ; Rise       ; sys_clk             ;
;  dac_data_final[3]  ; sys_clk             ; 2.695 ; 2.841 ; Rise       ; sys_clk             ;
;  dac_data_final[4]  ; sys_clk             ; 2.845 ; 2.990 ; Rise       ; sys_clk             ;
;  dac_data_final[5]  ; sys_clk             ; 2.974 ; 3.164 ; Rise       ; sys_clk             ;
;  dac_data_final[6]  ; sys_clk             ; 2.981 ; 3.178 ; Rise       ; sys_clk             ;
;  dac_data_final[7]  ; sys_clk             ; 2.859 ; 3.062 ; Rise       ; sys_clk             ;
;  dac_data_final[8]  ; sys_clk             ; 3.051 ; 3.236 ; Rise       ; sys_clk             ;
;  dac_data_final[9]  ; sys_clk             ; 2.995 ; 3.203 ; Rise       ; sys_clk             ;
; sdram_addr[*]       ; sys_clk             ; 1.924 ; 1.856 ; Rise       ; sys_clk             ;
;  sdram_addr[0]      ; sys_clk             ; 2.330 ; 2.210 ; Rise       ; sys_clk             ;
;  sdram_addr[1]      ; sys_clk             ; 2.190 ; 2.100 ; Rise       ; sys_clk             ;
;  sdram_addr[2]      ; sys_clk             ; 2.212 ; 2.122 ; Rise       ; sys_clk             ;
;  sdram_addr[3]      ; sys_clk             ; 2.197 ; 2.112 ; Rise       ; sys_clk             ;
;  sdram_addr[4]      ; sys_clk             ; 2.214 ; 2.124 ; Rise       ; sys_clk             ;
;  sdram_addr[5]      ; sys_clk             ; 2.485 ; 2.367 ; Rise       ; sys_clk             ;
;  sdram_addr[6]      ; sys_clk             ; 1.924 ; 1.856 ; Rise       ; sys_clk             ;
;  sdram_addr[7]      ; sys_clk             ; 2.104 ; 2.012 ; Rise       ; sys_clk             ;
;  sdram_addr[8]      ; sys_clk             ; 2.152 ; 2.048 ; Rise       ; sys_clk             ;
;  sdram_addr[9]      ; sys_clk             ; 2.038 ; 1.949 ; Rise       ; sys_clk             ;
;  sdram_addr[10]     ; sys_clk             ; 3.102 ; 2.958 ; Rise       ; sys_clk             ;
;  sdram_addr[11]     ; sys_clk             ; 2.131 ; 2.034 ; Rise       ; sys_clk             ;
;  sdram_addr[12]     ; sys_clk             ; 1.978 ; 1.890 ; Rise       ; sys_clk             ;
; sdram_ba[*]         ; sys_clk             ; 1.948 ; 1.883 ; Rise       ; sys_clk             ;
;  sdram_ba[0]        ; sys_clk             ; 2.150 ; 2.060 ; Rise       ; sys_clk             ;
;  sdram_ba[1]        ; sys_clk             ; 1.948 ; 1.883 ; Rise       ; sys_clk             ;
; sdram_cas_n         ; sys_clk             ; 2.027 ; 1.936 ; Rise       ; sys_clk             ;
; sdram_cke           ; sys_clk             ; 1.706 ; 1.767 ; Rise       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.316 ; 1.767 ; Rise       ; sys_clk             ;
; sdram_cs_n          ; sys_clk             ; 1.794 ; 1.755 ; Rise       ; sys_clk             ;
; sdram_data[*]       ; sys_clk             ; 1.889 ; 1.957 ; Rise       ; sys_clk             ;
;  sdram_data[0]      ; sys_clk             ; 2.150 ; 2.244 ; Rise       ; sys_clk             ;
;  sdram_data[1]      ; sys_clk             ; 2.053 ; 2.147 ; Rise       ; sys_clk             ;
;  sdram_data[2]      ; sys_clk             ; 2.060 ; 2.148 ; Rise       ; sys_clk             ;
;  sdram_data[3]      ; sys_clk             ; 2.135 ; 2.242 ; Rise       ; sys_clk             ;
;  sdram_data[4]      ; sys_clk             ; 1.889 ; 1.957 ; Rise       ; sys_clk             ;
;  sdram_data[5]      ; sys_clk             ; 2.966 ; 3.104 ; Rise       ; sys_clk             ;
;  sdram_data[6]      ; sys_clk             ; 2.147 ; 2.243 ; Rise       ; sys_clk             ;
;  sdram_data[7]      ; sys_clk             ; 2.138 ; 2.234 ; Rise       ; sys_clk             ;
; sdram_ras_n         ; sys_clk             ; 2.136 ; 2.043 ; Rise       ; sys_clk             ;
; sdram_we_n          ; sys_clk             ; 1.952 ; 1.882 ; Rise       ; sys_clk             ;
; dac_clk             ; sys_clk             ; 2.166 ; 2.671 ; Fall       ; sys_clk             ;
; sdram_clk           ; sys_clk             ; 1.316 ; 1.767 ; Fall       ; sys_clk             ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 8.514 ;    ;    ; 8.974 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; sys_rst_n  ; eth_rst_n   ; 4.036 ;    ;    ; 4.168 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; eth_txc             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_tx_ctl          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_txd[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth_rst_n           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_clk             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dac_data_final[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; sdram_data[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxc             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; touch_key           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rx_ctl          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxd[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxd[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxd[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; eth_rxd[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_txc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_ctl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; dac_data_final[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dac_data_final[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_txc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_ctl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_clk             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; dac_data_final[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; eth_txc             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_tx_ctl          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_txd[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth_rst_n           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_clk             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; dac_data_final[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data_final[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dac_data_final[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data_final[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data_final[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dac_data_final[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Setup Transfers                                                                         ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2033       ; 0        ; 64       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; eth_rxc             ; eth_rxc             ; 33617      ; 5        ; 0        ; 0        ;
; sys_clk             ; eth_rxc             ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; eth_rxc             ; sys_clk             ; 33         ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 8539       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Hold Transfers                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 2033       ; 0        ; 64       ; 0        ;
; sys_clk             ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ;
; eth_rxc             ; eth_rxc             ; 33617      ; 5        ; 0        ; 0        ;
; sys_clk             ; eth_rxc             ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
; eth_rxc             ; sys_clk             ; 33         ; 0        ; 0        ; 0        ;
; sys_clk             ; sys_clk             ; 8539       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 137        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 137        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; sys_clk             ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1029  ; 1029 ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Nov 22 16:39:09 2025
Info: Command: quartus_sta eth_sdram_dac -c eth_sdram_dac
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_cll1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_pkl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'eth_sdram_dac.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_eth_top|u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.086
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.086        -0.086 sys_clk 
    Info (332119):     1.178         0.000 eth_rxc 
    Info (332119):    42.739         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.422
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.422         0.000 sys_clk 
    Info (332119):     0.444         0.000 eth_rxc 
    Info (332119):     0.453         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.919
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.919         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.128         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.624
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.624         0.000 eth_rxc 
    Info (332119):     9.493         0.000 sys_clk 
    Info (332119):    49.596         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_eth_top|u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.268
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.268         0.000 sys_clk 
    Info (332119):     1.754         0.000 eth_rxc 
    Info (332119):    43.237         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.396
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.396         0.000 eth_rxc 
    Info (332119):     0.401         0.000 altera_reserved_tck 
    Info (332119):     0.401         0.000 sys_clk 
Info (332146): Worst-case recovery slack is 48.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.185         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.028
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.028         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.633
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.633         0.000 eth_rxc 
    Info (332119):     9.455         0.000 sys_clk 
    Info (332119):    49.488         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_eth_top|u_pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_pll_clk|altpll_component|auto_generated|pll1|clk[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Fall) to eth_rxc (Rise) (setup and hold)
    Critical Warning (332169): From eth_rxc (Rise) to sys_clk (Rise) (setup and hold)
    Critical Warning (332169): From sys_clk (Rise) to sys_clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.132         0.000 sys_clk 
    Info (332119):     3.102         0.000 eth_rxc 
    Info (332119):    46.983         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.151         0.000 sys_clk 
    Info (332119):     0.165         0.000 eth_rxc 
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.264         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.494
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.494         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 3.348
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.348         0.000 eth_rxc 
    Info (332119):     9.328         0.000 sys_clk 
    Info (332119):    49.486         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Sat Nov 22 16:39:12 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


