`include "pyc_reg.v"
`include "pyc_fifo.v"

`include "pyc_byte_mem.v"

// Generated by pyc-compile (pyCircuit)
// Module: JitControlFlow

module JitControlFlow (
  input [7:0] a,
  input [7:0] b,
  output [7:0] out
);

wire [7:0] a__jit_control_flow__L7; // pyc.name="a__jit_control_flow__L7"
wire [7:0] acc__jit_control_flow__L16; // pyc.name="acc__jit_control_flow__L16"
wire [7:0] acc__jit_control_flow__L17; // pyc.name="acc__jit_control_flow__L17"
wire [7:0] acc__jit_control_flow__L18; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] acc__jit_control_flow__L18_2; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] acc__jit_control_flow__L18_3; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] acc__jit_control_flow__L18_4; // pyc.name="acc__jit_control_flow__L18"
wire [7:0] b__jit_control_flow__L8; // pyc.name="b__jit_control_flow__L8"
wire [8:0] pyc_add_10; // op=pyc.add
wire [8:0] pyc_add_11; // op=pyc.add
wire [7:0] pyc_add_13; // op=pyc.add
wire [7:0] pyc_add_14; // op=pyc.add
wire [7:0] pyc_add_16; // op=pyc.add
wire [7:0] pyc_add_17; // op=pyc.add
wire [7:0] pyc_add_18; // op=pyc.add
wire [7:0] pyc_add_19; // op=pyc.add
wire [7:0] pyc_add_4; // op=pyc.add
wire [7:0] pyc_comb_20; // op=pyc.comb
wire [7:0] pyc_constant_1; // op=pyc.constant
wire [7:0] pyc_constant_2; // op=pyc.constant
wire [8:0] pyc_constant_3; // op=pyc.constant
wire pyc_extract_12; // op=pyc.extract
wire [6:0] pyc_extract_5; // op=pyc.extract
wire [7:0] pyc_mux_15; // op=pyc.mux
wire [8:0] pyc_not_9; // op=pyc.not
wire [7:0] pyc_zext_6; // op=pyc.zext
wire [8:0] pyc_zext_7; // op=pyc.zext
wire [8:0] pyc_zext_8; // op=pyc.zext
wire [7:0] x__jit_control_flow__L10; // pyc.name="x__jit_control_flow__L10"
wire [7:0] x__jit_control_flow__L11; // pyc.name="x__jit_control_flow__L11"
wire [7:0] x__jit_control_flow__L12; // pyc.name="x__jit_control_flow__L12"
wire [7:0] x__jit_control_flow__L14; // pyc.name="x__jit_control_flow__L14"

// --- Combinational (netlist)
assign pyc_constant_1 = 8'd2;
assign pyc_constant_2 = 8'd1;
assign pyc_constant_3 = 9'd1;
assign a__jit_control_flow__L7 = a;
assign b__jit_control_flow__L8 = b;
assign pyc_add_4 = (a__jit_control_flow__L7 + b__jit_control_flow__L8);
assign pyc_extract_5 = pyc_add_4[7:1];
assign pyc_zext_6 = {{1{1'b0}}, pyc_extract_5};
assign x__jit_control_flow__L10 = pyc_zext_6;
assign pyc_zext_7 = {{1{1'b0}}, a__jit_control_flow__L7};
assign pyc_zext_8 = {{1{1'b0}}, b__jit_control_flow__L8};
assign pyc_not_9 = (~pyc_zext_8);
assign pyc_add_10 = (pyc_not_9 + pyc_constant_3);
assign pyc_add_11 = (pyc_zext_7 + pyc_add_10);
assign pyc_extract_12 = pyc_add_11[8];
assign pyc_add_13 = (x__jit_control_flow__L10 + pyc_constant_2);
assign x__jit_control_flow__L12 = pyc_add_13;
assign pyc_add_14 = (x__jit_control_flow__L10 + pyc_constant_1);
assign x__jit_control_flow__L14 = pyc_add_14;
assign pyc_mux_15 = (pyc_extract_12 ? x__jit_control_flow__L12 : x__jit_control_flow__L14);
assign x__jit_control_flow__L11 = pyc_mux_15;
assign acc__jit_control_flow__L16 = x__jit_control_flow__L11;
assign pyc_add_16 = (acc__jit_control_flow__L16 + pyc_constant_2);
assign acc__jit_control_flow__L18 = pyc_add_16;
assign pyc_add_17 = (acc__jit_control_flow__L18 + pyc_constant_2);
assign acc__jit_control_flow__L18_2 = pyc_add_17;
assign pyc_add_18 = (acc__jit_control_flow__L18_2 + pyc_constant_2);
assign acc__jit_control_flow__L18_3 = pyc_add_18;
assign pyc_add_19 = (acc__jit_control_flow__L18_3 + pyc_constant_2);
assign acc__jit_control_flow__L18_4 = pyc_add_19;
assign acc__jit_control_flow__L17 = acc__jit_control_flow__L18_4;
assign pyc_comb_20 = acc__jit_control_flow__L17;

assign out = pyc_comb_20;

endmodule

