{
  "name": "core::<core_simd::vector::Simd<i16, N> as core_simd::simd::num::int::SimdInt>::abs",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/simd/num/int.rs:279:13: 279:33",
  "mir": "fn core::<core_simd::vector::Simd<i16, N> as core_simd::simd::num::int::SimdInt>::abs(_1: core_simd::vector::Simd<i16, N>) -> core_simd::vector::Simd<i16, N> {\n    let mut _0: core_simd::vector::Simd<i16, N>;\n    let  _2: core_simd::vector::Simd<i16, N>;\n    let mut _3: core_simd::vector::Simd<i16, N>;\n    let mut _4: core_simd::vector::Simd<i16, N>;\n    debug self => _1;\n    debug m => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_simd::vector::Simd::<i16, N>::splat(<core_simd::vector::Simd<i16, N> as core_simd::simd::num::int::SimdInt>::abs::SHR) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = <core_simd::vector::Simd<i16, N> as ops::bit::Shr>::shr(_1, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        StorageLive(_4);\n        _4 = <core_simd::vector::Simd<i16, N> as ops::bit::BitXor>::bitxor(_1, _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = <core_simd::vector::Simd<i16, N> as ops::arith::Sub>::sub(move _4, _2) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}