// Seed: 3117692639
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  reg id_3;
  always @(posedge 1) begin
    id_2 <= 1'b0;
    id_1 <= id_3;
  end
endmodule
