

================================================================
== Vitis HLS Report for 'reduce_accum4_ii_is_3_Pipeline_1'
================================================================
* Date:           Sun Jul 10 12:43:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.100 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         1|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      19|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|      46|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_14_fu_152_p2    |         +|   0|  0|  10|           3|           1|
    |exitcond24_fu_146_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  19|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    3|          6|
    |empty_fu_46              |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_46  |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  reduce_accum4_ii_is_3_Pipeline_1|  return value|
|accum_3_0_out               |  out|   32|      ap_vld|                     accum_3_0_out|       pointer|
|accum_3_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_3_0_out|       pointer|
|accum_2_0_out               |  out|   32|      ap_vld|                     accum_2_0_out|       pointer|
|accum_2_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_2_0_out|       pointer|
|accum_1_0_out               |  out|   32|      ap_vld|                     accum_1_0_out|       pointer|
|accum_1_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_1_0_out|       pointer|
|accum_0_0_out               |  out|   32|      ap_vld|                     accum_0_0_out|       pointer|
|accum_0_0_out_ap_vld        |  out|    1|      ap_vld|                     accum_0_0_out|       pointer|
|accum_load_1145_out         |  out|   32|      ap_vld|               accum_load_1145_out|       pointer|
|accum_load_1145_out_ap_vld  |  out|    1|      ap_vld|               accum_load_1145_out|       pointer|
|accum_load_1041_out         |  out|   32|      ap_vld|               accum_load_1041_out|       pointer|
|accum_load_1041_out_ap_vld  |  out|    1|      ap_vld|               accum_load_1041_out|       pointer|
|accum_load_937_out          |  out|   32|      ap_vld|                accum_load_937_out|       pointer|
|accum_load_937_out_ap_vld   |  out|    1|      ap_vld|                accum_load_937_out|       pointer|
|accum_load33_out            |  out|   32|      ap_vld|                  accum_load33_out|       pointer|
|accum_load33_out_ap_vld     |  out|    1|      ap_vld|                  accum_load33_out|       pointer|
+----------------------------+-----+-----+------------+----------------------------------+--------------+

