{
    "DESIGN_NAME": "NeuralChip",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PERIOD": 100, 
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "FP_PDN_VOFFSET": 7,
    "FP_PDN_HOFFSET": 7,
    "FP_PDN_SKIPTRIM": true,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "pdk::sky130*": {
        "FP_CORE_UTIL": 70,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 100
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 80
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 100,
            "MAX_FANOUT_CONSTRAINT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 100
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 240.0,
        "FP_CORE_UTIL": 40,
        "MAX_FANOUT_CONSTRAINT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}