

================================================================
== Vitis HLS Report for 'node11'
================================================================
* Date:           Wed Oct  2 14:55:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.643 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1032|     1032|  3.437 us|  3.437 us|  1032|  1032|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |v149_generic_fmax_float_s_fu_572     |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_19_generic_fmax_float_s_fu_578  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_20_generic_fmax_float_s_fu_584  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_21_generic_fmax_float_s_fu_590  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_37_generic_fmax_float_s_fu_596  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_38_generic_fmax_float_s_fu_602  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_39_generic_fmax_float_s_fu_608  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_40_generic_fmax_float_s_fu_614  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_22_generic_fmax_float_s_fu_620  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_23_generic_fmax_float_s_fu_626  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_24_generic_fmax_float_s_fu_632  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_25_generic_fmax_float_s_fu_638  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_41_generic_fmax_float_s_fu_644  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_42_generic_fmax_float_s_fu_650  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_43_generic_fmax_float_s_fu_656  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_44_generic_fmax_float_s_fu_662  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_26_generic_fmax_float_s_fu_668  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_27_generic_fmax_float_s_fu_674  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_28_generic_fmax_float_s_fu_680  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_29_generic_fmax_float_s_fu_686  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_45_generic_fmax_float_s_fu_692  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v148_29_generic_fmax_float_s_fu_698  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v148_30_generic_fmax_float_s_fu_704  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v148_31_generic_fmax_float_s_fu_710  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_30_generic_fmax_float_s_fu_716  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_34_generic_fmax_float_s_fu_722  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_35_generic_fmax_float_s_fu_728  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_36_generic_fmax_float_s_fu_734  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v150_4_generic_fmax_float_s_fu_740   |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_31_generic_fmax_float_s_fu_746  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_32_generic_fmax_float_s_fu_752  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |v149_33_generic_fmax_float_s_fu_758  |generic_fmax_float_s  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +-------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop60_loop61_loop62  |     1030|     1030|         8|          1|          1|  1024|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      457|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|    11936|    -|
|Memory               |        0|     -|      256|      264|    0|
|Multiplexer          |        -|     -|        -|      468|    -|
|Register             |        -|     -|     4332|      832|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     4588|    13957|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------+---------+----+---+-----+-----+
    |               Instance              |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+----------------------+---------+----+---+-----+-----+
    |v149_generic_fmax_float_s_fu_572     |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_19_generic_fmax_float_s_fu_578  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_20_generic_fmax_float_s_fu_584  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_21_generic_fmax_float_s_fu_590  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_37_generic_fmax_float_s_fu_596  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_38_generic_fmax_float_s_fu_602  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_39_generic_fmax_float_s_fu_608  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_40_generic_fmax_float_s_fu_614  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_22_generic_fmax_float_s_fu_620  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_23_generic_fmax_float_s_fu_626  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_24_generic_fmax_float_s_fu_632  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_25_generic_fmax_float_s_fu_638  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_41_generic_fmax_float_s_fu_644  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_42_generic_fmax_float_s_fu_650  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_43_generic_fmax_float_s_fu_656  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_44_generic_fmax_float_s_fu_662  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_26_generic_fmax_float_s_fu_668  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_27_generic_fmax_float_s_fu_674  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_28_generic_fmax_float_s_fu_680  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_29_generic_fmax_float_s_fu_686  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_45_generic_fmax_float_s_fu_692  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v148_29_generic_fmax_float_s_fu_698  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v148_30_generic_fmax_float_s_fu_704  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v148_31_generic_fmax_float_s_fu_710  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_30_generic_fmax_float_s_fu_716  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_34_generic_fmax_float_s_fu_722  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_35_generic_fmax_float_s_fu_728  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_36_generic_fmax_float_s_fu_734  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v150_4_generic_fmax_float_s_fu_740   |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_31_generic_fmax_float_s_fu_746  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_32_generic_fmax_float_s_fu_752  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    |v149_33_generic_fmax_float_s_fu_758  |generic_fmax_float_s  |        0|   0|  0|  373|    0|
    +-------------------------------------+----------------------+---------+----+---+-----+-----+
    |Total                                |                      |        0|   0|  0|11936|    0|
    +-------------------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v140_U    |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_1_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_2_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_3_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_4_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_5_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_6_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |v140_7_U  |node11_v140_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                           |        0| 256| 264|    0|   512|  256|     8|        16384|
    +----------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln413_1_fu_801_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln413_fu_889_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln414_1_fu_854_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln415_fu_848_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln425_fu_949_p2               |         +|   0|  0|  13|           6|           6|
    |v142_2_fu_913_p2                  |         +|   0|  0|  12|           5|           1|
    |and_ln413_fu_828_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1038                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_1053                 |       and|   0|  0|   2|           1|           1|
    |cmp25_fu_934_p2                   |      icmp|   0|  0|  12|           5|           1|
    |cmp53_3_fu_940_p2                 |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln413_fu_795_p2              |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln414_fu_810_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln415_fu_822_p2              |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |        or|   0|  0|   2|           1|           1|
    |or_ln414_fu_834_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln413_1_fu_902_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln413_fu_895_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln414_1_fu_919_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln414_2_fu_860_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln414_fu_840_p3            |    select|   0|  0|   5|           1|           1|
    |v148_16_fu_1019_p3                |    select|   0|  0|  32|           1|          25|
    |v148_17_fu_1012_p3                |    select|   0|  0|  32|           1|          25|
    |v148_18_fu_1005_p3                |    select|   0|  0|  32|           1|          25|
    |v148_19_fu_1026_p3                |    select|   0|  0|  32|           1|          25|
    |v148_1_fu_984_p3                  |    select|   0|  0|  32|           1|          25|
    |v148_2_fu_977_p3                  |    select|   0|  0|  32|           1|          25|
    |v148_3_fu_998_p3                  |    select|   0|  0|  32|           1|          25|
    |v148_fu_991_p3                    |    select|   0|  0|  32|           1|          25|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln413_fu_816_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 457|          98|         265|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v141_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_v142_load              |   9|          2|    5|         10|
    |ap_sig_allocacmp_v143_load              |   9|          2|    5|         10|
    |indvar_flatten12_fu_160                 |   9|          2|   11|         22|
    |indvar_flatten_fu_152                   |   9|          2|   10|         20|
    |v141_fu_156                             |   9|          2|    3|          6|
    |v142_fu_148                             |   9|          2|    5|         10|
    |v143_fu_144                             |   9|          2|    5|         10|
    |v348_0_0_blk_n                          |   9|          2|    1|          2|
    |v348_0_1_blk_n                          |   9|          2|    1|          2|
    |v348_0_2_blk_n                          |   9|          2|    1|          2|
    |v348_0_3_blk_n                          |   9|          2|    1|          2|
    |v348_1_0_blk_n                          |   9|          2|    1|          2|
    |v348_1_1_blk_n                          |   9|          2|    1|          2|
    |v348_1_2_blk_n                          |   9|          2|    1|          2|
    |v348_1_3_blk_n                          |   9|          2|    1|          2|
    |v350_0_0_0_blk_n                        |   9|          2|    1|          2|
    |v350_0_0_1_blk_n                        |   9|          2|    1|          2|
    |v350_0_0_2_blk_n                        |   9|          2|    1|          2|
    |v350_0_0_3_blk_n                        |   9|          2|    1|          2|
    |v350_0_1_0_blk_n                        |   9|          2|    1|          2|
    |v350_0_1_1_blk_n                        |   9|          2|    1|          2|
    |v350_0_1_2_blk_n                        |   9|          2|    1|          2|
    |v350_0_1_3_blk_n                        |   9|          2|    1|          2|
    |v350_0_2_0_blk_n                        |   9|          2|    1|          2|
    |v350_0_2_1_blk_n                        |   9|          2|    1|          2|
    |v350_0_2_2_blk_n                        |   9|          2|    1|          2|
    |v350_0_2_3_blk_n                        |   9|          2|    1|          2|
    |v350_0_3_0_blk_n                        |   9|          2|    1|          2|
    |v350_0_3_1_blk_n                        |   9|          2|    1|          2|
    |v350_0_3_2_blk_n                        |   9|          2|    1|          2|
    |v350_0_3_3_blk_n                        |   9|          2|    1|          2|
    |v350_1_0_0_blk_n                        |   9|          2|    1|          2|
    |v350_1_0_1_blk_n                        |   9|          2|    1|          2|
    |v350_1_0_2_blk_n                        |   9|          2|    1|          2|
    |v350_1_0_3_blk_n                        |   9|          2|    1|          2|
    |v350_1_1_0_blk_n                        |   9|          2|    1|          2|
    |v350_1_1_1_blk_n                        |   9|          2|    1|          2|
    |v350_1_1_2_blk_n                        |   9|          2|    1|          2|
    |v350_1_1_3_blk_n                        |   9|          2|    1|          2|
    |v350_1_2_0_blk_n                        |   9|          2|    1|          2|
    |v350_1_2_1_blk_n                        |   9|          2|    1|          2|
    |v350_1_2_2_blk_n                        |   9|          2|    1|          2|
    |v350_1_2_3_blk_n                        |   9|          2|    1|          2|
    |v350_1_3_0_blk_n                        |   9|          2|    1|          2|
    |v350_1_3_1_blk_n                        |   9|          2|    1|          2|
    |v350_1_3_2_blk_n                        |   9|          2|    1|          2|
    |v350_1_3_3_blk_n                        |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 468|        104|  110|        220|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |and_ln413_reg_1238                      |   1|   0|    1|          0|
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg              |   1|   0|    1|          0|
    |cmp25_reg_1248                          |   1|   0|    1|          0|
    |cmp53_3_reg_1260                        |   1|   0|    1|          0|
    |icmp_ln413_reg_1228                     |   1|   0|    1|          0|
    |icmp_ln414_reg_1232                     |   1|   0|    1|          0|
    |indvar_flatten12_fu_160                 |  11|   0|   11|          0|
    |indvar_flatten_fu_152                   |  10|   0|   10|          0|
    |select_ln414_reg_1243                   |   5|   0|    5|          0|
    |v140_1_addr_reg_1270                    |   6|   0|    6|          0|
    |v140_2_addr_reg_1276                    |   6|   0|    6|          0|
    |v140_3_addr_reg_1282                    |   6|   0|    6|          0|
    |v140_4_addr_reg_1288                    |   6|   0|    6|          0|
    |v140_5_addr_reg_1294                    |   6|   0|    6|          0|
    |v140_6_addr_reg_1300                    |   6|   0|    6|          0|
    |v140_7_addr_reg_1306                    |   6|   0|    6|          0|
    |v140_addr_reg_1264                      |   6|   0|    6|          0|
    |v141_fu_156                             |   3|   0|    3|          0|
    |v142_fu_148                             |   5|   0|    5|          0|
    |v143_fu_144                             |   5|   0|    5|          0|
    |v148_16_reg_1442                        |  32|   0|   32|          0|
    |v148_17_reg_1437                        |  32|   0|   32|          0|
    |v148_18_reg_1432                        |  32|   0|   32|          0|
    |v148_19_reg_1447                        |  32|   0|   32|          0|
    |v148_1_reg_1337                         |  32|   0|   32|          0|
    |v148_29_reg_1617                        |  32|   0|   32|          0|
    |v148_2_reg_1332                         |  32|   0|   32|          0|
    |v148_30_reg_1622                        |  32|   0|   32|          0|
    |v148_31_reg_1627                        |  32|   0|   32|          0|
    |v148_3_reg_1347                         |  32|   0|   32|          0|
    |v148_reg_1342                           |  32|   0|   32|          0|
    |v149_19_reg_1517                        |  32|   0|   32|          0|
    |v149_20_reg_1522                        |  32|   0|   32|          0|
    |v149_21_reg_1527                        |  32|   0|   32|          0|
    |v149_22_reg_1552                        |  32|   0|   32|          0|
    |v149_23_reg_1557                        |  32|   0|   32|          0|
    |v149_24_reg_1562                        |  32|   0|   32|          0|
    |v149_25_reg_1567                        |  32|   0|   32|          0|
    |v149_26_reg_1592                        |  32|   0|   32|          0|
    |v149_27_reg_1597                        |  32|   0|   32|          0|
    |v149_28_reg_1602                        |  32|   0|   32|          0|
    |v149_29_reg_1607                        |  32|   0|   32|          0|
    |v149_30_reg_1632                        |  32|   0|   32|          0|
    |v149_31_reg_1662                        |  32|   0|   32|          0|
    |v149_32_reg_1668                        |  32|   0|   32|          0|
    |v149_33_reg_1674                        |  32|   0|   32|          0|
    |v149_34_reg_1638                        |  32|   0|   32|          0|
    |v149_35_reg_1644                        |  32|   0|   32|          0|
    |v149_36_reg_1650                        |  32|   0|   32|          0|
    |v149_37_reg_1532                        |  32|   0|   32|          0|
    |v149_38_reg_1537                        |  32|   0|   32|          0|
    |v149_39_reg_1542                        |  32|   0|   32|          0|
    |v149_40_reg_1547                        |  32|   0|   32|          0|
    |v149_41_reg_1572                        |  32|   0|   32|          0|
    |v149_42_reg_1577                        |  32|   0|   32|          0|
    |v149_43_reg_1582                        |  32|   0|   32|          0|
    |v149_44_reg_1587                        |  32|   0|   32|          0|
    |v149_45_reg_1612                        |  32|   0|   32|          0|
    |v149_reg_1512                           |  32|   0|   32|          0|
    |v150_4_reg_1656                         |  32|   0|   32|          0|
    |v350_0_0_0_read_reg_1312                |  32|   0|   32|          0|
    |v350_0_0_1_read_reg_1352                |  32|   0|   32|          0|
    |v350_0_0_1_read_reg_1352_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_0_0_2_read_reg_1372                |  32|   0|   32|          0|
    |v350_0_0_3_read_reg_1392                |  32|   0|   32|          0|
    |v350_0_1_0_read_reg_1317                |  32|   0|   32|          0|
    |v350_0_1_1_read_reg_1357                |  32|   0|   32|          0|
    |v350_0_1_1_read_reg_1357_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_0_1_2_read_reg_1377                |  32|   0|   32|          0|
    |v350_0_1_3_read_reg_1397                |  32|   0|   32|          0|
    |v350_0_2_0_read_reg_1322                |  32|   0|   32|          0|
    |v350_0_2_1_read_reg_1362                |  32|   0|   32|          0|
    |v350_0_2_1_read_reg_1362_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_0_2_2_read_reg_1382                |  32|   0|   32|          0|
    |v350_0_2_3_read_reg_1402                |  32|   0|   32|          0|
    |v350_0_3_0_read_reg_1327                |  32|   0|   32|          0|
    |v350_0_3_1_read_reg_1367                |  32|   0|   32|          0|
    |v350_0_3_1_read_reg_1367_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_0_3_2_read_reg_1387                |  32|   0|   32|          0|
    |v350_0_3_3_read_reg_1407                |  32|   0|   32|          0|
    |v350_1_0_0_read_reg_1412                |  32|   0|   32|          0|
    |v350_1_0_1_read_reg_1452                |  32|   0|   32|          0|
    |v350_1_0_1_read_reg_1452_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_1_0_2_read_reg_1472                |  32|   0|   32|          0|
    |v350_1_0_3_read_reg_1492                |  32|   0|   32|          0|
    |v350_1_1_0_read_reg_1417                |  32|   0|   32|          0|
    |v350_1_1_1_read_reg_1457                |  32|   0|   32|          0|
    |v350_1_1_1_read_reg_1457_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_1_1_2_read_reg_1477                |  32|   0|   32|          0|
    |v350_1_1_3_read_reg_1497                |  32|   0|   32|          0|
    |v350_1_2_0_read_reg_1422                |  32|   0|   32|          0|
    |v350_1_2_1_read_reg_1462                |  32|   0|   32|          0|
    |v350_1_2_1_read_reg_1462_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_1_2_2_read_reg_1482                |  32|   0|   32|          0|
    |v350_1_2_3_read_reg_1502                |  32|   0|   32|          0|
    |v350_1_3_0_read_reg_1427                |  32|   0|   32|          0|
    |v350_1_3_1_read_reg_1467                |  32|   0|   32|          0|
    |v350_1_3_1_read_reg_1467_pp0_iter3_reg  |  32|   0|   32|          0|
    |v350_1_3_2_read_reg_1487                |  32|   0|   32|          0|
    |v350_1_3_3_read_reg_1507                |  32|   0|   32|          0|
    |cmp53_3_reg_1260                        |  64|  32|    1|          0|
    |icmp_ln413_reg_1228                     |  64|  32|    1|          0|
    |v140_1_addr_reg_1270                    |  64|  32|    6|          0|
    |v140_2_addr_reg_1276                    |  64|  32|    6|          0|
    |v140_3_addr_reg_1282                    |  64|  32|    6|          0|
    |v140_4_addr_reg_1288                    |  64|  32|    6|          0|
    |v140_5_addr_reg_1294                    |  64|  32|    6|          0|
    |v140_6_addr_reg_1300                    |  64|  32|    6|          0|
    |v140_7_addr_reg_1306                    |  64|  32|    6|          0|
    |v140_addr_reg_1264                      |  64|  32|    6|          0|
    |v350_0_0_2_read_reg_1372                |  64|  32|   32|          0|
    |v350_0_0_3_read_reg_1392                |  64|  32|   32|          0|
    |v350_0_1_2_read_reg_1377                |  64|  32|   32|          0|
    |v350_0_1_3_read_reg_1397                |  64|  32|   32|          0|
    |v350_0_2_2_read_reg_1382                |  64|  32|   32|          0|
    |v350_0_2_3_read_reg_1402                |  64|  32|   32|          0|
    |v350_0_3_2_read_reg_1387                |  64|  32|   32|          0|
    |v350_0_3_3_read_reg_1407                |  64|  32|   32|          0|
    |v350_1_0_2_read_reg_1472                |  64|  32|   32|          0|
    |v350_1_0_3_read_reg_1492                |  64|  32|   32|          0|
    |v350_1_1_2_read_reg_1477                |  64|  32|   32|          0|
    |v350_1_1_3_read_reg_1497                |  64|  32|   32|          0|
    |v350_1_2_2_read_reg_1482                |  64|  32|   32|          0|
    |v350_1_2_3_read_reg_1502                |  64|  32|   32|          0|
    |v350_1_3_2_read_reg_1487                |  64|  32|   32|          0|
    |v350_1_3_3_read_reg_1507                |  64|  32|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |4332| 832| 3230|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|        node11|  return value|
|v350_0_0_0_dout            |   in|   32|     ap_fifo|    v350_0_0_0|       pointer|
|v350_0_0_0_num_data_valid  |   in|   11|     ap_fifo|    v350_0_0_0|       pointer|
|v350_0_0_0_fifo_cap        |   in|   11|     ap_fifo|    v350_0_0_0|       pointer|
|v350_0_0_0_empty_n         |   in|    1|     ap_fifo|    v350_0_0_0|       pointer|
|v350_0_0_0_read            |  out|    1|     ap_fifo|    v350_0_0_0|       pointer|
|v350_0_1_0_dout            |   in|   32|     ap_fifo|    v350_0_1_0|       pointer|
|v350_0_1_0_num_data_valid  |   in|   11|     ap_fifo|    v350_0_1_0|       pointer|
|v350_0_1_0_fifo_cap        |   in|   11|     ap_fifo|    v350_0_1_0|       pointer|
|v350_0_1_0_empty_n         |   in|    1|     ap_fifo|    v350_0_1_0|       pointer|
|v350_0_1_0_read            |  out|    1|     ap_fifo|    v350_0_1_0|       pointer|
|v350_0_2_0_dout            |   in|   32|     ap_fifo|    v350_0_2_0|       pointer|
|v350_0_2_0_num_data_valid  |   in|   11|     ap_fifo|    v350_0_2_0|       pointer|
|v350_0_2_0_fifo_cap        |   in|   11|     ap_fifo|    v350_0_2_0|       pointer|
|v350_0_2_0_empty_n         |   in|    1|     ap_fifo|    v350_0_2_0|       pointer|
|v350_0_2_0_read            |  out|    1|     ap_fifo|    v350_0_2_0|       pointer|
|v350_0_3_0_dout            |   in|   32|     ap_fifo|    v350_0_3_0|       pointer|
|v350_0_3_0_num_data_valid  |   in|   11|     ap_fifo|    v350_0_3_0|       pointer|
|v350_0_3_0_fifo_cap        |   in|   11|     ap_fifo|    v350_0_3_0|       pointer|
|v350_0_3_0_empty_n         |   in|    1|     ap_fifo|    v350_0_3_0|       pointer|
|v350_0_3_0_read            |  out|    1|     ap_fifo|    v350_0_3_0|       pointer|
|v350_0_0_1_dout            |   in|   32|     ap_fifo|    v350_0_0_1|       pointer|
|v350_0_0_1_num_data_valid  |   in|   11|     ap_fifo|    v350_0_0_1|       pointer|
|v350_0_0_1_fifo_cap        |   in|   11|     ap_fifo|    v350_0_0_1|       pointer|
|v350_0_0_1_empty_n         |   in|    1|     ap_fifo|    v350_0_0_1|       pointer|
|v350_0_0_1_read            |  out|    1|     ap_fifo|    v350_0_0_1|       pointer|
|v350_0_1_1_dout            |   in|   32|     ap_fifo|    v350_0_1_1|       pointer|
|v350_0_1_1_num_data_valid  |   in|   11|     ap_fifo|    v350_0_1_1|       pointer|
|v350_0_1_1_fifo_cap        |   in|   11|     ap_fifo|    v350_0_1_1|       pointer|
|v350_0_1_1_empty_n         |   in|    1|     ap_fifo|    v350_0_1_1|       pointer|
|v350_0_1_1_read            |  out|    1|     ap_fifo|    v350_0_1_1|       pointer|
|v350_0_2_1_dout            |   in|   32|     ap_fifo|    v350_0_2_1|       pointer|
|v350_0_2_1_num_data_valid  |   in|   11|     ap_fifo|    v350_0_2_1|       pointer|
|v350_0_2_1_fifo_cap        |   in|   11|     ap_fifo|    v350_0_2_1|       pointer|
|v350_0_2_1_empty_n         |   in|    1|     ap_fifo|    v350_0_2_1|       pointer|
|v350_0_2_1_read            |  out|    1|     ap_fifo|    v350_0_2_1|       pointer|
|v350_0_3_1_dout            |   in|   32|     ap_fifo|    v350_0_3_1|       pointer|
|v350_0_3_1_num_data_valid  |   in|   11|     ap_fifo|    v350_0_3_1|       pointer|
|v350_0_3_1_fifo_cap        |   in|   11|     ap_fifo|    v350_0_3_1|       pointer|
|v350_0_3_1_empty_n         |   in|    1|     ap_fifo|    v350_0_3_1|       pointer|
|v350_0_3_1_read            |  out|    1|     ap_fifo|    v350_0_3_1|       pointer|
|v350_0_0_2_dout            |   in|   32|     ap_fifo|    v350_0_0_2|       pointer|
|v350_0_0_2_num_data_valid  |   in|   11|     ap_fifo|    v350_0_0_2|       pointer|
|v350_0_0_2_fifo_cap        |   in|   11|     ap_fifo|    v350_0_0_2|       pointer|
|v350_0_0_2_empty_n         |   in|    1|     ap_fifo|    v350_0_0_2|       pointer|
|v350_0_0_2_read            |  out|    1|     ap_fifo|    v350_0_0_2|       pointer|
|v350_0_1_2_dout            |   in|   32|     ap_fifo|    v350_0_1_2|       pointer|
|v350_0_1_2_num_data_valid  |   in|   11|     ap_fifo|    v350_0_1_2|       pointer|
|v350_0_1_2_fifo_cap        |   in|   11|     ap_fifo|    v350_0_1_2|       pointer|
|v350_0_1_2_empty_n         |   in|    1|     ap_fifo|    v350_0_1_2|       pointer|
|v350_0_1_2_read            |  out|    1|     ap_fifo|    v350_0_1_2|       pointer|
|v350_0_2_2_dout            |   in|   32|     ap_fifo|    v350_0_2_2|       pointer|
|v350_0_2_2_num_data_valid  |   in|   11|     ap_fifo|    v350_0_2_2|       pointer|
|v350_0_2_2_fifo_cap        |   in|   11|     ap_fifo|    v350_0_2_2|       pointer|
|v350_0_2_2_empty_n         |   in|    1|     ap_fifo|    v350_0_2_2|       pointer|
|v350_0_2_2_read            |  out|    1|     ap_fifo|    v350_0_2_2|       pointer|
|v350_0_3_2_dout            |   in|   32|     ap_fifo|    v350_0_3_2|       pointer|
|v350_0_3_2_num_data_valid  |   in|   11|     ap_fifo|    v350_0_3_2|       pointer|
|v350_0_3_2_fifo_cap        |   in|   11|     ap_fifo|    v350_0_3_2|       pointer|
|v350_0_3_2_empty_n         |   in|    1|     ap_fifo|    v350_0_3_2|       pointer|
|v350_0_3_2_read            |  out|    1|     ap_fifo|    v350_0_3_2|       pointer|
|v350_0_0_3_dout            |   in|   32|     ap_fifo|    v350_0_0_3|       pointer|
|v350_0_0_3_num_data_valid  |   in|   11|     ap_fifo|    v350_0_0_3|       pointer|
|v350_0_0_3_fifo_cap        |   in|   11|     ap_fifo|    v350_0_0_3|       pointer|
|v350_0_0_3_empty_n         |   in|    1|     ap_fifo|    v350_0_0_3|       pointer|
|v350_0_0_3_read            |  out|    1|     ap_fifo|    v350_0_0_3|       pointer|
|v350_0_1_3_dout            |   in|   32|     ap_fifo|    v350_0_1_3|       pointer|
|v350_0_1_3_num_data_valid  |   in|   11|     ap_fifo|    v350_0_1_3|       pointer|
|v350_0_1_3_fifo_cap        |   in|   11|     ap_fifo|    v350_0_1_3|       pointer|
|v350_0_1_3_empty_n         |   in|    1|     ap_fifo|    v350_0_1_3|       pointer|
|v350_0_1_3_read            |  out|    1|     ap_fifo|    v350_0_1_3|       pointer|
|v350_0_2_3_dout            |   in|   32|     ap_fifo|    v350_0_2_3|       pointer|
|v350_0_2_3_num_data_valid  |   in|   11|     ap_fifo|    v350_0_2_3|       pointer|
|v350_0_2_3_fifo_cap        |   in|   11|     ap_fifo|    v350_0_2_3|       pointer|
|v350_0_2_3_empty_n         |   in|    1|     ap_fifo|    v350_0_2_3|       pointer|
|v350_0_2_3_read            |  out|    1|     ap_fifo|    v350_0_2_3|       pointer|
|v350_0_3_3_dout            |   in|   32|     ap_fifo|    v350_0_3_3|       pointer|
|v350_0_3_3_num_data_valid  |   in|   11|     ap_fifo|    v350_0_3_3|       pointer|
|v350_0_3_3_fifo_cap        |   in|   11|     ap_fifo|    v350_0_3_3|       pointer|
|v350_0_3_3_empty_n         |   in|    1|     ap_fifo|    v350_0_3_3|       pointer|
|v350_0_3_3_read            |  out|    1|     ap_fifo|    v350_0_3_3|       pointer|
|v350_1_0_0_dout            |   in|   32|     ap_fifo|    v350_1_0_0|       pointer|
|v350_1_0_0_num_data_valid  |   in|   11|     ap_fifo|    v350_1_0_0|       pointer|
|v350_1_0_0_fifo_cap        |   in|   11|     ap_fifo|    v350_1_0_0|       pointer|
|v350_1_0_0_empty_n         |   in|    1|     ap_fifo|    v350_1_0_0|       pointer|
|v350_1_0_0_read            |  out|    1|     ap_fifo|    v350_1_0_0|       pointer|
|v350_1_1_0_dout            |   in|   32|     ap_fifo|    v350_1_1_0|       pointer|
|v350_1_1_0_num_data_valid  |   in|   11|     ap_fifo|    v350_1_1_0|       pointer|
|v350_1_1_0_fifo_cap        |   in|   11|     ap_fifo|    v350_1_1_0|       pointer|
|v350_1_1_0_empty_n         |   in|    1|     ap_fifo|    v350_1_1_0|       pointer|
|v350_1_1_0_read            |  out|    1|     ap_fifo|    v350_1_1_0|       pointer|
|v350_1_2_0_dout            |   in|   32|     ap_fifo|    v350_1_2_0|       pointer|
|v350_1_2_0_num_data_valid  |   in|   11|     ap_fifo|    v350_1_2_0|       pointer|
|v350_1_2_0_fifo_cap        |   in|   11|     ap_fifo|    v350_1_2_0|       pointer|
|v350_1_2_0_empty_n         |   in|    1|     ap_fifo|    v350_1_2_0|       pointer|
|v350_1_2_0_read            |  out|    1|     ap_fifo|    v350_1_2_0|       pointer|
|v350_1_3_0_dout            |   in|   32|     ap_fifo|    v350_1_3_0|       pointer|
|v350_1_3_0_num_data_valid  |   in|   11|     ap_fifo|    v350_1_3_0|       pointer|
|v350_1_3_0_fifo_cap        |   in|   11|     ap_fifo|    v350_1_3_0|       pointer|
|v350_1_3_0_empty_n         |   in|    1|     ap_fifo|    v350_1_3_0|       pointer|
|v350_1_3_0_read            |  out|    1|     ap_fifo|    v350_1_3_0|       pointer|
|v350_1_0_1_dout            |   in|   32|     ap_fifo|    v350_1_0_1|       pointer|
|v350_1_0_1_num_data_valid  |   in|   11|     ap_fifo|    v350_1_0_1|       pointer|
|v350_1_0_1_fifo_cap        |   in|   11|     ap_fifo|    v350_1_0_1|       pointer|
|v350_1_0_1_empty_n         |   in|    1|     ap_fifo|    v350_1_0_1|       pointer|
|v350_1_0_1_read            |  out|    1|     ap_fifo|    v350_1_0_1|       pointer|
|v350_1_1_1_dout            |   in|   32|     ap_fifo|    v350_1_1_1|       pointer|
|v350_1_1_1_num_data_valid  |   in|   11|     ap_fifo|    v350_1_1_1|       pointer|
|v350_1_1_1_fifo_cap        |   in|   11|     ap_fifo|    v350_1_1_1|       pointer|
|v350_1_1_1_empty_n         |   in|    1|     ap_fifo|    v350_1_1_1|       pointer|
|v350_1_1_1_read            |  out|    1|     ap_fifo|    v350_1_1_1|       pointer|
|v350_1_2_1_dout            |   in|   32|     ap_fifo|    v350_1_2_1|       pointer|
|v350_1_2_1_num_data_valid  |   in|   11|     ap_fifo|    v350_1_2_1|       pointer|
|v350_1_2_1_fifo_cap        |   in|   11|     ap_fifo|    v350_1_2_1|       pointer|
|v350_1_2_1_empty_n         |   in|    1|     ap_fifo|    v350_1_2_1|       pointer|
|v350_1_2_1_read            |  out|    1|     ap_fifo|    v350_1_2_1|       pointer|
|v350_1_3_1_dout            |   in|   32|     ap_fifo|    v350_1_3_1|       pointer|
|v350_1_3_1_num_data_valid  |   in|   11|     ap_fifo|    v350_1_3_1|       pointer|
|v350_1_3_1_fifo_cap        |   in|   11|     ap_fifo|    v350_1_3_1|       pointer|
|v350_1_3_1_empty_n         |   in|    1|     ap_fifo|    v350_1_3_1|       pointer|
|v350_1_3_1_read            |  out|    1|     ap_fifo|    v350_1_3_1|       pointer|
|v350_1_0_2_dout            |   in|   32|     ap_fifo|    v350_1_0_2|       pointer|
|v350_1_0_2_num_data_valid  |   in|   11|     ap_fifo|    v350_1_0_2|       pointer|
|v350_1_0_2_fifo_cap        |   in|   11|     ap_fifo|    v350_1_0_2|       pointer|
|v350_1_0_2_empty_n         |   in|    1|     ap_fifo|    v350_1_0_2|       pointer|
|v350_1_0_2_read            |  out|    1|     ap_fifo|    v350_1_0_2|       pointer|
|v350_1_1_2_dout            |   in|   32|     ap_fifo|    v350_1_1_2|       pointer|
|v350_1_1_2_num_data_valid  |   in|   11|     ap_fifo|    v350_1_1_2|       pointer|
|v350_1_1_2_fifo_cap        |   in|   11|     ap_fifo|    v350_1_1_2|       pointer|
|v350_1_1_2_empty_n         |   in|    1|     ap_fifo|    v350_1_1_2|       pointer|
|v350_1_1_2_read            |  out|    1|     ap_fifo|    v350_1_1_2|       pointer|
|v350_1_2_2_dout            |   in|   32|     ap_fifo|    v350_1_2_2|       pointer|
|v350_1_2_2_num_data_valid  |   in|   11|     ap_fifo|    v350_1_2_2|       pointer|
|v350_1_2_2_fifo_cap        |   in|   11|     ap_fifo|    v350_1_2_2|       pointer|
|v350_1_2_2_empty_n         |   in|    1|     ap_fifo|    v350_1_2_2|       pointer|
|v350_1_2_2_read            |  out|    1|     ap_fifo|    v350_1_2_2|       pointer|
|v350_1_3_2_dout            |   in|   32|     ap_fifo|    v350_1_3_2|       pointer|
|v350_1_3_2_num_data_valid  |   in|   11|     ap_fifo|    v350_1_3_2|       pointer|
|v350_1_3_2_fifo_cap        |   in|   11|     ap_fifo|    v350_1_3_2|       pointer|
|v350_1_3_2_empty_n         |   in|    1|     ap_fifo|    v350_1_3_2|       pointer|
|v350_1_3_2_read            |  out|    1|     ap_fifo|    v350_1_3_2|       pointer|
|v350_1_0_3_dout            |   in|   32|     ap_fifo|    v350_1_0_3|       pointer|
|v350_1_0_3_num_data_valid  |   in|   11|     ap_fifo|    v350_1_0_3|       pointer|
|v350_1_0_3_fifo_cap        |   in|   11|     ap_fifo|    v350_1_0_3|       pointer|
|v350_1_0_3_empty_n         |   in|    1|     ap_fifo|    v350_1_0_3|       pointer|
|v350_1_0_3_read            |  out|    1|     ap_fifo|    v350_1_0_3|       pointer|
|v350_1_1_3_dout            |   in|   32|     ap_fifo|    v350_1_1_3|       pointer|
|v350_1_1_3_num_data_valid  |   in|   11|     ap_fifo|    v350_1_1_3|       pointer|
|v350_1_1_3_fifo_cap        |   in|   11|     ap_fifo|    v350_1_1_3|       pointer|
|v350_1_1_3_empty_n         |   in|    1|     ap_fifo|    v350_1_1_3|       pointer|
|v350_1_1_3_read            |  out|    1|     ap_fifo|    v350_1_1_3|       pointer|
|v350_1_2_3_dout            |   in|   32|     ap_fifo|    v350_1_2_3|       pointer|
|v350_1_2_3_num_data_valid  |   in|   11|     ap_fifo|    v350_1_2_3|       pointer|
|v350_1_2_3_fifo_cap        |   in|   11|     ap_fifo|    v350_1_2_3|       pointer|
|v350_1_2_3_empty_n         |   in|    1|     ap_fifo|    v350_1_2_3|       pointer|
|v350_1_2_3_read            |  out|    1|     ap_fifo|    v350_1_2_3|       pointer|
|v350_1_3_3_dout            |   in|   32|     ap_fifo|    v350_1_3_3|       pointer|
|v350_1_3_3_num_data_valid  |   in|   11|     ap_fifo|    v350_1_3_3|       pointer|
|v350_1_3_3_fifo_cap        |   in|   11|     ap_fifo|    v350_1_3_3|       pointer|
|v350_1_3_3_empty_n         |   in|    1|     ap_fifo|    v350_1_3_3|       pointer|
|v350_1_3_3_read            |  out|    1|     ap_fifo|    v350_1_3_3|       pointer|
|v348_0_0_din               |  out|   32|     ap_fifo|      v348_0_0|       pointer|
|v348_0_0_num_data_valid    |   in|    7|     ap_fifo|      v348_0_0|       pointer|
|v348_0_0_fifo_cap          |   in|    7|     ap_fifo|      v348_0_0|       pointer|
|v348_0_0_full_n            |   in|    1|     ap_fifo|      v348_0_0|       pointer|
|v348_0_0_write             |  out|    1|     ap_fifo|      v348_0_0|       pointer|
|v348_0_1_din               |  out|   32|     ap_fifo|      v348_0_1|       pointer|
|v348_0_1_num_data_valid    |   in|    7|     ap_fifo|      v348_0_1|       pointer|
|v348_0_1_fifo_cap          |   in|    7|     ap_fifo|      v348_0_1|       pointer|
|v348_0_1_full_n            |   in|    1|     ap_fifo|      v348_0_1|       pointer|
|v348_0_1_write             |  out|    1|     ap_fifo|      v348_0_1|       pointer|
|v348_0_2_din               |  out|   32|     ap_fifo|      v348_0_2|       pointer|
|v348_0_2_num_data_valid    |   in|    7|     ap_fifo|      v348_0_2|       pointer|
|v348_0_2_fifo_cap          |   in|    7|     ap_fifo|      v348_0_2|       pointer|
|v348_0_2_full_n            |   in|    1|     ap_fifo|      v348_0_2|       pointer|
|v348_0_2_write             |  out|    1|     ap_fifo|      v348_0_2|       pointer|
|v348_0_3_din               |  out|   32|     ap_fifo|      v348_0_3|       pointer|
|v348_0_3_num_data_valid    |   in|    7|     ap_fifo|      v348_0_3|       pointer|
|v348_0_3_fifo_cap          |   in|    7|     ap_fifo|      v348_0_3|       pointer|
|v348_0_3_full_n            |   in|    1|     ap_fifo|      v348_0_3|       pointer|
|v348_0_3_write             |  out|    1|     ap_fifo|      v348_0_3|       pointer|
|v348_1_0_din               |  out|   32|     ap_fifo|      v348_1_0|       pointer|
|v348_1_0_num_data_valid    |   in|    7|     ap_fifo|      v348_1_0|       pointer|
|v348_1_0_fifo_cap          |   in|    7|     ap_fifo|      v348_1_0|       pointer|
|v348_1_0_full_n            |   in|    1|     ap_fifo|      v348_1_0|       pointer|
|v348_1_0_write             |  out|    1|     ap_fifo|      v348_1_0|       pointer|
|v348_1_1_din               |  out|   32|     ap_fifo|      v348_1_1|       pointer|
|v348_1_1_num_data_valid    |   in|    7|     ap_fifo|      v348_1_1|       pointer|
|v348_1_1_fifo_cap          |   in|    7|     ap_fifo|      v348_1_1|       pointer|
|v348_1_1_full_n            |   in|    1|     ap_fifo|      v348_1_1|       pointer|
|v348_1_1_write             |  out|    1|     ap_fifo|      v348_1_1|       pointer|
|v348_1_2_din               |  out|   32|     ap_fifo|      v348_1_2|       pointer|
|v348_1_2_num_data_valid    |   in|    7|     ap_fifo|      v348_1_2|       pointer|
|v348_1_2_fifo_cap          |   in|    7|     ap_fifo|      v348_1_2|       pointer|
|v348_1_2_full_n            |   in|    1|     ap_fifo|      v348_1_2|       pointer|
|v348_1_2_write             |  out|    1|     ap_fifo|      v348_1_2|       pointer|
|v348_1_3_din               |  out|   32|     ap_fifo|      v348_1_3|       pointer|
|v348_1_3_num_data_valid    |   in|    7|     ap_fifo|      v348_1_3|       pointer|
|v348_1_3_fifo_cap          |   in|    7|     ap_fifo|      v348_1_3|       pointer|
|v348_1_3_full_n            |   in|    1|     ap_fifo|      v348_1_3|       pointer|
|v348_1_3_write             |  out|    1|     ap_fifo|      v348_1_3|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

