{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454395309485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454395309485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 22:41:49 2016 " "Processing started: Mon Feb 01 22:41:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454395309485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454395309485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_core -c simple_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_core -c simple_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454395309485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1454395310546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_reg_file " "Found entity 1: simple_reg_file" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454395326184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454395326184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_imem " "Found entity 1: simple_imem" {  } { { "../src/simple_imem.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_imem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454395326186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454395326186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_definitions (SystemVerilog) " "Found design unit 1: simple_definitions (SystemVerilog)" {  } { { "../src/simple_definitions.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_definitions.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454395326188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454395326188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_core " "Found entity 1: simple_core" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454395326189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454395326189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ayan7852/documents/cse 141l/ucsdcse141l-labs/lab2/simple_core/src/simple_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_alu " "Found entity 1: simple_alu" {  } { { "../src/simple_alu.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454395326191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454395326191 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_result_valid simple_core.sv(69) " "Verilog HDL Implicit Net warning at simple_core.sv(69): created implicit net for \"alu_result_valid\"" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454395326192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_core " "Elaborating entity \"simple_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454395326232 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rf_wen simple_core.sv(27) " "Verilog HDL or VHDL warning at simple_core.sv(27): object \"rf_wen\" assigned a value but never read" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1454395326234 "|simple_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 simple_core.sv(43) " "Verilog HDL assignment warning at simple_core.sv(43): truncated value with size 32 to match size of target (3)" {  } { { "../src/simple_core.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1454395326234 "|simple_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_imem simple_imem:imem " "Elaborating entity \"simple_imem\" for hierarchy \"simple_imem:imem\"" {  } { { "../src/simple_core.sv" "imem" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454395326235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_reg_file simple_reg_file:rf " "Elaborating entity \"simple_reg_file\" for hierarchy \"simple_reg_file:rf\"" {  } { { "../src/simple_core.sv" "rf" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454395326237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RF.data_a 0 simple_reg_file.sv(23) " "Net \"RF.data_a\" at simple_reg_file.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1454395326238 "|simple_core|simple_reg_file:rf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RF.waddr_a 0 simple_reg_file.sv(23) " "Net \"RF.waddr_a\" at simple_reg_file.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1454395326238 "|simple_core|simple_reg_file:rf"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RF.we_a 0 simple_reg_file.sv(23) " "Net \"RF.we_a\" at simple_reg_file.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "../src/simple_reg_file.sv" "" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1454395326238 "|simple_core|simple_reg_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_alu simple_alu:alu " "Elaborating entity \"simple_alu\" for hierarchy \"simple_alu:alu\"" {  } { { "../src/simple_core.sv" "alu" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_core.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454395326240 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "simple_reg_file:rf\|RF " "RAM logic \"simple_reg_file:rf\|RF\" is uninferred due to inappropriate RAM size" {  } { { "../src/simple_reg_file.sv" "RF" { Text "C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/src/simple_reg_file.sv" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1454395326748 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1454395326748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1454395327228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1454395327845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1454395327845 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1454395327922 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1454395327922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1454395327922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1454395327922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454395327971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 22:42:07 2016 " "Processing ended: Mon Feb 01 22:42:07 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454395327971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454395327971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454395327971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454395327971 ""}
