The project is the design of Digital clock, Alarm, Stop watch, Timer using verilog in Basys3 FPGA board. 
# Digital_Clock:
First set the timeDigital clock runs with a precision of 1 second. It is 24 hour clock. Minutes and Hours will be displayed on 7-segment display of the Basys-3 board. Seconds will be displayed with leds on the board.
# Alarm:
If the alarm
