# Verilog-CPU
This pipelined CPU design optimizes instruction throughput by processing multiple instructions concurrently while effectively handling data and control hazards, ensuring robust performance and correctness.
