Analysis & Synthesis report for cpu_phase2
Thu Mar 20 15:12:31 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Mar 20 15:12:31 2025           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; cpu_phase2                                  ;
; Top-level Entity Name       ; datapath                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; datapath           ; cpu_phase2         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 20 15:12:22 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_phase2 -c cpu_phase2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file subtraction_tb.v
    Info (12023): Found entity 1: subtraction_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file subtraction.v
    Info (12023): Found entity 1: subtraction File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/subtraction.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shr_tb.v
    Info (12023): Found entity 1: shr_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shr_bits.v
    Info (12023): Found entity 1: shr_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shr_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shra_tb.v
    Info (12023): Found entity 1: shra_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shra_bits.v
    Info (12023): Found entity 1: shra_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shra_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shl_tb.v
    Info (12023): Found entity 1: shl_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shl_bits.v
    Info (12023): Found entity 1: shl_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shl_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shla_tb.v
    Info (12023): Found entity 1: shla_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shla_bits.v
    Info (12023): Found entity 1: shla_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/shla_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ror_tb.v
    Info (12023): Found entity 1: ror_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ror_bits.v
    Info (12023): Found entity 1: ror_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ror_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rol_tb.v
    Info (12023): Found entity 1: rol_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rol_bits.v
    Info (12023): Found entity 1: rol_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/rol_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file or_tb.v
    Info (12023): Found entity 1: or_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file or_bits.v
    Info (12023): Found entity 1: or_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/or_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file not_tb.v
    Info (12023): Found entity 1: not_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file not_bits.v
    Info (12023): Found entity 1: not_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/not_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file negate_tb.v
    Info (12023): Found entity 1: negate_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file negate_bits.v
    Info (12023): Found entity 1: negate_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/negate_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux_2_1.v
    Info (12023): Found entity 1: mux_2_1 File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/mux_2_1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file multiplication_tb.v
    Info (12023): Found entity 1: multiplication_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/multiplication_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file encoder_32_5.v
    Info (12023): Found entity 1: encoder_32_5 File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/encoder_32_5.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file division_tb.v
    Info (12023): Found entity 1: division_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file division.v
    Info (12023): Found entity 1: division File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/division.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/datapath.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/bus.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file booth_multiplier.v
    Info (12023): Found entity 1: booth_multiplier File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/booth_multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_tb.v
    Info (12023): Found entity 1: and_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_bits.v
    Info (12023): Found entity 1: and_bits File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/and_bits.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file addition_tb.v
    Info (12023): Found entity 1: addition_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition_tb.v Line: 2
Info (12021): Found 3 design units, including 3 entities, in source file addition.v
    Info (12023): Found entity 1: addition File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v Line: 4
    Info (12023): Found entity 2: CLA16 File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v Line: 33
    Info (12023): Found entity 3: CLA4 File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/addition.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ld_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file decoder_4_16.v
    Info (12023): Found entity 1: decoder_4_16 File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/decoder_4_16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file select_and_encode.v
    Info (12023): Found entity 1: select_and_encode File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/select_and_encode.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ldi_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file con_logic.v
    Info (12023): Found entity 1: con_logic File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/con_logic.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file decoder_2_4.v
    Info (12023): Found entity 1: decoder_2_4 File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/decoder_2_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file br_tb.v
    Info (12023): Found entity 1: br_tb File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/br_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ff_logic.v
    Info (12023): Found entity 1: ff_logic File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/ff_logic.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at alu.v(49): created implicit net for "sub_cout" File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 49
Error (10137): Verilog HDL Procedural Assignment error at alu.v(114): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 114
Error (10137): Verilog HDL Procedural Assignment error at alu.v(115): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 115
Error (10137): Verilog HDL Procedural Assignment error at alu.v(119): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 119
Error (10137): Verilog HDL Procedural Assignment error at alu.v(120): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 120
Error (10137): Verilog HDL Procedural Assignment error at alu.v(124): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 124
Error (10137): Verilog HDL Procedural Assignment error at alu.v(125): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 125
Error (10137): Verilog HDL Procedural Assignment error at alu.v(129): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 129
Error (10137): Verilog HDL Procedural Assignment error at alu.v(130): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 130
Error (10137): Verilog HDL Procedural Assignment error at alu.v(134): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 134
Error (10137): Verilog HDL Procedural Assignment error at alu.v(135): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 135
Error (10137): Verilog HDL Procedural Assignment error at alu.v(139): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 139
Error (10137): Verilog HDL Procedural Assignment error at alu.v(140): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 140
Error (10137): Verilog HDL Procedural Assignment error at alu.v(144): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 144
Error (10137): Verilog HDL Procedural Assignment error at alu.v(145): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 145
Error (10137): Verilog HDL Procedural Assignment error at alu.v(149): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 149
Error (10137): Verilog HDL Procedural Assignment error at alu.v(150): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 150
Error (10137): Verilog HDL Procedural Assignment error at alu.v(154): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 154
Error (10137): Verilog HDL Procedural Assignment error at alu.v(155): object "ResultHi" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 155
Error (10137): Verilog HDL Procedural Assignment error at alu.v(159): object "ResultLo" on left-hand side of assignment must have a variable data type File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/alu.v Line: 159
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/output_files/cpu_phase2.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings
    Error: Peak virtual memory: 4774 megabytes
    Error: Processing ended: Thu Mar 20 15:12:31 2025
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/elec374/cpu_project/phase2/output_files/cpu_phase2.map.smsg.


