#ifndef __SOC_ISP_CVDR_INTERFACE_H__
#define __SOC_ISP_CVDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_ADDR(base) ((base) + (0x0))
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_EN_ADDR(base) ((base) + (0x4))
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_ADDR(base) ((base) + (0x8))
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_ADDR(base) ((base) + (0xC))
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_ADDR(base) ((base) + (0x10))
#define SOC_ISP_CVDR_CVDR_RT_OTHER_RO_ADDR(base) ((base) + (0x14))
#define SOC_ISP_CVDR_CVDR_RT_OTHER_RW_ADDR(base) ((base) + (0x18))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_ADDR(base) ((base) + (0x11C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_16_ADDR(base) ((base) + (0x120))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_16_ADDR(base) ((base) + (0x124))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_ADDR(base) ((base) + (0x128))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_ADDR(base) ((base) + (0x12C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_17_ADDR(base) ((base) + (0x130))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_17_ADDR(base) ((base) + (0x134))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_ADDR(base) ((base) + (0x138))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_ADDR(base) ((base) + (0x13C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_18_ADDR(base) ((base) + (0x140))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_18_ADDR(base) ((base) + (0x144))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_ADDR(base) ((base) + (0x148))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_ADDR(base) ((base) + (0x14C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_19_ADDR(base) ((base) + (0x150))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_19_ADDR(base) ((base) + (0x154))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_ADDR(base) ((base) + (0x158))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_ADDR(base) ((base) + (0x15C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_20_ADDR(base) ((base) + (0x160))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_20_ADDR(base) ((base) + (0x164))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_ADDR(base) ((base) + (0x168))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_ADDR(base) ((base) + (0x16C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_21_ADDR(base) ((base) + (0x170))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_21_ADDR(base) ((base) + (0x174))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_ADDR(base) ((base) + (0x178))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_ADDR(base) ((base) + (0x17C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_22_ADDR(base) ((base) + (0x180))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_22_ADDR(base) ((base) + (0x184))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_ADDR(base) ((base) + (0x188))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_ADDR(base) ((base) + (0x18C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_23_ADDR(base) ((base) + (0x190))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_23_ADDR(base) ((base) + (0x194))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_ADDR(base) ((base) + (0x198))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_ADDR(base) ((base) + (0x19C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_24_ADDR(base) ((base) + (0x1A0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_24_ADDR(base) ((base) + (0x1A4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_ADDR(base) ((base) + (0x1A8))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_ADDR(base) ((base) + (0x1BC))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_26_ADDR(base) ((base) + (0x1C0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_26_ADDR(base) ((base) + (0x1C4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_ADDR(base) ((base) + (0x1C8))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_ADDR(base) ((base) + (0x1CC))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_27_ADDR(base) ((base) + (0x1D0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_27_ADDR(base) ((base) + (0x1D4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_ADDR(base) ((base) + (0x1D8))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_ADDR(base) ((base) + (0x1DC))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_28_ADDR(base) ((base) + (0x1E0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_28_ADDR(base) ((base) + (0x1E4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_ADDR(base) ((base) + (0x1E8))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_ADDR(base) ((base) + (0x1FC))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_30_ADDR(base) ((base) + (0x200))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_30_ADDR(base) ((base) + (0x204))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_ADDR(base) ((base) + (0x208))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_ADDR(base) ((base) + (0x20C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_31_ADDR(base) ((base) + (0x210))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_31_ADDR(base) ((base) + (0x214))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_ADDR(base) ((base) + (0x218))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_ADDR(base) ((base) + (0x21C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_32_ADDR(base) ((base) + (0x220))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_32_ADDR(base) ((base) + (0x224))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_ADDR(base) ((base) + (0x228))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_ADDR(base) ((base) + (0x22C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_33_ADDR(base) ((base) + (0x230))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_33_ADDR(base) ((base) + (0x234))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_ADDR(base) ((base) + (0x238))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_ADDR(base) ((base) + (0x25C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_36_ADDR(base) ((base) + (0x260))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_36_ADDR(base) ((base) + (0x264))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_ADDR(base) ((base) + (0x268))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_ADDR(base) ((base) + (0x26C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_37_ADDR(base) ((base) + (0x270))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_37_ADDR(base) ((base) + (0x274))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_ADDR(base) ((base) + (0x278))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_ADDR(base) ((base) + (0x27C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_38_ADDR(base) ((base) + (0x280))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_38_ADDR(base) ((base) + (0x284))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_ADDR(base) ((base) + (0x288))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_ADDR(base) ((base) + (0x28C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_39_ADDR(base) ((base) + (0x290))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_39_ADDR(base) ((base) + (0x294))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_ADDR(base) ((base) + (0x298))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_ADDR(base) ((base) + (0x35C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_52_ADDR(base) ((base) + (0x360))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_52_ADDR(base) ((base) + (0x364))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_ADDR(base) ((base) + (0x368))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_ADDR(base) ((base) + (0x36C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_53_ADDR(base) ((base) + (0x370))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_53_ADDR(base) ((base) + (0x374))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_ADDR(base) ((base) + (0x378))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_ADDR(base) ((base) + (0x39C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_56_ADDR(base) ((base) + (0x3A0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_56_ADDR(base) ((base) + (0x3A4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_ADDR(base) ((base) + (0x3A8))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_ADDR(base) ((base) + (0x3AC))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_57_ADDR(base) ((base) + (0x3B0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_57_ADDR(base) ((base) + (0x3B4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_ADDR(base) ((base) + (0x3B8))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_ADDR(base) ((base) + (0x440))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_ADDR(base) ((base) + (0x444))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_ADDR(base) ((base) + (0x448))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_ADDR(base) ((base) + (0x44C))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_ADDR(base) ((base) + (0x450))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_ADDR(base) ((base) + (0x454))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_ADDR(base) ((base) + (0x458))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_ADDR(base) ((base) + (0x45C))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_ADDR(base) ((base) + (0x460))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_ADDR(base) ((base) + (0x468))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_ADDR(base) ((base) + (0x46C))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_ADDR(base) ((base) + (0x470))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_ADDR(base) ((base) + (0x478))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_ADDR(base) ((base) + (0x47C))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_ADDR(base) ((base) + (0x480))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_ADDR(base) ((base) + (0x484))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_ADDR(base) ((base) + (0x490))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_ADDR(base) ((base) + (0x494))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_ADDR(base) ((base) + (0x498))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_ADDR(base) ((base) + (0x49C))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_ADDR(base) ((base) + (0x4D0))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_ADDR(base) ((base) + (0x4D4))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_ADDR(base) ((base) + (0x4E0))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_ADDR(base) ((base) + (0x4E4))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_ADDR(base) ((base) + (0x600))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_8_ADDR(base) ((base) + (0x604))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_8_ADDR(base) ((base) + (0x608))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_8_ADDR(base) ((base) + (0x60C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_8_ADDR(base) ((base) + (0x610))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_ADDR(base) ((base) + (0x614))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_8_ADDR(base) ((base) + (0x61C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_ADDR(base) ((base) + (0x620))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_9_ADDR(base) ((base) + (0x624))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_9_ADDR(base) ((base) + (0x628))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_9_ADDR(base) ((base) + (0x62C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_9_ADDR(base) ((base) + (0x630))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_ADDR(base) ((base) + (0x634))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_9_ADDR(base) ((base) + (0x63C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_ADDR(base) ((base) + (0x640))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_10_ADDR(base) ((base) + (0x644))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_10_ADDR(base) ((base) + (0x648))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_10_ADDR(base) ((base) + (0x64C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_10_ADDR(base) ((base) + (0x650))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_ADDR(base) ((base) + (0x654))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_10_ADDR(base) ((base) + (0x65C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_ADDR(base) ((base) + (0x6E0))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_15_ADDR(base) ((base) + (0x6E4))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_15_ADDR(base) ((base) + (0x6E8))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_15_ADDR(base) ((base) + (0x6EC))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_15_ADDR(base) ((base) + (0x6F0))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_ADDR(base) ((base) + (0x6F4))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_15_ADDR(base) ((base) + (0x6FC))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_ADDR(base) ((base) + (0x700))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_16_ADDR(base) ((base) + (0x704))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_16_ADDR(base) ((base) + (0x708))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_16_ADDR(base) ((base) + (0x70C))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_16_ADDR(base) ((base) + (0x710))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_ADDR(base) ((base) + (0x714))
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_16_ADDR(base) ((base) + (0x71C))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_ADDR(base) ((base) + (0x8A0))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_ADDR(base) ((base) + (0x8A4))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_ADDR(base) ((base) + (0x8A8))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_ADDR(base) ((base) + (0x8BC))
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_ADDR(base) ((base) + (0x8C0))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_0_ADDR(base) ((base) + (0xB00))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_1_ADDR(base) ((base) + (0xB04))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_2_ADDR(base) ((base) + (0xB08))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_3_ADDR(base) ((base) + (0xB0C))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_4_ADDR(base) ((base) + (0xB10))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_5_ADDR(base) ((base) + (0xB14))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_6_ADDR(base) ((base) + (0xB18))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_7_ADDR(base) ((base) + (0xB1C))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_8_ADDR(base) ((base) + (0xB20))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_9_ADDR(base) ((base) + (0xB24))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_10_ADDR(base) ((base) + (0xB28))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_11_ADDR(base) ((base) + (0xB2C))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_12_ADDR(base) ((base) + (0xB30))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_13_ADDR(base) ((base) + (0xB34))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_14_ADDR(base) ((base) + (0xB38))
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_15_ADDR(base) ((base) + (0xB3C))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_16_ADDR(base) ((base) + (0xCC0))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_17_ADDR(base) ((base) + (0xCC4))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_18_ADDR(base) ((base) + (0xCC8))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_19_ADDR(base) ((base) + (0xCCC))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_20_ADDR(base) ((base) + (0xCD0))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_21_ADDR(base) ((base) + (0xCD4))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_22_ADDR(base) ((base) + (0xCD8))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_23_ADDR(base) ((base) + (0xCDC))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_24_ADDR(base) ((base) + (0xCE0))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_26_ADDR(base) ((base) + (0xCE8))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_27_ADDR(base) ((base) + (0xCEC))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_28_ADDR(base) ((base) + (0xCF0))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_30_ADDR(base) ((base) + (0xCF8))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_31_ADDR(base) ((base) + (0xCFC))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_32_ADDR(base) ((base) + (0xD00))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_33_ADDR(base) ((base) + (0xD04))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_36_ADDR(base) ((base) + (0xD10))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_37_ADDR(base) ((base) + (0xD14))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_38_ADDR(base) ((base) + (0xD18))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_39_ADDR(base) ((base) + (0xD1C))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_52_ADDR(base) ((base) + (0xD50))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_53_ADDR(base) ((base) + (0xD54))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_56_ADDR(base) ((base) + (0xD60))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_57_ADDR(base) ((base) + (0xD64))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_8_ADDR(base) ((base) + (0xDA0))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_9_ADDR(base) ((base) + (0xDA4))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_10_ADDR(base) ((base) + (0xDA8))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_15_ADDR(base) ((base) + (0xDBC))
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_16_ADDR(base) ((base) + (0xDC0))
#define SOC_ISP_CVDR_CVDR_RT_SPARE_0_ADDR(base) ((base) + (0xE00))
#define SOC_ISP_CVDR_CVDR_RT_SPARE_1_ADDR(base) ((base) + (0xE04))
#define SOC_ISP_CVDR_CVDR_RT_SPARE_2_ADDR(base) ((base) + (0xE08))
#define SOC_ISP_CVDR_CVDR_RT_SPARE_3_ADDR(base) ((base) + (0xE0C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_16_ADDR(base) ((base) + (0xF40))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_17_ADDR(base) ((base) + (0xF44))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_18_ADDR(base) ((base) + (0xF48))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_19_ADDR(base) ((base) + (0xF4C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_20_ADDR(base) ((base) + (0xF50))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_21_ADDR(base) ((base) + (0xF54))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_22_ADDR(base) ((base) + (0xF58))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_23_ADDR(base) ((base) + (0xF5C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_24_ADDR(base) ((base) + (0xF60))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_26_ADDR(base) ((base) + (0xF68))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_27_ADDR(base) ((base) + (0xF6C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_28_ADDR(base) ((base) + (0xF70))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_30_ADDR(base) ((base) + (0xF78))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_31_ADDR(base) ((base) + (0xF7C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_32_ADDR(base) ((base) + (0xF80))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_33_ADDR(base) ((base) + (0xF84))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_36_ADDR(base) ((base) + (0xF90))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_37_ADDR(base) ((base) + (0xF94))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_38_ADDR(base) ((base) + (0xF98))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_39_ADDR(base) ((base) + (0xF9C))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_52_ADDR(base) ((base) + (0xFD0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_53_ADDR(base) ((base) + (0xFD4))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_56_ADDR(base) ((base) + (0xFE0))
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_57_ADDR(base) ((base) + (0xFE4))
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_ADDR(base) ((base) + (0x0))
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_EN_ADDR(base) ((base) + (0x4))
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_ADDR(base) ((base) + (0x8))
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_ADDR(base) ((base) + (0xC))
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_ADDR(base) ((base) + (0x10))
#define SOC_ISP_CVDR_CVDR_SRT_OTHER_RO_ADDR(base) ((base) + (0x14))
#define SOC_ISP_CVDR_CVDR_SRT_OTHER_RW_ADDR(base) ((base) + (0x18))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_ADDR(base) ((base) + (0x1C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_0_ADDR(base) ((base) + (0x20))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_0_ADDR(base) ((base) + (0x24))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_ADDR(base) ((base) + (0x28))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_ADDR(base) ((base) + (0x2C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_1_ADDR(base) ((base) + (0x30))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_1_ADDR(base) ((base) + (0x34))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_ADDR(base) ((base) + (0x38))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_ADDR(base) ((base) + (0x3C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_2_ADDR(base) ((base) + (0x40))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_2_ADDR(base) ((base) + (0x44))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_ADDR(base) ((base) + (0x48))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_ADDR(base) ((base) + (0x4C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_3_ADDR(base) ((base) + (0x50))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_3_ADDR(base) ((base) + (0x54))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_ADDR(base) ((base) + (0x58))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_ADDR(base) ((base) + (0x5C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_4_ADDR(base) ((base) + (0x60))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_4_ADDR(base) ((base) + (0x64))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_ADDR(base) ((base) + (0x68))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_ADDR(base) ((base) + (0x6C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_5_ADDR(base) ((base) + (0x70))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_5_ADDR(base) ((base) + (0x74))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_ADDR(base) ((base) + (0x78))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_ADDR(base) ((base) + (0x9C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_8_ADDR(base) ((base) + (0xA0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_8_ADDR(base) ((base) + (0xA4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_ADDR(base) ((base) + (0xA8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_ADDR(base) ((base) + (0xAC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_9_ADDR(base) ((base) + (0xB0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_9_ADDR(base) ((base) + (0xB4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_ADDR(base) ((base) + (0xB8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_ADDR(base) ((base) + (0xBC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_10_ADDR(base) ((base) + (0xC0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_10_ADDR(base) ((base) + (0xC4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_ADDR(base) ((base) + (0xC8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_ADDR(base) ((base) + (0xCC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_11_ADDR(base) ((base) + (0xD0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_11_ADDR(base) ((base) + (0xD4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_ADDR(base) ((base) + (0xD8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_ADDR(base) ((base) + (0xDC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_12_ADDR(base) ((base) + (0xE0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_12_ADDR(base) ((base) + (0xE4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_ADDR(base) ((base) + (0xE8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_ADDR(base) ((base) + (0xEC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_13_ADDR(base) ((base) + (0xF0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_13_ADDR(base) ((base) + (0xF4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_ADDR(base) ((base) + (0xF8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_ADDR(base) ((base) + (0xFC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_14_ADDR(base) ((base) + (0x100))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_14_ADDR(base) ((base) + (0x104))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_ADDR(base) ((base) + (0x108))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_ADDR(base) ((base) + (0x10C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_15_ADDR(base) ((base) + (0x110))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_15_ADDR(base) ((base) + (0x114))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_ADDR(base) ((base) + (0x118))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_ADDR(base) ((base) + (0x23C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_34_ADDR(base) ((base) + (0x240))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_34_ADDR(base) ((base) + (0x244))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_ADDR(base) ((base) + (0x248))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_ADDR(base) ((base) + (0x24C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_35_ADDR(base) ((base) + (0x250))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_35_ADDR(base) ((base) + (0x254))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_ADDR(base) ((base) + (0x258))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_ADDR(base) ((base) + (0x29C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_40_ADDR(base) ((base) + (0x2A0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_40_ADDR(base) ((base) + (0x2A4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_ADDR(base) ((base) + (0x2A8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_ADDR(base) ((base) + (0x2AC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_41_ADDR(base) ((base) + (0x2B0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_41_ADDR(base) ((base) + (0x2B4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_ADDR(base) ((base) + (0x2B8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_ADDR(base) ((base) + (0x2BC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_42_ADDR(base) ((base) + (0x2C0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_42_ADDR(base) ((base) + (0x2C4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_ADDR(base) ((base) + (0x2C8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_ADDR(base) ((base) + (0x2CC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_43_ADDR(base) ((base) + (0x2D0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_43_ADDR(base) ((base) + (0x2D4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_ADDR(base) ((base) + (0x2D8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_ADDR(base) ((base) + (0x2DC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_44_ADDR(base) ((base) + (0x2E0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_44_ADDR(base) ((base) + (0x2E4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_ADDR(base) ((base) + (0x2E8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_ADDR(base) ((base) + (0x2EC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_45_ADDR(base) ((base) + (0x2F0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_45_ADDR(base) ((base) + (0x2F4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_ADDR(base) ((base) + (0x2F8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_ADDR(base) ((base) + (0x2FC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_46_ADDR(base) ((base) + (0x300))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_46_ADDR(base) ((base) + (0x304))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_ADDR(base) ((base) + (0x308))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_ADDR(base) ((base) + (0x31C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_48_ADDR(base) ((base) + (0x320))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_48_ADDR(base) ((base) + (0x324))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_ADDR(base) ((base) + (0x328))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_ADDR(base) ((base) + (0x32C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_49_ADDR(base) ((base) + (0x330))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_49_ADDR(base) ((base) + (0x334))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_ADDR(base) ((base) + (0x338))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_ADDR(base) ((base) + (0x33C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_50_ADDR(base) ((base) + (0x340))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_50_ADDR(base) ((base) + (0x344))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_ADDR(base) ((base) + (0x348))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_ADDR(base) ((base) + (0x34C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_51_ADDR(base) ((base) + (0x350))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_51_ADDR(base) ((base) + (0x354))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_ADDR(base) ((base) + (0x358))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_ADDR(base) ((base) + (0x400))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_ADDR(base) ((base) + (0x404))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_ADDR(base) ((base) + (0x408))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_ADDR(base) ((base) + (0x40C))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_ADDR(base) ((base) + (0x410))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_ADDR(base) ((base) + (0x414))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_ADDR(base) ((base) + (0x420))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_ADDR(base) ((base) + (0x424))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_ADDR(base) ((base) + (0x428))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_ADDR(base) ((base) + (0x42C))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_ADDR(base) ((base) + (0x430))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_ADDR(base) ((base) + (0x434))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_ADDR(base) ((base) + (0x438))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_ADDR(base) ((base) + (0x43C))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_ADDR(base) ((base) + (0x488))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_ADDR(base) ((base) + (0x48C))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_ADDR(base) ((base) + (0x4A0))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_ADDR(base) ((base) + (0x4A4))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_ADDR(base) ((base) + (0x4A8))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_ADDR(base) ((base) + (0x4AC))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_ADDR(base) ((base) + (0x4B0))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_ADDR(base) ((base) + (0x4B4))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_ADDR(base) ((base) + (0x4B8))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_ADDR(base) ((base) + (0x4C0))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_ADDR(base) ((base) + (0x4C4))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_ADDR(base) ((base) + (0x4C8))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_ADDR(base) ((base) + (0x4CC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_ADDR(base) ((base) + (0x500))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_0_ADDR(base) ((base) + (0x504))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_0_ADDR(base) ((base) + (0x508))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_0_ADDR(base) ((base) + (0x50C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_0_ADDR(base) ((base) + (0x510))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_ADDR(base) ((base) + (0x514))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_0_ADDR(base) ((base) + (0x51C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_ADDR(base) ((base) + (0x580))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_4_ADDR(base) ((base) + (0x584))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_4_ADDR(base) ((base) + (0x588))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_4_ADDR(base) ((base) + (0x58C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_4_ADDR(base) ((base) + (0x590))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_ADDR(base) ((base) + (0x594))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_4_ADDR(base) ((base) + (0x59C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_ADDR(base) ((base) + (0x5A0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_5_ADDR(base) ((base) + (0x5A4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_5_ADDR(base) ((base) + (0x5A8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_5_ADDR(base) ((base) + (0x5AC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_5_ADDR(base) ((base) + (0x5B0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_ADDR(base) ((base) + (0x5B4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_5_ADDR(base) ((base) + (0x5BC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_ADDR(base) ((base) + (0x5C0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_6_ADDR(base) ((base) + (0x5C4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_6_ADDR(base) ((base) + (0x5C8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_6_ADDR(base) ((base) + (0x5CC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_6_ADDR(base) ((base) + (0x5D0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_ADDR(base) ((base) + (0x5D4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_6_ADDR(base) ((base) + (0x5DC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_ADDR(base) ((base) + (0x5E0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_7_ADDR(base) ((base) + (0x5E4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_7_ADDR(base) ((base) + (0x5E8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_7_ADDR(base) ((base) + (0x5EC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_7_ADDR(base) ((base) + (0x5F0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_ADDR(base) ((base) + (0x5F4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_7_ADDR(base) ((base) + (0x5FC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_ADDR(base) ((base) + (0x660))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_11_ADDR(base) ((base) + (0x664))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_11_ADDR(base) ((base) + (0x668))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_11_ADDR(base) ((base) + (0x66C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_11_ADDR(base) ((base) + (0x670))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_ADDR(base) ((base) + (0x674))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_11_ADDR(base) ((base) + (0x67C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_ADDR(base) ((base) + (0x680))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_12_ADDR(base) ((base) + (0x684))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_12_ADDR(base) ((base) + (0x688))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_12_ADDR(base) ((base) + (0x68C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_12_ADDR(base) ((base) + (0x690))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_ADDR(base) ((base) + (0x694))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_12_ADDR(base) ((base) + (0x69C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_ADDR(base) ((base) + (0x6A0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_13_ADDR(base) ((base) + (0x6A4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_13_ADDR(base) ((base) + (0x6A8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_13_ADDR(base) ((base) + (0x6AC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_13_ADDR(base) ((base) + (0x6B0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_ADDR(base) ((base) + (0x6B4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_13_ADDR(base) ((base) + (0x6BC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_ADDR(base) ((base) + (0x6C0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_14_ADDR(base) ((base) + (0x6C4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_14_ADDR(base) ((base) + (0x6C8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_14_ADDR(base) ((base) + (0x6CC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_14_ADDR(base) ((base) + (0x6D0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_ADDR(base) ((base) + (0x6D4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_14_ADDR(base) ((base) + (0x6DC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_ADDR(base) ((base) + (0x760))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_19_ADDR(base) ((base) + (0x764))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_19_ADDR(base) ((base) + (0x768))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_19_ADDR(base) ((base) + (0x76C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_19_ADDR(base) ((base) + (0x770))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_ADDR(base) ((base) + (0x774))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_19_ADDR(base) ((base) + (0x77C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_ADDR(base) ((base) + (0x780))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_20_ADDR(base) ((base) + (0x784))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_20_ADDR(base) ((base) + (0x788))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_20_ADDR(base) ((base) + (0x78C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_20_ADDR(base) ((base) + (0x790))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_ADDR(base) ((base) + (0x794))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_20_ADDR(base) ((base) + (0x79C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_ADDR(base) ((base) + (0x7A0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_21_ADDR(base) ((base) + (0x7A4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_21_ADDR(base) ((base) + (0x7A8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_21_ADDR(base) ((base) + (0x7AC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_21_ADDR(base) ((base) + (0x7B0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_ADDR(base) ((base) + (0x7B4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_21_ADDR(base) ((base) + (0x7BC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_ADDR(base) ((base) + (0x7C0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_22_ADDR(base) ((base) + (0x7C4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_22_ADDR(base) ((base) + (0x7C8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_22_ADDR(base) ((base) + (0x7CC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_22_ADDR(base) ((base) + (0x7D0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_ADDR(base) ((base) + (0x7D4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_22_ADDR(base) ((base) + (0x7DC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_ADDR(base) ((base) + (0x7E0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_23_ADDR(base) ((base) + (0x7E4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_23_ADDR(base) ((base) + (0x7E8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_23_ADDR(base) ((base) + (0x7EC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_23_ADDR(base) ((base) + (0x7F0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_ADDR(base) ((base) + (0x7F4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_23_ADDR(base) ((base) + (0x7FC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_ADDR(base) ((base) + (0x800))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_24_ADDR(base) ((base) + (0x804))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_24_ADDR(base) ((base) + (0x808))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_24_ADDR(base) ((base) + (0x80C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_24_ADDR(base) ((base) + (0x810))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_ADDR(base) ((base) + (0x814))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_24_ADDR(base) ((base) + (0x81C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_ADDR(base) ((base) + (0x820))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_25_ADDR(base) ((base) + (0x824))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_25_ADDR(base) ((base) + (0x828))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_25_ADDR(base) ((base) + (0x82C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_25_ADDR(base) ((base) + (0x830))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_ADDR(base) ((base) + (0x834))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_25_ADDR(base) ((base) + (0x83C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_ADDR(base) ((base) + (0x840))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_26_ADDR(base) ((base) + (0x844))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_26_ADDR(base) ((base) + (0x848))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_26_ADDR(base) ((base) + (0x84C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_26_ADDR(base) ((base) + (0x850))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_ADDR(base) ((base) + (0x854))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_26_ADDR(base) ((base) + (0x85C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_ADDR(base) ((base) + (0x860))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_27_ADDR(base) ((base) + (0x864))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_27_ADDR(base) ((base) + (0x868))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_27_ADDR(base) ((base) + (0x86C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_27_ADDR(base) ((base) + (0x870))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_ADDR(base) ((base) + (0x874))
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_27_ADDR(base) ((base) + (0x87C))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_ADDR(base) ((base) + (0x880))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_ADDR(base) ((base) + (0x890))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_ADDR(base) ((base) + (0x894))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_ADDR(base) ((base) + (0x898))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_ADDR(base) ((base) + (0x89C))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_ADDR(base) ((base) + (0x8AC))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_ADDR(base) ((base) + (0x8B0))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_ADDR(base) ((base) + (0x8B4))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_ADDR(base) ((base) + (0x8B8))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_ADDR(base) ((base) + (0x8CC))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_ADDR(base) ((base) + (0x8D0))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_ADDR(base) ((base) + (0x8D4))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_ADDR(base) ((base) + (0x8D8))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_ADDR(base) ((base) + (0x8DC))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_ADDR(base) ((base) + (0x8E0))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_ADDR(base) ((base) + (0x8E4))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_ADDR(base) ((base) + (0x8E8))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_ADDR(base) ((base) + (0x8EC))
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_ADDR(base) ((base) + (0x910))
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_1_ADDR(base) ((base) + (0x914))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_ADDR(base) ((base) + (0x918))
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_ADDR(base) ((base) + (0x920))
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_2_ADDR(base) ((base) + (0x924))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_ADDR(base) ((base) + (0x928))
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_ADDR(base) ((base) + (0x930))
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_3_ADDR(base) ((base) + (0x934))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_ADDR(base) ((base) + (0x938))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_ADDR(base) ((base) + (0xA20))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_2_ADDR(base) ((base) + (0xA24))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_ADDR(base) ((base) + (0xA28))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_ADDR(base) ((base) + (0xA30))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_3_ADDR(base) ((base) + (0xA34))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_ADDR(base) ((base) + (0xA38))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_ADDR(base) ((base) + (0xA40))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_4_ADDR(base) ((base) + (0xA44))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_ADDR(base) ((base) + (0xA48))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_ADDR(base) ((base) + (0xA50))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_5_ADDR(base) ((base) + (0xA54))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_ADDR(base) ((base) + (0xA58))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_ADDR(base) ((base) + (0xA60))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_6_ADDR(base) ((base) + (0xA64))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_ADDR(base) ((base) + (0xA68))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_ADDR(base) ((base) + (0xA70))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_7_ADDR(base) ((base) + (0xA74))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_ADDR(base) ((base) + (0xA78))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_ADDR(base) ((base) + (0xA80))
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_8_ADDR(base) ((base) + (0xA84))
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_ADDR(base) ((base) + (0xA88))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_0_ADDR(base) ((base) + (0xB00))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_1_ADDR(base) ((base) + (0xB04))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_2_ADDR(base) ((base) + (0xB08))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_3_ADDR(base) ((base) + (0xB0C))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_4_ADDR(base) ((base) + (0xB10))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_5_ADDR(base) ((base) + (0xB14))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_6_ADDR(base) ((base) + (0xB18))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_7_ADDR(base) ((base) + (0xB1C))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_8_ADDR(base) ((base) + (0xB20))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_9_ADDR(base) ((base) + (0xB24))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_10_ADDR(base) ((base) + (0xB28))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_11_ADDR(base) ((base) + (0xB2C))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_12_ADDR(base) ((base) + (0xB30))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_13_ADDR(base) ((base) + (0xB34))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_14_ADDR(base) ((base) + (0xB38))
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_15_ADDR(base) ((base) + (0xB3C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_1_ADDR(base) ((base) + (0xC04))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_2_ADDR(base) ((base) + (0xC08))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_3_ADDR(base) ((base) + (0xC0C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_2_ADDR(base) ((base) + (0xC48))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_3_ADDR(base) ((base) + (0xC4C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_4_ADDR(base) ((base) + (0xC50))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_5_ADDR(base) ((base) + (0xC54))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_6_ADDR(base) ((base) + (0xC58))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_7_ADDR(base) ((base) + (0xC5C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_8_ADDR(base) ((base) + (0xC60))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_0_ADDR(base) ((base) + (0xC80))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_1_ADDR(base) ((base) + (0xC84))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_2_ADDR(base) ((base) + (0xC88))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_3_ADDR(base) ((base) + (0xC8C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_4_ADDR(base) ((base) + (0xC90))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_5_ADDR(base) ((base) + (0xC94))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_8_ADDR(base) ((base) + (0xCA0))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_9_ADDR(base) ((base) + (0xCA4))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_10_ADDR(base) ((base) + (0xCA8))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_11_ADDR(base) ((base) + (0xCAC))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_12_ADDR(base) ((base) + (0xCB0))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_13_ADDR(base) ((base) + (0xCB4))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_14_ADDR(base) ((base) + (0xCB8))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_15_ADDR(base) ((base) + (0xCBC))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_34_ADDR(base) ((base) + (0xD08))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_35_ADDR(base) ((base) + (0xD0C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_40_ADDR(base) ((base) + (0xD20))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_41_ADDR(base) ((base) + (0xD24))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_42_ADDR(base) ((base) + (0xD28))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_43_ADDR(base) ((base) + (0xD2C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_44_ADDR(base) ((base) + (0xD30))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_45_ADDR(base) ((base) + (0xD34))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_46_ADDR(base) ((base) + (0xD38))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_48_ADDR(base) ((base) + (0xD40))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_49_ADDR(base) ((base) + (0xD44))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_50_ADDR(base) ((base) + (0xD48))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_51_ADDR(base) ((base) + (0xD4C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_0_ADDR(base) ((base) + (0xD80))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_4_ADDR(base) ((base) + (0xD90))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_5_ADDR(base) ((base) + (0xD94))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_6_ADDR(base) ((base) + (0xD98))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_7_ADDR(base) ((base) + (0xD9C))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_11_ADDR(base) ((base) + (0xDAC))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_12_ADDR(base) ((base) + (0xDB0))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_13_ADDR(base) ((base) + (0xDB4))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_14_ADDR(base) ((base) + (0xDB8))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_19_ADDR(base) ((base) + (0xDCC))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_20_ADDR(base) ((base) + (0xDD0))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_21_ADDR(base) ((base) + (0xDD4))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_22_ADDR(base) ((base) + (0xDD8))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_23_ADDR(base) ((base) + (0xDDC))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_24_ADDR(base) ((base) + (0xDE0))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_25_ADDR(base) ((base) + (0xDE4))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_26_ADDR(base) ((base) + (0xDE8))
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_27_ADDR(base) ((base) + (0xDEC))
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_0_ADDR(base) ((base) + (0xE00))
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_1_ADDR(base) ((base) + (0xE04))
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_2_ADDR(base) ((base) + (0xE08))
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_3_ADDR(base) ((base) + (0xE0C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_0_ADDR(base) ((base) + (0xF00))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_1_ADDR(base) ((base) + (0xF04))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_2_ADDR(base) ((base) + (0xF08))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_3_ADDR(base) ((base) + (0xF0C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_4_ADDR(base) ((base) + (0xF10))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_5_ADDR(base) ((base) + (0xF14))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_8_ADDR(base) ((base) + (0xF20))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_9_ADDR(base) ((base) + (0xF24))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_10_ADDR(base) ((base) + (0xF28))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_11_ADDR(base) ((base) + (0xF2C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_12_ADDR(base) ((base) + (0xF30))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_13_ADDR(base) ((base) + (0xF34))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_14_ADDR(base) ((base) + (0xF38))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_15_ADDR(base) ((base) + (0xF3C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_34_ADDR(base) ((base) + (0xF88))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_35_ADDR(base) ((base) + (0xF8C))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_40_ADDR(base) ((base) + (0xFA0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_41_ADDR(base) ((base) + (0xFA4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_42_ADDR(base) ((base) + (0xFA8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_43_ADDR(base) ((base) + (0xFAC))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_44_ADDR(base) ((base) + (0xFB0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_45_ADDR(base) ((base) + (0xFB4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_46_ADDR(base) ((base) + (0xFB8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_48_ADDR(base) ((base) + (0xFC0))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_49_ADDR(base) ((base) + (0xFC4))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_50_ADDR(base) ((base) + (0xFC8))
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_51_ADDR(base) ((base) + (0xFCC))
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int axiwrite_du_threshold : 6;
        unsigned int reserved_0 : 2;
        unsigned int du_threshold_reached : 8;
        unsigned int max_axiread_id : 5;
        unsigned int reserved_1 : 3;
        unsigned int max_axiwrite_id : 5;
        unsigned int reserved_2 : 1;
        unsigned int force_rd_clk_on : 1;
        unsigned int force_wr_clk_on : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_axiwrite_du_threshold_START (0)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_axiwrite_du_threshold_END (5)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_du_threshold_reached_START (8)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_du_threshold_reached_END (15)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_max_axiread_id_START (16)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_max_axiread_id_END (20)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_max_axiwrite_id_START (24)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_max_axiwrite_id_END (28)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_force_rd_clk_on_START (30)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_force_rd_clk_on_END (30)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_force_wr_clk_on_START (31)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_CFG_force_wr_clk_on_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int wr_peak_en : 1;
        unsigned int reserved_0 : 7;
        unsigned int rd_peak_en : 1;
        unsigned int reserved_1 : 23;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_EN_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_EN_wr_peak_en_START (0)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_EN_wr_peak_en_END (0)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_EN_rd_peak_en_START (8)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_EN_rd_peak_en_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int wr_peak : 8;
        unsigned int rd_peak : 8;
        unsigned int reserved : 16;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_wr_peak_START (0)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_wr_peak_END (7)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_rd_peak_START (8)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_DEBUG_rd_peak_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int wr_qos_threshold_01_stop : 4;
        unsigned int wr_qos_threshold_01_start : 4;
        unsigned int wr_qos_threshold_10_stop : 4;
        unsigned int wr_qos_threshold_10_start : 4;
        unsigned int wr_qos_threshold_11_stop : 4;
        unsigned int wr_qos_threshold_11_start : 4;
        unsigned int reserved : 2;
        unsigned int wr_qos_min : 2;
        unsigned int wr_qos_max : 2;
        unsigned int wr_qos_sr : 2;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_stop_START (0)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_stop_END (3)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_start_START (4)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_start_END (7)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_stop_START (8)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_stop_END (11)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_start_START (12)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_start_END (15)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_stop_START (16)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_stop_END (19)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_start_START (20)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_start_END (23)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_min_START (26)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_min_END (27)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_max_START (28)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_max_END (29)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_sr_START (30)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_WR_QOS_CFG_wr_qos_sr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rd_qos_threshold_01_stop : 4;
        unsigned int rd_qos_threshold_01_start : 4;
        unsigned int rd_qos_threshold_10_stop : 4;
        unsigned int rd_qos_threshold_10_start : 4;
        unsigned int rd_qos_threshold_11_stop : 4;
        unsigned int rd_qos_threshold_11_start : 4;
        unsigned int reserved : 2;
        unsigned int rd_qos_min : 2;
        unsigned int rd_qos_max : 2;
        unsigned int rd_qos_sr : 2;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_stop_START (0)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_stop_END (3)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_start_START (4)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_start_END (7)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_stop_START (8)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_stop_END (11)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_start_START (12)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_start_END (15)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_stop_START (16)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_stop_END (19)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_start_START (20)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_start_END (23)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_min_START (26)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_min_END (27)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_max_START (28)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_max_END (29)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_sr_START (30)
#define SOC_ISP_CVDR_CVDR_RT_CVDR_RD_QOS_CFG_rd_qos_sr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int other_ro : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_OTHER_RO_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_OTHER_RO_other_ro_START (0)
#define SOC_ISP_CVDR_CVDR_RT_OTHER_RO_other_ro_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int other_rw : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_OTHER_RW_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_OTHER_RW_other_rw_START (0)
#define SOC_ISP_CVDR_CVDR_RT_OTHER_RW_other_rw_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_16 : 4;
        unsigned int vpwr_pixel_expansion_16 : 1;
        unsigned int vpwr_4pf_enable_16 : 1;
        unsigned int reserved : 9;
        unsigned int vpwr_last_page_16 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_pixel_format_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_pixel_format_16_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_pixel_expansion_16_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_pixel_expansion_16_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_4pf_enable_16_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_4pf_enable_16_END (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_last_page_16_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_16_vpwr_last_page_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_16 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_16_vpwr_address_frame_start_16_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_16_vpwr_address_frame_start_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_16 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_16 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_16_vpwr_line_stride_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_16_vpwr_line_stride_16_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_16_vpwr_line_wrap_16_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_16_vpwr_line_wrap_16_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_16 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_16 : 1;
        unsigned int vp_wr_stop_enable_pressure_16 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_16 : 1;
        unsigned int vp_wr_stop_16 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_16 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_enable_du_threshold_reached_16_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_enable_du_threshold_reached_16_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_enable_flux_ctrl_16_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_enable_flux_ctrl_16_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_enable_pressure_16_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_enable_pressure_16_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_ok_16_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_ok_16_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_16_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vp_wr_stop_16_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vpwr_prefetch_bypass_16_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_16_vpwr_prefetch_bypass_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_17 : 4;
        unsigned int vpwr_pixel_expansion_17 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_17 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_vpwr_pixel_format_17_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_vpwr_pixel_format_17_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_vpwr_pixel_expansion_17_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_vpwr_pixel_expansion_17_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_vpwr_last_page_17_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_17_vpwr_last_page_17_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_17 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_17_vpwr_address_frame_start_17_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_17_vpwr_address_frame_start_17_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_17 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_17 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_17_vpwr_line_stride_17_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_17_vpwr_line_stride_17_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_17_vpwr_line_wrap_17_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_17_vpwr_line_wrap_17_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_17 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_17 : 1;
        unsigned int vp_wr_stop_enable_pressure_17 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_17 : 1;
        unsigned int vp_wr_stop_17 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_17 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_enable_du_threshold_reached_17_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_enable_du_threshold_reached_17_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_enable_flux_ctrl_17_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_enable_flux_ctrl_17_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_enable_pressure_17_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_enable_pressure_17_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_ok_17_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_ok_17_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_17_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vp_wr_stop_17_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vpwr_prefetch_bypass_17_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_17_vpwr_prefetch_bypass_17_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_18 : 4;
        unsigned int vpwr_pixel_expansion_18 : 1;
        unsigned int vpwr_4pf_enable_18 : 1;
        unsigned int reserved : 9;
        unsigned int vpwr_last_page_18 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_pixel_format_18_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_pixel_format_18_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_pixel_expansion_18_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_pixel_expansion_18_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_4pf_enable_18_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_4pf_enable_18_END (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_last_page_18_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_18_vpwr_last_page_18_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_18 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_18_vpwr_address_frame_start_18_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_18_vpwr_address_frame_start_18_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_18 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_18 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_18_vpwr_line_stride_18_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_18_vpwr_line_stride_18_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_18_vpwr_line_wrap_18_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_18_vpwr_line_wrap_18_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_18 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_18 : 1;
        unsigned int vp_wr_stop_enable_pressure_18 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_18 : 1;
        unsigned int vp_wr_stop_18 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_18 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_enable_du_threshold_reached_18_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_enable_du_threshold_reached_18_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_enable_flux_ctrl_18_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_enable_flux_ctrl_18_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_enable_pressure_18_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_enable_pressure_18_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_ok_18_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_ok_18_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_18_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vp_wr_stop_18_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vpwr_prefetch_bypass_18_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_18_vpwr_prefetch_bypass_18_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_19 : 4;
        unsigned int vpwr_pixel_expansion_19 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_19 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_vpwr_pixel_format_19_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_vpwr_pixel_format_19_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_vpwr_pixel_expansion_19_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_vpwr_pixel_expansion_19_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_vpwr_last_page_19_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_19_vpwr_last_page_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_19 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_19_vpwr_address_frame_start_19_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_19_vpwr_address_frame_start_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_19 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_19 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_19_vpwr_line_stride_19_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_19_vpwr_line_stride_19_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_19_vpwr_line_wrap_19_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_19_vpwr_line_wrap_19_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_19 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_19 : 1;
        unsigned int vp_wr_stop_enable_pressure_19 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_19 : 1;
        unsigned int vp_wr_stop_19 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_19 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_enable_du_threshold_reached_19_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_enable_du_threshold_reached_19_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_enable_flux_ctrl_19_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_enable_flux_ctrl_19_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_enable_pressure_19_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_enable_pressure_19_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_ok_19_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_ok_19_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_19_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vp_wr_stop_19_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vpwr_prefetch_bypass_19_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_19_vpwr_prefetch_bypass_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_20 : 4;
        unsigned int vpwr_pixel_expansion_20 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_20 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_vpwr_pixel_format_20_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_vpwr_pixel_format_20_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_vpwr_pixel_expansion_20_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_vpwr_pixel_expansion_20_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_vpwr_last_page_20_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_20_vpwr_last_page_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_20 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_20_vpwr_address_frame_start_20_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_20_vpwr_address_frame_start_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_20 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_20 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_20_vpwr_line_stride_20_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_20_vpwr_line_stride_20_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_20_vpwr_line_wrap_20_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_20_vpwr_line_wrap_20_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_20 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_20 : 1;
        unsigned int vp_wr_stop_enable_pressure_20 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_20 : 1;
        unsigned int vp_wr_stop_20 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_20 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_enable_du_threshold_reached_20_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_enable_du_threshold_reached_20_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_enable_flux_ctrl_20_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_enable_flux_ctrl_20_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_enable_pressure_20_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_enable_pressure_20_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_ok_20_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_ok_20_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_20_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vp_wr_stop_20_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vpwr_prefetch_bypass_20_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_20_vpwr_prefetch_bypass_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_21 : 4;
        unsigned int vpwr_pixel_expansion_21 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_21 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_vpwr_pixel_format_21_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_vpwr_pixel_format_21_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_vpwr_pixel_expansion_21_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_vpwr_pixel_expansion_21_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_vpwr_last_page_21_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_21_vpwr_last_page_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_21 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_21_vpwr_address_frame_start_21_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_21_vpwr_address_frame_start_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_21 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_21 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_21_vpwr_line_stride_21_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_21_vpwr_line_stride_21_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_21_vpwr_line_wrap_21_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_21_vpwr_line_wrap_21_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_21 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_21 : 1;
        unsigned int vp_wr_stop_enable_pressure_21 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_21 : 1;
        unsigned int vp_wr_stop_21 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_21 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_enable_du_threshold_reached_21_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_enable_du_threshold_reached_21_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_enable_flux_ctrl_21_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_enable_flux_ctrl_21_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_enable_pressure_21_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_enable_pressure_21_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_ok_21_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_ok_21_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_21_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vp_wr_stop_21_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vpwr_prefetch_bypass_21_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_21_vpwr_prefetch_bypass_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_22 : 4;
        unsigned int vpwr_pixel_expansion_22 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_22 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_vpwr_pixel_format_22_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_vpwr_pixel_format_22_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_vpwr_pixel_expansion_22_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_vpwr_pixel_expansion_22_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_vpwr_last_page_22_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_22_vpwr_last_page_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_22 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_22_vpwr_address_frame_start_22_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_22_vpwr_address_frame_start_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_22 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_22 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_22_vpwr_line_stride_22_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_22_vpwr_line_stride_22_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_22_vpwr_line_wrap_22_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_22_vpwr_line_wrap_22_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_22 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_22 : 1;
        unsigned int vp_wr_stop_enable_pressure_22 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_22 : 1;
        unsigned int vp_wr_stop_22 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_22 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_enable_du_threshold_reached_22_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_enable_du_threshold_reached_22_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_enable_flux_ctrl_22_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_enable_flux_ctrl_22_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_enable_pressure_22_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_enable_pressure_22_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_ok_22_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_ok_22_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_22_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vp_wr_stop_22_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vpwr_prefetch_bypass_22_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_22_vpwr_prefetch_bypass_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_23 : 4;
        unsigned int vpwr_pixel_expansion_23 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_23 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_vpwr_pixel_format_23_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_vpwr_pixel_format_23_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_vpwr_pixel_expansion_23_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_vpwr_pixel_expansion_23_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_vpwr_last_page_23_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_23_vpwr_last_page_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_23 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_23_vpwr_address_frame_start_23_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_23_vpwr_address_frame_start_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_23 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_23 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_23_vpwr_line_stride_23_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_23_vpwr_line_stride_23_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_23_vpwr_line_wrap_23_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_23_vpwr_line_wrap_23_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_23 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_23 : 1;
        unsigned int vp_wr_stop_enable_pressure_23 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_23 : 1;
        unsigned int vp_wr_stop_23 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_23 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_enable_du_threshold_reached_23_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_enable_du_threshold_reached_23_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_enable_flux_ctrl_23_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_enable_flux_ctrl_23_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_enable_pressure_23_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_enable_pressure_23_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_ok_23_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_ok_23_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_23_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vp_wr_stop_23_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vpwr_prefetch_bypass_23_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_23_vpwr_prefetch_bypass_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_24 : 4;
        unsigned int vpwr_pixel_expansion_24 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_24 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_vpwr_pixel_format_24_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_vpwr_pixel_format_24_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_vpwr_pixel_expansion_24_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_vpwr_pixel_expansion_24_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_vpwr_last_page_24_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_24_vpwr_last_page_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_24 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_24_vpwr_address_frame_start_24_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_24_vpwr_address_frame_start_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_24 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_24 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_24_vpwr_line_stride_24_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_24_vpwr_line_stride_24_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_24_vpwr_line_wrap_24_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_24_vpwr_line_wrap_24_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_24 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_24 : 1;
        unsigned int vp_wr_stop_enable_pressure_24 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_24 : 1;
        unsigned int vp_wr_stop_24 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_24 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_enable_du_threshold_reached_24_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_enable_du_threshold_reached_24_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_enable_flux_ctrl_24_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_enable_flux_ctrl_24_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_enable_pressure_24_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_enable_pressure_24_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_ok_24_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_ok_24_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_24_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vp_wr_stop_24_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vpwr_prefetch_bypass_24_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_24_vpwr_prefetch_bypass_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_26 : 4;
        unsigned int vpwr_pixel_expansion_26 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_26 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_vpwr_pixel_format_26_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_vpwr_pixel_format_26_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_vpwr_pixel_expansion_26_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_vpwr_pixel_expansion_26_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_vpwr_last_page_26_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_26_vpwr_last_page_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_26 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_26_vpwr_address_frame_start_26_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_26_vpwr_address_frame_start_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_26 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_26 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_26_vpwr_line_stride_26_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_26_vpwr_line_stride_26_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_26_vpwr_line_wrap_26_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_26_vpwr_line_wrap_26_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_26 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_26 : 1;
        unsigned int vp_wr_stop_enable_pressure_26 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_26 : 1;
        unsigned int vp_wr_stop_26 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_26 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_enable_du_threshold_reached_26_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_enable_du_threshold_reached_26_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_enable_flux_ctrl_26_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_enable_flux_ctrl_26_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_enable_pressure_26_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_enable_pressure_26_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_ok_26_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_ok_26_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_26_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vp_wr_stop_26_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vpwr_prefetch_bypass_26_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_26_vpwr_prefetch_bypass_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_27 : 4;
        unsigned int vpwr_pixel_expansion_27 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_27 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_vpwr_pixel_format_27_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_vpwr_pixel_format_27_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_vpwr_pixel_expansion_27_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_vpwr_pixel_expansion_27_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_vpwr_last_page_27_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_27_vpwr_last_page_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_27 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_27_vpwr_address_frame_start_27_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_27_vpwr_address_frame_start_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_27 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_27 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_27_vpwr_line_stride_27_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_27_vpwr_line_stride_27_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_27_vpwr_line_wrap_27_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_27_vpwr_line_wrap_27_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_27 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_27 : 1;
        unsigned int vp_wr_stop_enable_pressure_27 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_27 : 1;
        unsigned int vp_wr_stop_27 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_27 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_enable_du_threshold_reached_27_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_enable_du_threshold_reached_27_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_enable_flux_ctrl_27_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_enable_flux_ctrl_27_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_enable_pressure_27_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_enable_pressure_27_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_ok_27_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_ok_27_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_27_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vp_wr_stop_27_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vpwr_prefetch_bypass_27_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_27_vpwr_prefetch_bypass_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_28 : 4;
        unsigned int vpwr_pixel_expansion_28 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_28 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_vpwr_pixel_format_28_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_vpwr_pixel_format_28_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_vpwr_pixel_expansion_28_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_vpwr_pixel_expansion_28_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_vpwr_last_page_28_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_28_vpwr_last_page_28_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_28 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_28_vpwr_address_frame_start_28_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_28_vpwr_address_frame_start_28_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_28 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_28 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_28_vpwr_line_stride_28_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_28_vpwr_line_stride_28_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_28_vpwr_line_wrap_28_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_28_vpwr_line_wrap_28_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_28 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_28 : 1;
        unsigned int vp_wr_stop_enable_pressure_28 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_28 : 1;
        unsigned int vp_wr_stop_28 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_28 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_enable_du_threshold_reached_28_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_enable_du_threshold_reached_28_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_enable_flux_ctrl_28_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_enable_flux_ctrl_28_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_enable_pressure_28_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_enable_pressure_28_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_ok_28_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_ok_28_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_28_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vp_wr_stop_28_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vpwr_prefetch_bypass_28_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_28_vpwr_prefetch_bypass_28_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_30 : 4;
        unsigned int vpwr_pixel_expansion_30 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_30 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_vpwr_pixel_format_30_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_vpwr_pixel_format_30_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_vpwr_pixel_expansion_30_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_vpwr_pixel_expansion_30_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_vpwr_last_page_30_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_30_vpwr_last_page_30_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_30 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_30_vpwr_address_frame_start_30_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_30_vpwr_address_frame_start_30_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_30 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_30 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_30_vpwr_line_stride_30_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_30_vpwr_line_stride_30_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_30_vpwr_line_wrap_30_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_30_vpwr_line_wrap_30_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_30 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_30 : 1;
        unsigned int vp_wr_stop_enable_pressure_30 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_30 : 1;
        unsigned int vp_wr_stop_30 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_30 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_enable_du_threshold_reached_30_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_enable_du_threshold_reached_30_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_enable_flux_ctrl_30_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_enable_flux_ctrl_30_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_enable_pressure_30_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_enable_pressure_30_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_ok_30_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_ok_30_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_30_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vp_wr_stop_30_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vpwr_prefetch_bypass_30_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_30_vpwr_prefetch_bypass_30_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_31 : 4;
        unsigned int vpwr_pixel_expansion_31 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_31 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_vpwr_pixel_format_31_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_vpwr_pixel_format_31_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_vpwr_pixel_expansion_31_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_vpwr_pixel_expansion_31_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_vpwr_last_page_31_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_31_vpwr_last_page_31_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_31 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_31_vpwr_address_frame_start_31_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_31_vpwr_address_frame_start_31_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_31 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_31 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_31_vpwr_line_stride_31_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_31_vpwr_line_stride_31_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_31_vpwr_line_wrap_31_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_31_vpwr_line_wrap_31_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_31 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_31 : 1;
        unsigned int vp_wr_stop_enable_pressure_31 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_31 : 1;
        unsigned int vp_wr_stop_31 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_31 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_enable_du_threshold_reached_31_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_enable_du_threshold_reached_31_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_enable_flux_ctrl_31_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_enable_flux_ctrl_31_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_enable_pressure_31_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_enable_pressure_31_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_ok_31_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_ok_31_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_31_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vp_wr_stop_31_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vpwr_prefetch_bypass_31_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_31_vpwr_prefetch_bypass_31_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_32 : 4;
        unsigned int vpwr_pixel_expansion_32 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_32 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_vpwr_pixel_format_32_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_vpwr_pixel_format_32_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_vpwr_pixel_expansion_32_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_vpwr_pixel_expansion_32_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_vpwr_last_page_32_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_32_vpwr_last_page_32_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_32 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_32_vpwr_address_frame_start_32_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_32_vpwr_address_frame_start_32_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_32 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_32 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_32_vpwr_line_stride_32_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_32_vpwr_line_stride_32_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_32_vpwr_line_wrap_32_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_32_vpwr_line_wrap_32_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_32 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_32 : 1;
        unsigned int vp_wr_stop_enable_pressure_32 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_32 : 1;
        unsigned int vp_wr_stop_32 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_32 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_enable_du_threshold_reached_32_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_enable_du_threshold_reached_32_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_enable_flux_ctrl_32_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_enable_flux_ctrl_32_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_enable_pressure_32_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_enable_pressure_32_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_ok_32_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_ok_32_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_32_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vp_wr_stop_32_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vpwr_prefetch_bypass_32_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_32_vpwr_prefetch_bypass_32_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_33 : 4;
        unsigned int vpwr_pixel_expansion_33 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_33 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_vpwr_pixel_format_33_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_vpwr_pixel_format_33_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_vpwr_pixel_expansion_33_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_vpwr_pixel_expansion_33_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_vpwr_last_page_33_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_33_vpwr_last_page_33_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_33 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_33_vpwr_address_frame_start_33_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_33_vpwr_address_frame_start_33_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_33 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_33 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_33_vpwr_line_stride_33_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_33_vpwr_line_stride_33_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_33_vpwr_line_wrap_33_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_33_vpwr_line_wrap_33_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_33 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_33 : 1;
        unsigned int vp_wr_stop_enable_pressure_33 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_33 : 1;
        unsigned int vp_wr_stop_33 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_33 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_enable_du_threshold_reached_33_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_enable_du_threshold_reached_33_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_enable_flux_ctrl_33_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_enable_flux_ctrl_33_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_enable_pressure_33_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_enable_pressure_33_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_ok_33_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_ok_33_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_33_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vp_wr_stop_33_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vpwr_prefetch_bypass_33_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_33_vpwr_prefetch_bypass_33_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_36 : 4;
        unsigned int vpwr_pixel_expansion_36 : 1;
        unsigned int vpwr_4pf_enable_36 : 1;
        unsigned int reserved : 9;
        unsigned int vpwr_last_page_36 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_pixel_format_36_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_pixel_format_36_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_pixel_expansion_36_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_pixel_expansion_36_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_4pf_enable_36_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_4pf_enable_36_END (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_last_page_36_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_36_vpwr_last_page_36_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_36 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_36_vpwr_address_frame_start_36_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_36_vpwr_address_frame_start_36_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_36 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_36 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_36_vpwr_line_stride_36_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_36_vpwr_line_stride_36_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_36_vpwr_line_wrap_36_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_36_vpwr_line_wrap_36_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_36 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_36 : 1;
        unsigned int vp_wr_stop_enable_pressure_36 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_36 : 1;
        unsigned int vp_wr_stop_36 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_36 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_enable_du_threshold_reached_36_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_enable_du_threshold_reached_36_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_enable_flux_ctrl_36_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_enable_flux_ctrl_36_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_enable_pressure_36_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_enable_pressure_36_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_ok_36_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_ok_36_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_36_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vp_wr_stop_36_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vpwr_prefetch_bypass_36_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_36_vpwr_prefetch_bypass_36_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_37 : 4;
        unsigned int vpwr_pixel_expansion_37 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_37 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_vpwr_pixel_format_37_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_vpwr_pixel_format_37_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_vpwr_pixel_expansion_37_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_vpwr_pixel_expansion_37_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_vpwr_last_page_37_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_37_vpwr_last_page_37_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_37 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_37_vpwr_address_frame_start_37_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_37_vpwr_address_frame_start_37_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_37 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_37 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_37_vpwr_line_stride_37_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_37_vpwr_line_stride_37_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_37_vpwr_line_wrap_37_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_37_vpwr_line_wrap_37_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_37 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_37 : 1;
        unsigned int vp_wr_stop_enable_pressure_37 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_37 : 1;
        unsigned int vp_wr_stop_37 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_37 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_enable_du_threshold_reached_37_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_enable_du_threshold_reached_37_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_enable_flux_ctrl_37_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_enable_flux_ctrl_37_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_enable_pressure_37_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_enable_pressure_37_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_ok_37_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_ok_37_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_37_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vp_wr_stop_37_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vpwr_prefetch_bypass_37_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_37_vpwr_prefetch_bypass_37_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_38 : 4;
        unsigned int vpwr_pixel_expansion_38 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_38 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_vpwr_pixel_format_38_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_vpwr_pixel_format_38_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_vpwr_pixel_expansion_38_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_vpwr_pixel_expansion_38_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_vpwr_last_page_38_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_38_vpwr_last_page_38_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_38 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_38_vpwr_address_frame_start_38_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_38_vpwr_address_frame_start_38_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_38 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_38 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_38_vpwr_line_stride_38_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_38_vpwr_line_stride_38_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_38_vpwr_line_wrap_38_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_38_vpwr_line_wrap_38_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_38 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_38 : 1;
        unsigned int vp_wr_stop_enable_pressure_38 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_38 : 1;
        unsigned int vp_wr_stop_38 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_38 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_enable_du_threshold_reached_38_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_enable_du_threshold_reached_38_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_enable_flux_ctrl_38_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_enable_flux_ctrl_38_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_enable_pressure_38_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_enable_pressure_38_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_ok_38_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_ok_38_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_38_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vp_wr_stop_38_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vpwr_prefetch_bypass_38_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_38_vpwr_prefetch_bypass_38_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_39 : 4;
        unsigned int vpwr_pixel_expansion_39 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_39 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_vpwr_pixel_format_39_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_vpwr_pixel_format_39_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_vpwr_pixel_expansion_39_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_vpwr_pixel_expansion_39_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_vpwr_last_page_39_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_39_vpwr_last_page_39_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_39 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_39_vpwr_address_frame_start_39_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_39_vpwr_address_frame_start_39_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_39 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_39 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_39_vpwr_line_stride_39_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_39_vpwr_line_stride_39_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_39_vpwr_line_wrap_39_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_39_vpwr_line_wrap_39_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_39 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_39 : 1;
        unsigned int vp_wr_stop_enable_pressure_39 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_39 : 1;
        unsigned int vp_wr_stop_39 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_39 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_enable_du_threshold_reached_39_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_enable_du_threshold_reached_39_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_enable_flux_ctrl_39_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_enable_flux_ctrl_39_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_enable_pressure_39_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_enable_pressure_39_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_ok_39_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_ok_39_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_39_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vp_wr_stop_39_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vpwr_prefetch_bypass_39_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_39_vpwr_prefetch_bypass_39_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_52 : 4;
        unsigned int vpwr_pixel_expansion_52 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_52 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_vpwr_pixel_format_52_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_vpwr_pixel_format_52_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_vpwr_pixel_expansion_52_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_vpwr_pixel_expansion_52_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_vpwr_last_page_52_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_52_vpwr_last_page_52_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_52 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_52_vpwr_address_frame_start_52_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_52_vpwr_address_frame_start_52_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_52 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_52 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_52_vpwr_line_stride_52_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_52_vpwr_line_stride_52_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_52_vpwr_line_wrap_52_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_52_vpwr_line_wrap_52_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_52 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_52 : 1;
        unsigned int vp_wr_stop_enable_pressure_52 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_52 : 1;
        unsigned int vp_wr_stop_52 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_52 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_enable_du_threshold_reached_52_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_enable_du_threshold_reached_52_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_enable_flux_ctrl_52_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_enable_flux_ctrl_52_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_enable_pressure_52_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_enable_pressure_52_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_ok_52_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_ok_52_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_52_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vp_wr_stop_52_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vpwr_prefetch_bypass_52_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_52_vpwr_prefetch_bypass_52_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_53 : 4;
        unsigned int vpwr_pixel_expansion_53 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_53 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_vpwr_pixel_format_53_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_vpwr_pixel_format_53_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_vpwr_pixel_expansion_53_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_vpwr_pixel_expansion_53_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_vpwr_last_page_53_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_53_vpwr_last_page_53_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_53 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_53_vpwr_address_frame_start_53_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_53_vpwr_address_frame_start_53_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_53 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_53 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_53_vpwr_line_stride_53_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_53_vpwr_line_stride_53_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_53_vpwr_line_wrap_53_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_53_vpwr_line_wrap_53_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_53 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_53 : 1;
        unsigned int vp_wr_stop_enable_pressure_53 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_53 : 1;
        unsigned int vp_wr_stop_53 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_53 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_enable_du_threshold_reached_53_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_enable_du_threshold_reached_53_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_enable_flux_ctrl_53_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_enable_flux_ctrl_53_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_enable_pressure_53_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_enable_pressure_53_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_ok_53_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_ok_53_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_53_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vp_wr_stop_53_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vpwr_prefetch_bypass_53_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_53_vpwr_prefetch_bypass_53_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_56 : 4;
        unsigned int vpwr_pixel_expansion_56 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_56 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_vpwr_pixel_format_56_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_vpwr_pixel_format_56_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_vpwr_pixel_expansion_56_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_vpwr_pixel_expansion_56_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_vpwr_last_page_56_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_56_vpwr_last_page_56_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_56 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_56_vpwr_address_frame_start_56_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_56_vpwr_address_frame_start_56_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_56 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_56 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_56_vpwr_line_stride_56_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_56_vpwr_line_stride_56_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_56_vpwr_line_wrap_56_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_56_vpwr_line_wrap_56_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_56 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_56 : 1;
        unsigned int vp_wr_stop_enable_pressure_56 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_56 : 1;
        unsigned int vp_wr_stop_56 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_56 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_enable_du_threshold_reached_56_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_enable_du_threshold_reached_56_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_enable_flux_ctrl_56_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_enable_flux_ctrl_56_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_enable_pressure_56_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_enable_pressure_56_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_ok_56_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_ok_56_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_56_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vp_wr_stop_56_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vpwr_prefetch_bypass_56_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_56_vpwr_prefetch_bypass_56_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_57 : 4;
        unsigned int vpwr_pixel_expansion_57 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_57 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_vpwr_pixel_format_57_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_vpwr_pixel_format_57_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_vpwr_pixel_expansion_57_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_vpwr_pixel_expansion_57_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_vpwr_last_page_57_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_CFG_57_vpwr_last_page_57_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_57 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_57_vpwr_address_frame_start_57_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_FS_57_vpwr_address_frame_start_57_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_57 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_57 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_57_vpwr_line_stride_57_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_57_vpwr_line_stride_57_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_57_vpwr_line_wrap_57_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_AXI_LINE_57_vpwr_line_wrap_57_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_57 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_57 : 1;
        unsigned int vp_wr_stop_enable_pressure_57 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_57 : 1;
        unsigned int vp_wr_stop_57 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_57 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_enable_du_threshold_reached_57_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_enable_du_threshold_reached_57_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_enable_flux_ctrl_57_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_enable_flux_ctrl_57_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_enable_pressure_57_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_enable_pressure_57_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_ok_57_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_ok_57_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_57_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vp_wr_stop_57_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vpwr_prefetch_bypass_57_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_IF_CFG_57_vpwr_prefetch_bypass_57_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_16 : 4;
        unsigned int vpwr_access_limiter_1_16 : 4;
        unsigned int vpwr_access_limiter_2_16 : 4;
        unsigned int vpwr_access_limiter_3_16 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_16 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_0_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_0_16_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_1_16_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_1_16_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_2_16_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_2_16_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_3_16_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_3_16_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_reload_16_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_16_vpwr_access_limiter_reload_16_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_17 : 4;
        unsigned int vpwr_access_limiter_1_17 : 4;
        unsigned int vpwr_access_limiter_2_17 : 4;
        unsigned int vpwr_access_limiter_3_17 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_17 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_0_17_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_0_17_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_1_17_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_1_17_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_2_17_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_2_17_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_3_17_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_3_17_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_reload_17_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_17_vpwr_access_limiter_reload_17_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_18 : 4;
        unsigned int vpwr_access_limiter_1_18 : 4;
        unsigned int vpwr_access_limiter_2_18 : 4;
        unsigned int vpwr_access_limiter_3_18 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_18 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_0_18_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_0_18_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_1_18_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_1_18_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_2_18_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_2_18_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_3_18_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_3_18_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_reload_18_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_18_vpwr_access_limiter_reload_18_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_19 : 4;
        unsigned int vpwr_access_limiter_1_19 : 4;
        unsigned int vpwr_access_limiter_2_19 : 4;
        unsigned int vpwr_access_limiter_3_19 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_19 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_0_19_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_0_19_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_1_19_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_1_19_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_2_19_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_2_19_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_3_19_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_3_19_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_reload_19_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_19_vpwr_access_limiter_reload_19_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_20 : 4;
        unsigned int vpwr_access_limiter_1_20 : 4;
        unsigned int vpwr_access_limiter_2_20 : 4;
        unsigned int vpwr_access_limiter_3_20 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_20 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_0_20_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_0_20_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_1_20_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_1_20_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_2_20_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_2_20_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_3_20_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_3_20_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_reload_20_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_20_vpwr_access_limiter_reload_20_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_21 : 4;
        unsigned int vpwr_access_limiter_1_21 : 4;
        unsigned int vpwr_access_limiter_2_21 : 4;
        unsigned int vpwr_access_limiter_3_21 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_21 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_0_21_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_0_21_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_1_21_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_1_21_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_2_21_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_2_21_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_3_21_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_3_21_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_reload_21_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_21_vpwr_access_limiter_reload_21_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_22 : 4;
        unsigned int vpwr_access_limiter_1_22 : 4;
        unsigned int vpwr_access_limiter_2_22 : 4;
        unsigned int vpwr_access_limiter_3_22 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_22 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_0_22_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_0_22_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_1_22_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_1_22_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_2_22_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_2_22_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_3_22_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_3_22_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_reload_22_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_22_vpwr_access_limiter_reload_22_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_23 : 4;
        unsigned int vpwr_access_limiter_1_23 : 4;
        unsigned int vpwr_access_limiter_2_23 : 4;
        unsigned int vpwr_access_limiter_3_23 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_23 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_0_23_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_0_23_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_1_23_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_1_23_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_2_23_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_2_23_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_3_23_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_3_23_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_reload_23_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_23_vpwr_access_limiter_reload_23_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_24 : 4;
        unsigned int vpwr_access_limiter_1_24 : 4;
        unsigned int vpwr_access_limiter_2_24 : 4;
        unsigned int vpwr_access_limiter_3_24 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_24 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_0_24_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_0_24_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_1_24_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_1_24_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_2_24_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_2_24_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_3_24_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_3_24_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_reload_24_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_24_vpwr_access_limiter_reload_24_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_26 : 4;
        unsigned int vpwr_access_limiter_1_26 : 4;
        unsigned int vpwr_access_limiter_2_26 : 4;
        unsigned int vpwr_access_limiter_3_26 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_26 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_0_26_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_0_26_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_1_26_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_1_26_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_2_26_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_2_26_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_3_26_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_3_26_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_reload_26_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_26_vpwr_access_limiter_reload_26_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_27 : 4;
        unsigned int vpwr_access_limiter_1_27 : 4;
        unsigned int vpwr_access_limiter_2_27 : 4;
        unsigned int vpwr_access_limiter_3_27 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_27 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_0_27_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_0_27_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_1_27_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_1_27_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_2_27_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_2_27_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_3_27_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_3_27_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_reload_27_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_27_vpwr_access_limiter_reload_27_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_28 : 4;
        unsigned int vpwr_access_limiter_1_28 : 4;
        unsigned int vpwr_access_limiter_2_28 : 4;
        unsigned int vpwr_access_limiter_3_28 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_28 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_0_28_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_0_28_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_1_28_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_1_28_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_2_28_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_2_28_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_3_28_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_3_28_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_reload_28_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_28_vpwr_access_limiter_reload_28_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_30 : 4;
        unsigned int vpwr_access_limiter_1_30 : 4;
        unsigned int vpwr_access_limiter_2_30 : 4;
        unsigned int vpwr_access_limiter_3_30 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_30 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_0_30_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_0_30_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_1_30_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_1_30_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_2_30_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_2_30_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_3_30_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_3_30_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_reload_30_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_30_vpwr_access_limiter_reload_30_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_31 : 4;
        unsigned int vpwr_access_limiter_1_31 : 4;
        unsigned int vpwr_access_limiter_2_31 : 4;
        unsigned int vpwr_access_limiter_3_31 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_31 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_0_31_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_0_31_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_1_31_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_1_31_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_2_31_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_2_31_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_3_31_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_3_31_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_reload_31_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_31_vpwr_access_limiter_reload_31_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_32 : 4;
        unsigned int vpwr_access_limiter_1_32 : 4;
        unsigned int vpwr_access_limiter_2_32 : 4;
        unsigned int vpwr_access_limiter_3_32 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_32 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_0_32_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_0_32_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_1_32_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_1_32_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_2_32_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_2_32_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_3_32_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_3_32_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_reload_32_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_32_vpwr_access_limiter_reload_32_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_33 : 4;
        unsigned int vpwr_access_limiter_1_33 : 4;
        unsigned int vpwr_access_limiter_2_33 : 4;
        unsigned int vpwr_access_limiter_3_33 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_33 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_0_33_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_0_33_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_1_33_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_1_33_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_2_33_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_2_33_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_3_33_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_3_33_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_reload_33_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_33_vpwr_access_limiter_reload_33_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_36 : 4;
        unsigned int vpwr_access_limiter_1_36 : 4;
        unsigned int vpwr_access_limiter_2_36 : 4;
        unsigned int vpwr_access_limiter_3_36 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_36 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_0_36_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_0_36_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_1_36_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_1_36_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_2_36_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_2_36_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_3_36_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_3_36_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_reload_36_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_36_vpwr_access_limiter_reload_36_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_37 : 4;
        unsigned int vpwr_access_limiter_1_37 : 4;
        unsigned int vpwr_access_limiter_2_37 : 4;
        unsigned int vpwr_access_limiter_3_37 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_37 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_0_37_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_0_37_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_1_37_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_1_37_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_2_37_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_2_37_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_3_37_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_3_37_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_reload_37_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_37_vpwr_access_limiter_reload_37_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_38 : 4;
        unsigned int vpwr_access_limiter_1_38 : 4;
        unsigned int vpwr_access_limiter_2_38 : 4;
        unsigned int vpwr_access_limiter_3_38 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_38 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_0_38_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_0_38_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_1_38_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_1_38_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_2_38_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_2_38_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_3_38_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_3_38_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_reload_38_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_38_vpwr_access_limiter_reload_38_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_39 : 4;
        unsigned int vpwr_access_limiter_1_39 : 4;
        unsigned int vpwr_access_limiter_2_39 : 4;
        unsigned int vpwr_access_limiter_3_39 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_39 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_0_39_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_0_39_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_1_39_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_1_39_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_2_39_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_2_39_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_3_39_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_3_39_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_reload_39_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_39_vpwr_access_limiter_reload_39_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_52 : 4;
        unsigned int vpwr_access_limiter_1_52 : 4;
        unsigned int vpwr_access_limiter_2_52 : 4;
        unsigned int vpwr_access_limiter_3_52 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_52 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_0_52_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_0_52_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_1_52_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_1_52_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_2_52_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_2_52_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_3_52_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_3_52_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_reload_52_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_52_vpwr_access_limiter_reload_52_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_53 : 4;
        unsigned int vpwr_access_limiter_1_53 : 4;
        unsigned int vpwr_access_limiter_2_53 : 4;
        unsigned int vpwr_access_limiter_3_53 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_53 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_0_53_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_0_53_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_1_53_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_1_53_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_2_53_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_2_53_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_3_53_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_3_53_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_reload_53_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_53_vpwr_access_limiter_reload_53_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_56 : 4;
        unsigned int vpwr_access_limiter_1_56 : 4;
        unsigned int vpwr_access_limiter_2_56 : 4;
        unsigned int vpwr_access_limiter_3_56 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_56 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_0_56_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_0_56_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_1_56_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_1_56_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_2_56_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_2_56_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_3_56_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_3_56_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_reload_56_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_56_vpwr_access_limiter_reload_56_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_57 : 4;
        unsigned int vpwr_access_limiter_1_57 : 4;
        unsigned int vpwr_access_limiter_2_57 : 4;
        unsigned int vpwr_access_limiter_3_57 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_57 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_0_57_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_0_57_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_1_57_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_1_57_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_2_57_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_2_57_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_3_57_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_3_57_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_reload_57_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_WR_57_vpwr_access_limiter_reload_57_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_8 : 4;
        unsigned int vprd_pixel_expansion_8 : 1;
        unsigned int vprd_allocated_du_8 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_8 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_pixel_format_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_pixel_format_8_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_pixel_expansion_8_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_pixel_expansion_8_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_allocated_du_8_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_allocated_du_8_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_last_page_8_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_8_vprd_last_page_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_8 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_8 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_8_vprd_line_size_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_8_vprd_line_size_8_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_8_vprd_horizontal_blanking_8_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_8_vprd_horizontal_blanking_8_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_8 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_8 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_8_vprd_frame_size_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_8_vprd_frame_size_8_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_8_vprd_vertical_blanking_8_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_8_vprd_vertical_blanking_8_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_8 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_8_vprd_axi_frame_start_8_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_8_vprd_axi_frame_start_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_8 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_8 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_8_vprd_line_stride_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_8_vprd_line_stride_8_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_8_vprd_line_wrap_8_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_8_vprd_line_wrap_8_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_8 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_8 : 1;
        unsigned int vp_rd_stop_enable_pressure_8 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_8 : 1;
        unsigned int vp_rd_stop_8 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_8 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_enable_du_threshold_reached_8_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_enable_du_threshold_reached_8_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_enable_flux_ctrl_8_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_enable_flux_ctrl_8_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_enable_pressure_8_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_enable_pressure_8_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_ok_8_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_ok_8_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_8_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vp_rd_stop_8_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vprd_prefetch_bypass_8_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_8_vprd_prefetch_bypass_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_8 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_8_vp_rd_debug_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_8_vp_rd_debug_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_9 : 4;
        unsigned int vprd_pixel_expansion_9 : 1;
        unsigned int vprd_allocated_du_9 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_9 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_pixel_format_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_pixel_format_9_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_pixel_expansion_9_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_pixel_expansion_9_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_allocated_du_9_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_allocated_du_9_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_last_page_9_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_9_vprd_last_page_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_9 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_9 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_9_vprd_line_size_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_9_vprd_line_size_9_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_9_vprd_horizontal_blanking_9_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_9_vprd_horizontal_blanking_9_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_9 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_9 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_9_vprd_frame_size_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_9_vprd_frame_size_9_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_9_vprd_vertical_blanking_9_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_9_vprd_vertical_blanking_9_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_9 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_9_vprd_axi_frame_start_9_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_9_vprd_axi_frame_start_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_9 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_9 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_9_vprd_line_stride_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_9_vprd_line_stride_9_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_9_vprd_line_wrap_9_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_9_vprd_line_wrap_9_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_9 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_9 : 1;
        unsigned int vp_rd_stop_enable_pressure_9 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_9 : 1;
        unsigned int vp_rd_stop_9 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_9 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_enable_du_threshold_reached_9_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_enable_du_threshold_reached_9_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_enable_flux_ctrl_9_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_enable_flux_ctrl_9_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_enable_pressure_9_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_enable_pressure_9_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_ok_9_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_ok_9_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_9_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vp_rd_stop_9_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vprd_prefetch_bypass_9_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_9_vprd_prefetch_bypass_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_9 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_9_vp_rd_debug_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_9_vp_rd_debug_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_10 : 4;
        unsigned int vprd_pixel_expansion_10 : 1;
        unsigned int vprd_allocated_du_10 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_10 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_pixel_format_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_pixel_format_10_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_pixel_expansion_10_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_pixel_expansion_10_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_allocated_du_10_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_allocated_du_10_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_last_page_10_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_10_vprd_last_page_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_10 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_10 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_10_vprd_line_size_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_10_vprd_line_size_10_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_10_vprd_horizontal_blanking_10_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_10_vprd_horizontal_blanking_10_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_10 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_10 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_10_vprd_frame_size_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_10_vprd_frame_size_10_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_10_vprd_vertical_blanking_10_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_10_vprd_vertical_blanking_10_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_10 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_10_vprd_axi_frame_start_10_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_10_vprd_axi_frame_start_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_10 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_10 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_10_vprd_line_stride_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_10_vprd_line_stride_10_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_10_vprd_line_wrap_10_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_10_vprd_line_wrap_10_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_10 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_10 : 1;
        unsigned int vp_rd_stop_enable_pressure_10 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_10 : 1;
        unsigned int vp_rd_stop_10 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_10 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_enable_du_threshold_reached_10_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_enable_du_threshold_reached_10_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_enable_flux_ctrl_10_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_enable_flux_ctrl_10_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_enable_pressure_10_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_enable_pressure_10_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_ok_10_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_ok_10_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_10_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vp_rd_stop_10_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vprd_prefetch_bypass_10_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_10_vprd_prefetch_bypass_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_10 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_10_vp_rd_debug_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_10_vp_rd_debug_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_15 : 4;
        unsigned int vprd_pixel_expansion_15 : 1;
        unsigned int vprd_allocated_du_15 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_15 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_pixel_format_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_pixel_format_15_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_pixel_expansion_15_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_pixel_expansion_15_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_allocated_du_15_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_allocated_du_15_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_last_page_15_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_15_vprd_last_page_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_15 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_15 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_15_vprd_line_size_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_15_vprd_line_size_15_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_15_vprd_horizontal_blanking_15_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_15_vprd_horizontal_blanking_15_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_15 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_15 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_15_vprd_frame_size_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_15_vprd_frame_size_15_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_15_vprd_vertical_blanking_15_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_15_vprd_vertical_blanking_15_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_15 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_15_vprd_axi_frame_start_15_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_15_vprd_axi_frame_start_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_15 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_15 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_15_vprd_line_stride_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_15_vprd_line_stride_15_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_15_vprd_line_wrap_15_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_15_vprd_line_wrap_15_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_15 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_15 : 1;
        unsigned int vp_rd_stop_enable_pressure_15 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_15 : 1;
        unsigned int vp_rd_stop_15 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_15 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_enable_du_threshold_reached_15_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_enable_du_threshold_reached_15_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_enable_flux_ctrl_15_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_enable_flux_ctrl_15_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_enable_pressure_15_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_enable_pressure_15_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_ok_15_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_ok_15_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_15_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vp_rd_stop_15_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vprd_prefetch_bypass_15_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_15_vprd_prefetch_bypass_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_15 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_15_vp_rd_debug_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_15_vp_rd_debug_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_16 : 4;
        unsigned int vprd_pixel_expansion_16 : 1;
        unsigned int vprd_allocated_du_16 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_16 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_pixel_format_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_pixel_format_16_END (3)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_pixel_expansion_16_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_pixel_expansion_16_END (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_allocated_du_16_START (5)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_allocated_du_16_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_last_page_16_START (15)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_CFG_16_vprd_last_page_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_16 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_16 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_16_vprd_line_size_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_16_vprd_line_size_16_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_16_vprd_horizontal_blanking_16_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_LWG_16_vprd_horizontal_blanking_16_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_16 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_16 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_16_vprd_frame_size_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_16_vprd_frame_size_16_END (12)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_16_vprd_vertical_blanking_16_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_FHG_16_vprd_vertical_blanking_16_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_16 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_16_vprd_axi_frame_start_16_START (4)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_FS_16_vprd_axi_frame_start_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_16 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_16 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_16_vprd_line_stride_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_16_vprd_line_stride_16_END (9)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_16_vprd_line_wrap_16_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_AXI_LINE_16_vprd_line_wrap_16_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_16 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_16 : 1;
        unsigned int vp_rd_stop_enable_pressure_16 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_16 : 1;
        unsigned int vp_rd_stop_16 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_16 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_enable_du_threshold_reached_16_START (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_enable_du_threshold_reached_16_END (16)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_enable_flux_ctrl_16_START (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_enable_flux_ctrl_16_END (17)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_enable_pressure_16_START (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_enable_pressure_16_END (18)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_ok_16_START (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_ok_16_END (24)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_16_START (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vp_rd_stop_16_END (25)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vprd_prefetch_bypass_16_START (31)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_IF_CFG_16_vprd_prefetch_bypass_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_16 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_16_vp_rd_debug_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_RD_DEBUG_16_vp_rd_debug_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_8 : 4;
        unsigned int vprd_access_limiter_1_8 : 4;
        unsigned int vprd_access_limiter_2_8 : 4;
        unsigned int vprd_access_limiter_3_8 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_8 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_0_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_0_8_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_1_8_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_1_8_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_2_8_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_2_8_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_3_8_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_3_8_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_reload_8_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_8_vprd_access_limiter_reload_8_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_9 : 4;
        unsigned int vprd_access_limiter_1_9 : 4;
        unsigned int vprd_access_limiter_2_9 : 4;
        unsigned int vprd_access_limiter_3_9 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_9 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_0_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_0_9_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_1_9_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_1_9_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_2_9_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_2_9_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_3_9_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_3_9_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_reload_9_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_9_vprd_access_limiter_reload_9_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_10 : 4;
        unsigned int vprd_access_limiter_1_10 : 4;
        unsigned int vprd_access_limiter_2_10 : 4;
        unsigned int vprd_access_limiter_3_10 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_10 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_0_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_0_10_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_1_10_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_1_10_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_2_10_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_2_10_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_3_10_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_3_10_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_reload_10_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_10_vprd_access_limiter_reload_10_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_15 : 4;
        unsigned int vprd_access_limiter_1_15 : 4;
        unsigned int vprd_access_limiter_2_15 : 4;
        unsigned int vprd_access_limiter_3_15 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_15 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_0_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_0_15_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_1_15_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_1_15_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_2_15_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_2_15_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_3_15_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_3_15_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_reload_15_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_15_vprd_access_limiter_reload_15_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_16 : 4;
        unsigned int vprd_access_limiter_1_16 : 4;
        unsigned int vprd_access_limiter_2_16 : 4;
        unsigned int vprd_access_limiter_3_16 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_16 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_0_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_0_16_END (3)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_1_16_START (4)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_1_16_END (7)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_2_16_START (8)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_2_16_END (11)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_3_16_START (12)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_3_16_END (15)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_reload_16_START (24)
#define SOC_ISP_CVDR_CVDR_RT_LIMITER_VP_RD_16_vprd_access_limiter_reload_16_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_0 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_0_debug_0_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_0_debug_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_1 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_1_debug_1_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_1_debug_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_2_debug_2_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_2_debug_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_3_debug_3_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_3_debug_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_4 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_4_debug_4_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_4_debug_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_5 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_5_debug_5_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_5_debug_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_6 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_6_debug_6_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_6_debug_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_7 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_7_debug_7_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_7_debug_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_8 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_8_debug_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_8_debug_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_9 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_9_debug_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_9_debug_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_10 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_10_debug_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_10_debug_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_11 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_11_debug_11_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_11_debug_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_12 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_12_debug_12_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_12_debug_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_13 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_13_debug_13_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_13_debug_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_14 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_14_debug_14_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_14_debug_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_15 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_DEBUG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_15_debug_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_DEBUG_15_debug_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_16 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_16_vp_wr_mid_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_16_vp_wr_mid_16_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_17 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_17_vp_wr_mid_17_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_17_vp_wr_mid_17_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_18 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_18_vp_wr_mid_18_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_18_vp_wr_mid_18_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_19 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_19_vp_wr_mid_19_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_19_vp_wr_mid_19_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_20 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_20_vp_wr_mid_20_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_20_vp_wr_mid_20_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_21 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_21_vp_wr_mid_21_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_21_vp_wr_mid_21_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_22 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_22_vp_wr_mid_22_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_22_vp_wr_mid_22_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_23 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_23_vp_wr_mid_23_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_23_vp_wr_mid_23_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_24 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_24_vp_wr_mid_24_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_24_vp_wr_mid_24_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_26 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_26_vp_wr_mid_26_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_26_vp_wr_mid_26_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_27 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_27_vp_wr_mid_27_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_27_vp_wr_mid_27_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_28 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_28_vp_wr_mid_28_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_28_vp_wr_mid_28_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_30 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_30_vp_wr_mid_30_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_30_vp_wr_mid_30_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_31 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_31_vp_wr_mid_31_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_31_vp_wr_mid_31_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_32 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_32_vp_wr_mid_32_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_32_vp_wr_mid_32_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_33 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_33_vp_wr_mid_33_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_33_vp_wr_mid_33_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_36 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_36_vp_wr_mid_36_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_36_vp_wr_mid_36_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_37 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_37_vp_wr_mid_37_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_37_vp_wr_mid_37_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_38 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_38_vp_wr_mid_38_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_38_vp_wr_mid_38_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_39 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_39_vp_wr_mid_39_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_39_vp_wr_mid_39_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_52 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_52_vp_wr_mid_52_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_52_vp_wr_mid_52_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_53 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_53_vp_wr_mid_53_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_53_vp_wr_mid_53_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_56 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_56_vp_wr_mid_56_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_56_vp_wr_mid_56_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_57 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_57_vp_wr_mid_57_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_WR_57_vp_wr_mid_57_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_8 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_8_vp_rd_mid_8_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_8_vp_rd_mid_8_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_9 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_9_vp_rd_mid_9_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_9_vp_rd_mid_9_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_10 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_10_vp_rd_mid_10_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_10_vp_rd_mid_10_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_15 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_15_vp_rd_mid_15_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_15_vp_rd_mid_15_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_16 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_16_vp_rd_mid_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_AXI_CFG_VP_RD_16_vp_rd_mid_16_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_0 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_SPARE_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_SPARE_0_spare_0_START (0)
#define SOC_ISP_CVDR_CVDR_RT_SPARE_0_spare_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_1 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_SPARE_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_SPARE_1_spare_1_START (0)
#define SOC_ISP_CVDR_CVDR_RT_SPARE_1_spare_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_SPARE_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_SPARE_2_spare_2_START (0)
#define SOC_ISP_CVDR_CVDR_RT_SPARE_2_spare_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_SPARE_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_SPARE_3_spare_3_START (0)
#define SOC_ISP_CVDR_CVDR_RT_SPARE_3_spare_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_16 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_16_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_16_vp_wr_debug_16_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_16_vp_wr_debug_16_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_17 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_17_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_17_vp_wr_debug_17_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_17_vp_wr_debug_17_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_18 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_18_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_18_vp_wr_debug_18_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_18_vp_wr_debug_18_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_19 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_19_vp_wr_debug_19_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_19_vp_wr_debug_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_20 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_20_vp_wr_debug_20_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_20_vp_wr_debug_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_21 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_21_vp_wr_debug_21_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_21_vp_wr_debug_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_22 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_22_vp_wr_debug_22_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_22_vp_wr_debug_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_23 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_23_vp_wr_debug_23_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_23_vp_wr_debug_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_24 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_24_vp_wr_debug_24_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_24_vp_wr_debug_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_26 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_26_vp_wr_debug_26_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_26_vp_wr_debug_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_27 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_27_vp_wr_debug_27_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_27_vp_wr_debug_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_28 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_28_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_28_vp_wr_debug_28_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_28_vp_wr_debug_28_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_30 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_30_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_30_vp_wr_debug_30_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_30_vp_wr_debug_30_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_31 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_31_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_31_vp_wr_debug_31_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_31_vp_wr_debug_31_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_32 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_32_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_32_vp_wr_debug_32_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_32_vp_wr_debug_32_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_33 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_33_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_33_vp_wr_debug_33_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_33_vp_wr_debug_33_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_36 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_36_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_36_vp_wr_debug_36_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_36_vp_wr_debug_36_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_37 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_37_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_37_vp_wr_debug_37_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_37_vp_wr_debug_37_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_38 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_38_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_38_vp_wr_debug_38_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_38_vp_wr_debug_38_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_39 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_39_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_39_vp_wr_debug_39_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_39_vp_wr_debug_39_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_52 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_52_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_52_vp_wr_debug_52_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_52_vp_wr_debug_52_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_53 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_53_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_53_vp_wr_debug_53_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_53_vp_wr_debug_53_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_56 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_56_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_56_vp_wr_debug_56_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_56_vp_wr_debug_56_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_57 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_57_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_57_vp_wr_debug_57_START (0)
#define SOC_ISP_CVDR_CVDR_RT_VP_WR_DEBUG_57_vp_wr_debug_57_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int axiwrite_du_threshold : 6;
        unsigned int reserved_0 : 2;
        unsigned int du_threshold_reached : 8;
        unsigned int max_axiread_id : 5;
        unsigned int reserved_1 : 3;
        unsigned int max_axiwrite_id : 5;
        unsigned int reserved_2 : 1;
        unsigned int force_rd_clk_on : 1;
        unsigned int force_wr_clk_on : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_axiwrite_du_threshold_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_axiwrite_du_threshold_END (5)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_du_threshold_reached_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_du_threshold_reached_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_max_axiread_id_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_max_axiread_id_END (20)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_max_axiwrite_id_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_max_axiwrite_id_END (28)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_force_rd_clk_on_START (30)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_force_rd_clk_on_END (30)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_force_wr_clk_on_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_CFG_force_wr_clk_on_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int wr_peak_en : 1;
        unsigned int reserved_0 : 7;
        unsigned int rd_peak_en : 1;
        unsigned int reserved_1 : 23;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_EN_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_EN_wr_peak_en_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_EN_wr_peak_en_END (0)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_EN_rd_peak_en_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_EN_rd_peak_en_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int wr_peak : 8;
        unsigned int rd_peak : 8;
        unsigned int reserved : 16;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_wr_peak_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_wr_peak_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_rd_peak_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_DEBUG_rd_peak_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int wr_qos_threshold_01_stop : 4;
        unsigned int wr_qos_threshold_01_start : 4;
        unsigned int wr_qos_threshold_10_stop : 4;
        unsigned int wr_qos_threshold_10_start : 4;
        unsigned int wr_qos_threshold_11_stop : 4;
        unsigned int wr_qos_threshold_11_start : 4;
        unsigned int reserved : 2;
        unsigned int wr_qos_min : 2;
        unsigned int wr_qos_max : 2;
        unsigned int wr_qos_sr : 2;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_stop_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_stop_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_start_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_01_start_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_stop_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_stop_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_start_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_10_start_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_stop_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_stop_END (19)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_start_START (20)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_threshold_11_start_END (23)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_min_START (26)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_min_END (27)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_max_START (28)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_max_END (29)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_sr_START (30)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_WR_QOS_CFG_wr_qos_sr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int rd_qos_threshold_01_stop : 4;
        unsigned int rd_qos_threshold_01_start : 4;
        unsigned int rd_qos_threshold_10_stop : 4;
        unsigned int rd_qos_threshold_10_start : 4;
        unsigned int rd_qos_threshold_11_stop : 4;
        unsigned int rd_qos_threshold_11_start : 4;
        unsigned int reserved : 2;
        unsigned int rd_qos_min : 2;
        unsigned int rd_qos_max : 2;
        unsigned int rd_qos_sr : 2;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_stop_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_stop_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_start_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_01_start_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_stop_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_stop_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_start_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_10_start_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_stop_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_stop_END (19)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_start_START (20)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_threshold_11_start_END (23)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_min_START (26)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_min_END (27)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_max_START (28)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_max_END (29)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_sr_START (30)
#define SOC_ISP_CVDR_CVDR_SRT_CVDR_RD_QOS_CFG_rd_qos_sr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int other_ro : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_OTHER_RO_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_OTHER_RO_other_ro_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_OTHER_RO_other_ro_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int other_rw : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_OTHER_RW_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_OTHER_RW_other_rw_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_OTHER_RW_other_rw_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_0 : 4;
        unsigned int vpwr_pixel_expansion_0 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_0 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_vpwr_pixel_format_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_vpwr_pixel_format_0_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_vpwr_pixel_expansion_0_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_vpwr_pixel_expansion_0_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_vpwr_last_page_0_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_0_vpwr_last_page_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_0 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_0_vpwr_address_frame_start_0_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_0_vpwr_address_frame_start_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_0 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_0 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_0_vpwr_line_stride_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_0_vpwr_line_stride_0_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_0_vpwr_line_wrap_0_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_0_vpwr_line_wrap_0_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_0 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_0 : 1;
        unsigned int vp_wr_stop_enable_pressure_0 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_0 : 1;
        unsigned int vp_wr_stop_0 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_0 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_enable_du_threshold_reached_0_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_enable_du_threshold_reached_0_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_enable_flux_ctrl_0_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_enable_flux_ctrl_0_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_enable_pressure_0_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_enable_pressure_0_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_ok_0_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_ok_0_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_0_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vp_wr_stop_0_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vpwr_prefetch_bypass_0_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_0_vpwr_prefetch_bypass_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_1 : 4;
        unsigned int vpwr_pixel_expansion_1 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_1 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_vpwr_pixel_format_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_vpwr_pixel_format_1_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_vpwr_pixel_expansion_1_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_vpwr_pixel_expansion_1_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_vpwr_last_page_1_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_1_vpwr_last_page_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_1 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_1_vpwr_address_frame_start_1_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_1_vpwr_address_frame_start_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_1 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_1 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_1_vpwr_line_stride_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_1_vpwr_line_stride_1_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_1_vpwr_line_wrap_1_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_1_vpwr_line_wrap_1_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_1 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_1 : 1;
        unsigned int vp_wr_stop_enable_pressure_1 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_1 : 1;
        unsigned int vp_wr_stop_1 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_1 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_enable_du_threshold_reached_1_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_enable_du_threshold_reached_1_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_enable_flux_ctrl_1_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_enable_flux_ctrl_1_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_enable_pressure_1_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_enable_pressure_1_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_ok_1_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_ok_1_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_1_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vp_wr_stop_1_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vpwr_prefetch_bypass_1_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_1_vpwr_prefetch_bypass_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_2 : 4;
        unsigned int vpwr_pixel_expansion_2 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_2 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_vpwr_pixel_format_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_vpwr_pixel_format_2_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_vpwr_pixel_expansion_2_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_vpwr_pixel_expansion_2_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_vpwr_last_page_2_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_2_vpwr_last_page_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_2 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_2_vpwr_address_frame_start_2_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_2_vpwr_address_frame_start_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_2 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_2 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_2_vpwr_line_stride_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_2_vpwr_line_stride_2_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_2_vpwr_line_wrap_2_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_2_vpwr_line_wrap_2_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_2 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_2 : 1;
        unsigned int vp_wr_stop_enable_pressure_2 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_2 : 1;
        unsigned int vp_wr_stop_2 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_2 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_enable_du_threshold_reached_2_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_enable_du_threshold_reached_2_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_enable_flux_ctrl_2_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_enable_flux_ctrl_2_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_enable_pressure_2_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_enable_pressure_2_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_ok_2_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_ok_2_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_2_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vp_wr_stop_2_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vpwr_prefetch_bypass_2_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_2_vpwr_prefetch_bypass_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_3 : 4;
        unsigned int vpwr_pixel_expansion_3 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_3 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_vpwr_pixel_format_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_vpwr_pixel_format_3_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_vpwr_pixel_expansion_3_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_vpwr_pixel_expansion_3_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_vpwr_last_page_3_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_3_vpwr_last_page_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_3 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_3_vpwr_address_frame_start_3_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_3_vpwr_address_frame_start_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_3 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_3 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_3_vpwr_line_stride_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_3_vpwr_line_stride_3_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_3_vpwr_line_wrap_3_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_3_vpwr_line_wrap_3_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_3 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_3 : 1;
        unsigned int vp_wr_stop_enable_pressure_3 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_3 : 1;
        unsigned int vp_wr_stop_3 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_3 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_enable_du_threshold_reached_3_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_enable_du_threshold_reached_3_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_enable_flux_ctrl_3_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_enable_flux_ctrl_3_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_enable_pressure_3_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_enable_pressure_3_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_ok_3_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_ok_3_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_3_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vp_wr_stop_3_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vpwr_prefetch_bypass_3_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_3_vpwr_prefetch_bypass_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_4 : 4;
        unsigned int vpwr_pixel_expansion_4 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_4 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_vpwr_pixel_format_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_vpwr_pixel_format_4_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_vpwr_pixel_expansion_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_vpwr_pixel_expansion_4_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_vpwr_last_page_4_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_4_vpwr_last_page_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_4 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_4_vpwr_address_frame_start_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_4_vpwr_address_frame_start_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_4 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_4 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_4_vpwr_line_stride_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_4_vpwr_line_stride_4_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_4_vpwr_line_wrap_4_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_4_vpwr_line_wrap_4_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_4 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_4 : 1;
        unsigned int vp_wr_stop_enable_pressure_4 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_4 : 1;
        unsigned int vp_wr_stop_4 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_4 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_enable_du_threshold_reached_4_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_enable_du_threshold_reached_4_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_enable_flux_ctrl_4_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_enable_flux_ctrl_4_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_enable_pressure_4_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_enable_pressure_4_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_ok_4_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_ok_4_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_4_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vp_wr_stop_4_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vpwr_prefetch_bypass_4_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_4_vpwr_prefetch_bypass_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_5 : 4;
        unsigned int vpwr_pixel_expansion_5 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_5 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_vpwr_pixel_format_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_vpwr_pixel_format_5_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_vpwr_pixel_expansion_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_vpwr_pixel_expansion_5_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_vpwr_last_page_5_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_5_vpwr_last_page_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_5 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_5_vpwr_address_frame_start_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_5_vpwr_address_frame_start_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_5 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_5 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_5_vpwr_line_stride_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_5_vpwr_line_stride_5_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_5_vpwr_line_wrap_5_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_5_vpwr_line_wrap_5_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_5 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_5 : 1;
        unsigned int vp_wr_stop_enable_pressure_5 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_5 : 1;
        unsigned int vp_wr_stop_5 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_5 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_enable_du_threshold_reached_5_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_enable_du_threshold_reached_5_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_enable_flux_ctrl_5_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_enable_flux_ctrl_5_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_enable_pressure_5_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_enable_pressure_5_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_ok_5_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_ok_5_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_5_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vp_wr_stop_5_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vpwr_prefetch_bypass_5_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_5_vpwr_prefetch_bypass_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_8 : 4;
        unsigned int vpwr_pixel_expansion_8 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_8 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_vpwr_pixel_format_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_vpwr_pixel_format_8_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_vpwr_pixel_expansion_8_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_vpwr_pixel_expansion_8_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_vpwr_last_page_8_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_8_vpwr_last_page_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_8 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_8_vpwr_address_frame_start_8_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_8_vpwr_address_frame_start_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_8 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_8 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_8_vpwr_line_stride_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_8_vpwr_line_stride_8_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_8_vpwr_line_wrap_8_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_8_vpwr_line_wrap_8_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_8 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_8 : 1;
        unsigned int vp_wr_stop_enable_pressure_8 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_8 : 1;
        unsigned int vp_wr_stop_8 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_8 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_enable_du_threshold_reached_8_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_enable_du_threshold_reached_8_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_enable_flux_ctrl_8_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_enable_flux_ctrl_8_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_enable_pressure_8_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_enable_pressure_8_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_ok_8_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_ok_8_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_8_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vp_wr_stop_8_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vpwr_prefetch_bypass_8_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_8_vpwr_prefetch_bypass_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_9 : 4;
        unsigned int vpwr_pixel_expansion_9 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_9 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_vpwr_pixel_format_9_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_vpwr_pixel_format_9_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_vpwr_pixel_expansion_9_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_vpwr_pixel_expansion_9_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_vpwr_last_page_9_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_9_vpwr_last_page_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_9 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_9_vpwr_address_frame_start_9_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_9_vpwr_address_frame_start_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_9 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_9 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_9_vpwr_line_stride_9_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_9_vpwr_line_stride_9_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_9_vpwr_line_wrap_9_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_9_vpwr_line_wrap_9_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_9 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_9 : 1;
        unsigned int vp_wr_stop_enable_pressure_9 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_9 : 1;
        unsigned int vp_wr_stop_9 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_9 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_enable_du_threshold_reached_9_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_enable_du_threshold_reached_9_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_enable_flux_ctrl_9_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_enable_flux_ctrl_9_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_enable_pressure_9_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_enable_pressure_9_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_ok_9_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_ok_9_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_9_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vp_wr_stop_9_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vpwr_prefetch_bypass_9_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_9_vpwr_prefetch_bypass_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_10 : 4;
        unsigned int vpwr_pixel_expansion_10 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_10 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_vpwr_pixel_format_10_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_vpwr_pixel_format_10_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_vpwr_pixel_expansion_10_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_vpwr_pixel_expansion_10_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_vpwr_last_page_10_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_10_vpwr_last_page_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_10 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_10_vpwr_address_frame_start_10_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_10_vpwr_address_frame_start_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_10 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_10 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_10_vpwr_line_stride_10_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_10_vpwr_line_stride_10_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_10_vpwr_line_wrap_10_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_10_vpwr_line_wrap_10_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_10 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_10 : 1;
        unsigned int vp_wr_stop_enable_pressure_10 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_10 : 1;
        unsigned int vp_wr_stop_10 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_10 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_enable_du_threshold_reached_10_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_enable_du_threshold_reached_10_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_enable_flux_ctrl_10_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_enable_flux_ctrl_10_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_enable_pressure_10_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_enable_pressure_10_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_ok_10_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_ok_10_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_10_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vp_wr_stop_10_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vpwr_prefetch_bypass_10_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_10_vpwr_prefetch_bypass_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_11 : 4;
        unsigned int vpwr_pixel_expansion_11 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_11 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_vpwr_pixel_format_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_vpwr_pixel_format_11_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_vpwr_pixel_expansion_11_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_vpwr_pixel_expansion_11_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_vpwr_last_page_11_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_11_vpwr_last_page_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_11 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_11_vpwr_address_frame_start_11_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_11_vpwr_address_frame_start_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_11 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_11 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_11_vpwr_line_stride_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_11_vpwr_line_stride_11_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_11_vpwr_line_wrap_11_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_11_vpwr_line_wrap_11_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_11 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_11 : 1;
        unsigned int vp_wr_stop_enable_pressure_11 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_11 : 1;
        unsigned int vp_wr_stop_11 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_11 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_enable_du_threshold_reached_11_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_enable_du_threshold_reached_11_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_enable_flux_ctrl_11_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_enable_flux_ctrl_11_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_enable_pressure_11_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_enable_pressure_11_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_ok_11_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_ok_11_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_11_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vp_wr_stop_11_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vpwr_prefetch_bypass_11_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_11_vpwr_prefetch_bypass_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_12 : 4;
        unsigned int vpwr_pixel_expansion_12 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_12 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_vpwr_pixel_format_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_vpwr_pixel_format_12_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_vpwr_pixel_expansion_12_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_vpwr_pixel_expansion_12_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_vpwr_last_page_12_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_12_vpwr_last_page_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_12 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_12_vpwr_address_frame_start_12_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_12_vpwr_address_frame_start_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_12 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_12 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_12_vpwr_line_stride_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_12_vpwr_line_stride_12_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_12_vpwr_line_wrap_12_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_12_vpwr_line_wrap_12_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_12 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_12 : 1;
        unsigned int vp_wr_stop_enable_pressure_12 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_12 : 1;
        unsigned int vp_wr_stop_12 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_12 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_enable_du_threshold_reached_12_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_enable_du_threshold_reached_12_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_enable_flux_ctrl_12_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_enable_flux_ctrl_12_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_enable_pressure_12_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_enable_pressure_12_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_ok_12_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_ok_12_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_12_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vp_wr_stop_12_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vpwr_prefetch_bypass_12_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_12_vpwr_prefetch_bypass_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_13 : 4;
        unsigned int vpwr_pixel_expansion_13 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_13 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_vpwr_pixel_format_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_vpwr_pixel_format_13_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_vpwr_pixel_expansion_13_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_vpwr_pixel_expansion_13_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_vpwr_last_page_13_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_13_vpwr_last_page_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_13 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_13_vpwr_address_frame_start_13_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_13_vpwr_address_frame_start_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_13 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_13 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_13_vpwr_line_stride_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_13_vpwr_line_stride_13_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_13_vpwr_line_wrap_13_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_13_vpwr_line_wrap_13_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_13 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_13 : 1;
        unsigned int vp_wr_stop_enable_pressure_13 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_13 : 1;
        unsigned int vp_wr_stop_13 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_13 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_enable_du_threshold_reached_13_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_enable_du_threshold_reached_13_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_enable_flux_ctrl_13_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_enable_flux_ctrl_13_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_enable_pressure_13_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_enable_pressure_13_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_ok_13_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_ok_13_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_13_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vp_wr_stop_13_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vpwr_prefetch_bypass_13_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_13_vpwr_prefetch_bypass_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_14 : 4;
        unsigned int vpwr_pixel_expansion_14 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_14 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_vpwr_pixel_format_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_vpwr_pixel_format_14_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_vpwr_pixel_expansion_14_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_vpwr_pixel_expansion_14_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_vpwr_last_page_14_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_14_vpwr_last_page_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_14 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_14_vpwr_address_frame_start_14_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_14_vpwr_address_frame_start_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_14 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_14 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_14_vpwr_line_stride_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_14_vpwr_line_stride_14_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_14_vpwr_line_wrap_14_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_14_vpwr_line_wrap_14_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_14 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_14 : 1;
        unsigned int vp_wr_stop_enable_pressure_14 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_14 : 1;
        unsigned int vp_wr_stop_14 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_14 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_enable_du_threshold_reached_14_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_enable_du_threshold_reached_14_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_enable_flux_ctrl_14_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_enable_flux_ctrl_14_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_enable_pressure_14_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_enable_pressure_14_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_ok_14_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_ok_14_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_14_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vp_wr_stop_14_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vpwr_prefetch_bypass_14_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_14_vpwr_prefetch_bypass_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_15 : 4;
        unsigned int vpwr_pixel_expansion_15 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_15 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_vpwr_pixel_format_15_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_vpwr_pixel_format_15_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_vpwr_pixel_expansion_15_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_vpwr_pixel_expansion_15_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_vpwr_last_page_15_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_15_vpwr_last_page_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_15 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_15_vpwr_address_frame_start_15_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_15_vpwr_address_frame_start_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_15 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_15 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_15_vpwr_line_stride_15_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_15_vpwr_line_stride_15_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_15_vpwr_line_wrap_15_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_15_vpwr_line_wrap_15_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_15 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_15 : 1;
        unsigned int vp_wr_stop_enable_pressure_15 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_15 : 1;
        unsigned int vp_wr_stop_15 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_15 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_enable_du_threshold_reached_15_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_enable_du_threshold_reached_15_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_enable_flux_ctrl_15_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_enable_flux_ctrl_15_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_enable_pressure_15_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_enable_pressure_15_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_ok_15_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_ok_15_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_15_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vp_wr_stop_15_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vpwr_prefetch_bypass_15_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_15_vpwr_prefetch_bypass_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_34 : 4;
        unsigned int vpwr_pixel_expansion_34 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_34 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_vpwr_pixel_format_34_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_vpwr_pixel_format_34_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_vpwr_pixel_expansion_34_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_vpwr_pixel_expansion_34_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_vpwr_last_page_34_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_34_vpwr_last_page_34_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_34 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_34_vpwr_address_frame_start_34_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_34_vpwr_address_frame_start_34_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_34 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_34 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_34_vpwr_line_stride_34_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_34_vpwr_line_stride_34_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_34_vpwr_line_wrap_34_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_34_vpwr_line_wrap_34_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_34 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_34 : 1;
        unsigned int vp_wr_stop_enable_pressure_34 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_34 : 1;
        unsigned int vp_wr_stop_34 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_34 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_enable_du_threshold_reached_34_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_enable_du_threshold_reached_34_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_enable_flux_ctrl_34_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_enable_flux_ctrl_34_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_enable_pressure_34_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_enable_pressure_34_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_ok_34_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_ok_34_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_34_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vp_wr_stop_34_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vpwr_prefetch_bypass_34_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_34_vpwr_prefetch_bypass_34_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_35 : 4;
        unsigned int vpwr_pixel_expansion_35 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_35 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_vpwr_pixel_format_35_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_vpwr_pixel_format_35_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_vpwr_pixel_expansion_35_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_vpwr_pixel_expansion_35_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_vpwr_last_page_35_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_35_vpwr_last_page_35_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_35 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_35_vpwr_address_frame_start_35_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_35_vpwr_address_frame_start_35_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_35 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_35 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_35_vpwr_line_stride_35_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_35_vpwr_line_stride_35_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_35_vpwr_line_wrap_35_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_35_vpwr_line_wrap_35_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_35 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_35 : 1;
        unsigned int vp_wr_stop_enable_pressure_35 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_35 : 1;
        unsigned int vp_wr_stop_35 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_35 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_enable_du_threshold_reached_35_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_enable_du_threshold_reached_35_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_enable_flux_ctrl_35_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_enable_flux_ctrl_35_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_enable_pressure_35_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_enable_pressure_35_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_ok_35_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_ok_35_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_35_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vp_wr_stop_35_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vpwr_prefetch_bypass_35_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_35_vpwr_prefetch_bypass_35_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_40 : 4;
        unsigned int vpwr_pixel_expansion_40 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_40 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_vpwr_pixel_format_40_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_vpwr_pixel_format_40_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_vpwr_pixel_expansion_40_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_vpwr_pixel_expansion_40_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_vpwr_last_page_40_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_40_vpwr_last_page_40_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_40 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_40_vpwr_address_frame_start_40_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_40_vpwr_address_frame_start_40_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_40 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_40 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_40_vpwr_line_stride_40_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_40_vpwr_line_stride_40_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_40_vpwr_line_wrap_40_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_40_vpwr_line_wrap_40_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_40 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_40 : 1;
        unsigned int vp_wr_stop_enable_pressure_40 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_40 : 1;
        unsigned int vp_wr_stop_40 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_40 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_enable_du_threshold_reached_40_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_enable_du_threshold_reached_40_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_enable_flux_ctrl_40_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_enable_flux_ctrl_40_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_enable_pressure_40_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_enable_pressure_40_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_ok_40_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_ok_40_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_40_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vp_wr_stop_40_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vpwr_prefetch_bypass_40_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_40_vpwr_prefetch_bypass_40_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_41 : 4;
        unsigned int vpwr_pixel_expansion_41 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_41 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_vpwr_pixel_format_41_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_vpwr_pixel_format_41_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_vpwr_pixel_expansion_41_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_vpwr_pixel_expansion_41_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_vpwr_last_page_41_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_41_vpwr_last_page_41_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_41 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_41_vpwr_address_frame_start_41_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_41_vpwr_address_frame_start_41_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_41 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_41 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_41_vpwr_line_stride_41_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_41_vpwr_line_stride_41_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_41_vpwr_line_wrap_41_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_41_vpwr_line_wrap_41_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_41 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_41 : 1;
        unsigned int vp_wr_stop_enable_pressure_41 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_41 : 1;
        unsigned int vp_wr_stop_41 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_41 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_enable_du_threshold_reached_41_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_enable_du_threshold_reached_41_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_enable_flux_ctrl_41_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_enable_flux_ctrl_41_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_enable_pressure_41_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_enable_pressure_41_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_ok_41_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_ok_41_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_41_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vp_wr_stop_41_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vpwr_prefetch_bypass_41_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_41_vpwr_prefetch_bypass_41_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_42 : 4;
        unsigned int vpwr_pixel_expansion_42 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_42 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_vpwr_pixel_format_42_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_vpwr_pixel_format_42_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_vpwr_pixel_expansion_42_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_vpwr_pixel_expansion_42_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_vpwr_last_page_42_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_42_vpwr_last_page_42_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_42 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_42_vpwr_address_frame_start_42_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_42_vpwr_address_frame_start_42_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_42 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_42 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_42_vpwr_line_stride_42_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_42_vpwr_line_stride_42_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_42_vpwr_line_wrap_42_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_42_vpwr_line_wrap_42_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_42 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_42 : 1;
        unsigned int vp_wr_stop_enable_pressure_42 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_42 : 1;
        unsigned int vp_wr_stop_42 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_42 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_enable_du_threshold_reached_42_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_enable_du_threshold_reached_42_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_enable_flux_ctrl_42_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_enable_flux_ctrl_42_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_enable_pressure_42_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_enable_pressure_42_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_ok_42_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_ok_42_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_42_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vp_wr_stop_42_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vpwr_prefetch_bypass_42_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_42_vpwr_prefetch_bypass_42_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_43 : 4;
        unsigned int vpwr_pixel_expansion_43 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_43 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_vpwr_pixel_format_43_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_vpwr_pixel_format_43_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_vpwr_pixel_expansion_43_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_vpwr_pixel_expansion_43_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_vpwr_last_page_43_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_43_vpwr_last_page_43_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_43 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_43_vpwr_address_frame_start_43_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_43_vpwr_address_frame_start_43_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_43 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_43 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_43_vpwr_line_stride_43_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_43_vpwr_line_stride_43_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_43_vpwr_line_wrap_43_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_43_vpwr_line_wrap_43_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_43 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_43 : 1;
        unsigned int vp_wr_stop_enable_pressure_43 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_43 : 1;
        unsigned int vp_wr_stop_43 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_43 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_enable_du_threshold_reached_43_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_enable_du_threshold_reached_43_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_enable_flux_ctrl_43_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_enable_flux_ctrl_43_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_enable_pressure_43_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_enable_pressure_43_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_ok_43_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_ok_43_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_43_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vp_wr_stop_43_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vpwr_prefetch_bypass_43_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_43_vpwr_prefetch_bypass_43_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_44 : 4;
        unsigned int vpwr_pixel_expansion_44 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_44 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_vpwr_pixel_format_44_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_vpwr_pixel_format_44_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_vpwr_pixel_expansion_44_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_vpwr_pixel_expansion_44_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_vpwr_last_page_44_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_44_vpwr_last_page_44_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_44 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_44_vpwr_address_frame_start_44_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_44_vpwr_address_frame_start_44_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_44 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_44 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_44_vpwr_line_stride_44_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_44_vpwr_line_stride_44_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_44_vpwr_line_wrap_44_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_44_vpwr_line_wrap_44_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_44 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_44 : 1;
        unsigned int vp_wr_stop_enable_pressure_44 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_44 : 1;
        unsigned int vp_wr_stop_44 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_44 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_enable_du_threshold_reached_44_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_enable_du_threshold_reached_44_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_enable_flux_ctrl_44_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_enable_flux_ctrl_44_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_enable_pressure_44_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_enable_pressure_44_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_ok_44_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_ok_44_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_44_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vp_wr_stop_44_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vpwr_prefetch_bypass_44_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_44_vpwr_prefetch_bypass_44_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_45 : 4;
        unsigned int vpwr_pixel_expansion_45 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_45 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_vpwr_pixel_format_45_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_vpwr_pixel_format_45_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_vpwr_pixel_expansion_45_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_vpwr_pixel_expansion_45_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_vpwr_last_page_45_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_45_vpwr_last_page_45_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_45 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_45_vpwr_address_frame_start_45_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_45_vpwr_address_frame_start_45_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_45 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_45 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_45_vpwr_line_stride_45_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_45_vpwr_line_stride_45_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_45_vpwr_line_wrap_45_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_45_vpwr_line_wrap_45_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_45 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_45 : 1;
        unsigned int vp_wr_stop_enable_pressure_45 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_45 : 1;
        unsigned int vp_wr_stop_45 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_45 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_enable_du_threshold_reached_45_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_enable_du_threshold_reached_45_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_enable_flux_ctrl_45_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_enable_flux_ctrl_45_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_enable_pressure_45_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_enable_pressure_45_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_ok_45_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_ok_45_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_45_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vp_wr_stop_45_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vpwr_prefetch_bypass_45_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_45_vpwr_prefetch_bypass_45_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_46 : 4;
        unsigned int vpwr_pixel_expansion_46 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_46 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_vpwr_pixel_format_46_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_vpwr_pixel_format_46_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_vpwr_pixel_expansion_46_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_vpwr_pixel_expansion_46_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_vpwr_last_page_46_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_46_vpwr_last_page_46_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_46 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_46_vpwr_address_frame_start_46_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_46_vpwr_address_frame_start_46_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_46 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_46 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_46_vpwr_line_stride_46_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_46_vpwr_line_stride_46_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_46_vpwr_line_wrap_46_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_46_vpwr_line_wrap_46_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_46 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_46 : 1;
        unsigned int vp_wr_stop_enable_pressure_46 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_46 : 1;
        unsigned int vp_wr_stop_46 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_46 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_enable_du_threshold_reached_46_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_enable_du_threshold_reached_46_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_enable_flux_ctrl_46_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_enable_flux_ctrl_46_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_enable_pressure_46_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_enable_pressure_46_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_ok_46_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_ok_46_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_46_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vp_wr_stop_46_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vpwr_prefetch_bypass_46_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_46_vpwr_prefetch_bypass_46_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_48 : 4;
        unsigned int vpwr_pixel_expansion_48 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_48 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_vpwr_pixel_format_48_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_vpwr_pixel_format_48_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_vpwr_pixel_expansion_48_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_vpwr_pixel_expansion_48_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_vpwr_last_page_48_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_48_vpwr_last_page_48_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_48 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_48_vpwr_address_frame_start_48_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_48_vpwr_address_frame_start_48_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_48 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_48 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_48_vpwr_line_stride_48_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_48_vpwr_line_stride_48_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_48_vpwr_line_wrap_48_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_48_vpwr_line_wrap_48_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_48 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_48 : 1;
        unsigned int vp_wr_stop_enable_pressure_48 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_48 : 1;
        unsigned int vp_wr_stop_48 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_48 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_enable_du_threshold_reached_48_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_enable_du_threshold_reached_48_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_enable_flux_ctrl_48_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_enable_flux_ctrl_48_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_enable_pressure_48_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_enable_pressure_48_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_ok_48_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_ok_48_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_48_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vp_wr_stop_48_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vpwr_prefetch_bypass_48_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_48_vpwr_prefetch_bypass_48_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_49 : 4;
        unsigned int vpwr_pixel_expansion_49 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_49 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_vpwr_pixel_format_49_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_vpwr_pixel_format_49_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_vpwr_pixel_expansion_49_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_vpwr_pixel_expansion_49_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_vpwr_last_page_49_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_49_vpwr_last_page_49_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_49 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_49_vpwr_address_frame_start_49_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_49_vpwr_address_frame_start_49_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_49 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_49 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_49_vpwr_line_stride_49_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_49_vpwr_line_stride_49_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_49_vpwr_line_wrap_49_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_49_vpwr_line_wrap_49_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_49 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_49 : 1;
        unsigned int vp_wr_stop_enable_pressure_49 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_49 : 1;
        unsigned int vp_wr_stop_49 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_49 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_enable_du_threshold_reached_49_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_enable_du_threshold_reached_49_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_enable_flux_ctrl_49_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_enable_flux_ctrl_49_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_enable_pressure_49_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_enable_pressure_49_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_ok_49_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_ok_49_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_49_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vp_wr_stop_49_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vpwr_prefetch_bypass_49_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_49_vpwr_prefetch_bypass_49_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_50 : 4;
        unsigned int vpwr_pixel_expansion_50 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_50 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_vpwr_pixel_format_50_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_vpwr_pixel_format_50_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_vpwr_pixel_expansion_50_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_vpwr_pixel_expansion_50_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_vpwr_last_page_50_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_50_vpwr_last_page_50_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_50 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_50_vpwr_address_frame_start_50_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_50_vpwr_address_frame_start_50_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_50 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_50 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_50_vpwr_line_stride_50_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_50_vpwr_line_stride_50_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_50_vpwr_line_wrap_50_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_50_vpwr_line_wrap_50_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_50 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_50 : 1;
        unsigned int vp_wr_stop_enable_pressure_50 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_50 : 1;
        unsigned int vp_wr_stop_50 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_50 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_enable_du_threshold_reached_50_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_enable_du_threshold_reached_50_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_enable_flux_ctrl_50_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_enable_flux_ctrl_50_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_enable_pressure_50_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_enable_pressure_50_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_ok_50_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_ok_50_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_50_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vp_wr_stop_50_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vpwr_prefetch_bypass_50_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_50_vpwr_prefetch_bypass_50_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_pixel_format_51 : 4;
        unsigned int vpwr_pixel_expansion_51 : 1;
        unsigned int reserved : 10;
        unsigned int vpwr_last_page_51 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_vpwr_pixel_format_51_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_vpwr_pixel_format_51_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_vpwr_pixel_expansion_51_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_vpwr_pixel_expansion_51_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_vpwr_last_page_51_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_CFG_51_vpwr_last_page_51_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vpwr_address_frame_start_51 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_51_vpwr_address_frame_start_51_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_FS_51_vpwr_address_frame_start_51_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_line_stride_51 : 10;
        unsigned int reserved_0 : 5;
        unsigned int vpwr_line_wrap_51 : 14;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_51_vpwr_line_stride_51_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_51_vpwr_line_stride_51_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_51_vpwr_line_wrap_51_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_AXI_LINE_51_vpwr_line_wrap_51_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_wr_stop_enable_du_threshold_reached_51 : 1;
        unsigned int vp_wr_stop_enable_flux_ctrl_51 : 1;
        unsigned int vp_wr_stop_enable_pressure_51 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_wr_stop_ok_51 : 1;
        unsigned int vp_wr_stop_51 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vpwr_prefetch_bypass_51 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_enable_du_threshold_reached_51_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_enable_du_threshold_reached_51_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_enable_flux_ctrl_51_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_enable_flux_ctrl_51_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_enable_pressure_51_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_enable_pressure_51_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_ok_51_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_ok_51_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_51_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vp_wr_stop_51_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vpwr_prefetch_bypass_51_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_IF_CFG_51_vpwr_prefetch_bypass_51_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_0 : 4;
        unsigned int vpwr_access_limiter_1_0 : 4;
        unsigned int vpwr_access_limiter_2_0 : 4;
        unsigned int vpwr_access_limiter_3_0 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_0 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_0_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_0_0_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_1_0_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_1_0_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_2_0_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_2_0_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_3_0_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_3_0_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_reload_0_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_0_vpwr_access_limiter_reload_0_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_1 : 4;
        unsigned int vpwr_access_limiter_1_1 : 4;
        unsigned int vpwr_access_limiter_2_1 : 4;
        unsigned int vpwr_access_limiter_3_1 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_1 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_0_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_0_1_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_1_1_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_1_1_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_2_1_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_2_1_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_3_1_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_3_1_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_reload_1_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_1_vpwr_access_limiter_reload_1_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_2 : 4;
        unsigned int vpwr_access_limiter_1_2 : 4;
        unsigned int vpwr_access_limiter_2_2 : 4;
        unsigned int vpwr_access_limiter_3_2 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_2 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_0_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_0_2_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_1_2_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_1_2_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_2_2_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_2_2_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_3_2_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_3_2_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_reload_2_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_2_vpwr_access_limiter_reload_2_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_3 : 4;
        unsigned int vpwr_access_limiter_1_3 : 4;
        unsigned int vpwr_access_limiter_2_3 : 4;
        unsigned int vpwr_access_limiter_3_3 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_3 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_0_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_0_3_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_1_3_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_1_3_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_2_3_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_2_3_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_3_3_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_3_3_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_reload_3_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_3_vpwr_access_limiter_reload_3_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_4 : 4;
        unsigned int vpwr_access_limiter_1_4 : 4;
        unsigned int vpwr_access_limiter_2_4 : 4;
        unsigned int vpwr_access_limiter_3_4 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_4 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_0_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_0_4_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_1_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_1_4_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_2_4_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_2_4_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_3_4_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_3_4_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_reload_4_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_4_vpwr_access_limiter_reload_4_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_5 : 4;
        unsigned int vpwr_access_limiter_1_5 : 4;
        unsigned int vpwr_access_limiter_2_5 : 4;
        unsigned int vpwr_access_limiter_3_5 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_5 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_0_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_0_5_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_1_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_1_5_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_2_5_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_2_5_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_3_5_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_3_5_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_reload_5_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_5_vpwr_access_limiter_reload_5_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_8 : 4;
        unsigned int vpwr_access_limiter_1_8 : 4;
        unsigned int vpwr_access_limiter_2_8 : 4;
        unsigned int vpwr_access_limiter_3_8 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_8 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_0_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_0_8_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_1_8_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_1_8_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_2_8_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_2_8_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_3_8_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_3_8_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_reload_8_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_8_vpwr_access_limiter_reload_8_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_9 : 4;
        unsigned int vpwr_access_limiter_1_9 : 4;
        unsigned int vpwr_access_limiter_2_9 : 4;
        unsigned int vpwr_access_limiter_3_9 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_9 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_0_9_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_0_9_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_1_9_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_1_9_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_2_9_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_2_9_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_3_9_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_3_9_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_reload_9_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_9_vpwr_access_limiter_reload_9_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_10 : 4;
        unsigned int vpwr_access_limiter_1_10 : 4;
        unsigned int vpwr_access_limiter_2_10 : 4;
        unsigned int vpwr_access_limiter_3_10 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_10 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_0_10_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_0_10_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_1_10_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_1_10_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_2_10_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_2_10_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_3_10_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_3_10_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_reload_10_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_10_vpwr_access_limiter_reload_10_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_11 : 4;
        unsigned int vpwr_access_limiter_1_11 : 4;
        unsigned int vpwr_access_limiter_2_11 : 4;
        unsigned int vpwr_access_limiter_3_11 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_11 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_0_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_0_11_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_1_11_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_1_11_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_2_11_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_2_11_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_3_11_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_3_11_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_reload_11_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_11_vpwr_access_limiter_reload_11_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_12 : 4;
        unsigned int vpwr_access_limiter_1_12 : 4;
        unsigned int vpwr_access_limiter_2_12 : 4;
        unsigned int vpwr_access_limiter_3_12 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_12 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_0_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_0_12_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_1_12_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_1_12_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_2_12_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_2_12_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_3_12_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_3_12_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_reload_12_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_12_vpwr_access_limiter_reload_12_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_13 : 4;
        unsigned int vpwr_access_limiter_1_13 : 4;
        unsigned int vpwr_access_limiter_2_13 : 4;
        unsigned int vpwr_access_limiter_3_13 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_13 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_0_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_0_13_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_1_13_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_1_13_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_2_13_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_2_13_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_3_13_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_3_13_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_reload_13_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_13_vpwr_access_limiter_reload_13_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_14 : 4;
        unsigned int vpwr_access_limiter_1_14 : 4;
        unsigned int vpwr_access_limiter_2_14 : 4;
        unsigned int vpwr_access_limiter_3_14 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_14 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_0_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_0_14_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_1_14_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_1_14_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_2_14_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_2_14_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_3_14_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_3_14_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_reload_14_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_14_vpwr_access_limiter_reload_14_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_15 : 4;
        unsigned int vpwr_access_limiter_1_15 : 4;
        unsigned int vpwr_access_limiter_2_15 : 4;
        unsigned int vpwr_access_limiter_3_15 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_15 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_0_15_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_0_15_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_1_15_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_1_15_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_2_15_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_2_15_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_3_15_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_3_15_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_reload_15_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_15_vpwr_access_limiter_reload_15_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_34 : 4;
        unsigned int vpwr_access_limiter_1_34 : 4;
        unsigned int vpwr_access_limiter_2_34 : 4;
        unsigned int vpwr_access_limiter_3_34 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_34 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_0_34_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_0_34_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_1_34_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_1_34_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_2_34_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_2_34_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_3_34_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_3_34_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_reload_34_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_34_vpwr_access_limiter_reload_34_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_35 : 4;
        unsigned int vpwr_access_limiter_1_35 : 4;
        unsigned int vpwr_access_limiter_2_35 : 4;
        unsigned int vpwr_access_limiter_3_35 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_35 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_0_35_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_0_35_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_1_35_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_1_35_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_2_35_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_2_35_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_3_35_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_3_35_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_reload_35_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_35_vpwr_access_limiter_reload_35_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_40 : 4;
        unsigned int vpwr_access_limiter_1_40 : 4;
        unsigned int vpwr_access_limiter_2_40 : 4;
        unsigned int vpwr_access_limiter_3_40 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_40 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_0_40_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_0_40_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_1_40_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_1_40_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_2_40_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_2_40_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_3_40_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_3_40_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_reload_40_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_40_vpwr_access_limiter_reload_40_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_41 : 4;
        unsigned int vpwr_access_limiter_1_41 : 4;
        unsigned int vpwr_access_limiter_2_41 : 4;
        unsigned int vpwr_access_limiter_3_41 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_41 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_0_41_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_0_41_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_1_41_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_1_41_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_2_41_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_2_41_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_3_41_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_3_41_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_reload_41_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_41_vpwr_access_limiter_reload_41_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_42 : 4;
        unsigned int vpwr_access_limiter_1_42 : 4;
        unsigned int vpwr_access_limiter_2_42 : 4;
        unsigned int vpwr_access_limiter_3_42 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_42 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_0_42_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_0_42_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_1_42_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_1_42_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_2_42_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_2_42_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_3_42_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_3_42_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_reload_42_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_42_vpwr_access_limiter_reload_42_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_43 : 4;
        unsigned int vpwr_access_limiter_1_43 : 4;
        unsigned int vpwr_access_limiter_2_43 : 4;
        unsigned int vpwr_access_limiter_3_43 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_43 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_0_43_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_0_43_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_1_43_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_1_43_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_2_43_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_2_43_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_3_43_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_3_43_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_reload_43_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_43_vpwr_access_limiter_reload_43_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_44 : 4;
        unsigned int vpwr_access_limiter_1_44 : 4;
        unsigned int vpwr_access_limiter_2_44 : 4;
        unsigned int vpwr_access_limiter_3_44 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_44 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_0_44_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_0_44_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_1_44_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_1_44_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_2_44_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_2_44_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_3_44_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_3_44_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_reload_44_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_44_vpwr_access_limiter_reload_44_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_45 : 4;
        unsigned int vpwr_access_limiter_1_45 : 4;
        unsigned int vpwr_access_limiter_2_45 : 4;
        unsigned int vpwr_access_limiter_3_45 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_45 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_0_45_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_0_45_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_1_45_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_1_45_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_2_45_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_2_45_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_3_45_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_3_45_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_reload_45_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_45_vpwr_access_limiter_reload_45_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_46 : 4;
        unsigned int vpwr_access_limiter_1_46 : 4;
        unsigned int vpwr_access_limiter_2_46 : 4;
        unsigned int vpwr_access_limiter_3_46 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_46 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_0_46_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_0_46_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_1_46_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_1_46_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_2_46_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_2_46_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_3_46_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_3_46_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_reload_46_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_46_vpwr_access_limiter_reload_46_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_48 : 4;
        unsigned int vpwr_access_limiter_1_48 : 4;
        unsigned int vpwr_access_limiter_2_48 : 4;
        unsigned int vpwr_access_limiter_3_48 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_48 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_0_48_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_0_48_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_1_48_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_1_48_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_2_48_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_2_48_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_3_48_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_3_48_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_reload_48_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_48_vpwr_access_limiter_reload_48_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_49 : 4;
        unsigned int vpwr_access_limiter_1_49 : 4;
        unsigned int vpwr_access_limiter_2_49 : 4;
        unsigned int vpwr_access_limiter_3_49 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_49 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_0_49_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_0_49_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_1_49_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_1_49_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_2_49_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_2_49_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_3_49_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_3_49_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_reload_49_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_49_vpwr_access_limiter_reload_49_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_50 : 4;
        unsigned int vpwr_access_limiter_1_50 : 4;
        unsigned int vpwr_access_limiter_2_50 : 4;
        unsigned int vpwr_access_limiter_3_50 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_50 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_0_50_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_0_50_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_1_50_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_1_50_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_2_50_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_2_50_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_3_50_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_3_50_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_reload_50_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_50_vpwr_access_limiter_reload_50_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vpwr_access_limiter_0_51 : 4;
        unsigned int vpwr_access_limiter_1_51 : 4;
        unsigned int vpwr_access_limiter_2_51 : 4;
        unsigned int vpwr_access_limiter_3_51 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vpwr_access_limiter_reload_51 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_0_51_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_0_51_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_1_51_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_1_51_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_2_51_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_2_51_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_3_51_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_3_51_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_reload_51_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_WR_51_vpwr_access_limiter_reload_51_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_0 : 4;
        unsigned int vprd_pixel_expansion_0 : 1;
        unsigned int vprd_allocated_du_0 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_0 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_pixel_format_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_pixel_format_0_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_pixel_expansion_0_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_pixel_expansion_0_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_allocated_du_0_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_allocated_du_0_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_last_page_0_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_0_vprd_last_page_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_0 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_0 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_0_vprd_line_size_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_0_vprd_line_size_0_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_0_vprd_horizontal_blanking_0_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_0_vprd_horizontal_blanking_0_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_0 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_0 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_0_vprd_frame_size_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_0_vprd_frame_size_0_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_0_vprd_vertical_blanking_0_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_0_vprd_vertical_blanking_0_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_0 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_0_vprd_axi_frame_start_0_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_0_vprd_axi_frame_start_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_0 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_0 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_0_vprd_line_stride_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_0_vprd_line_stride_0_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_0_vprd_line_wrap_0_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_0_vprd_line_wrap_0_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_0 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_0 : 1;
        unsigned int vp_rd_stop_enable_pressure_0 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_0 : 1;
        unsigned int vp_rd_stop_0 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_0 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_enable_du_threshold_reached_0_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_enable_du_threshold_reached_0_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_enable_flux_ctrl_0_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_enable_flux_ctrl_0_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_enable_pressure_0_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_enable_pressure_0_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_ok_0_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_ok_0_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_0_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vp_rd_stop_0_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vprd_prefetch_bypass_0_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_0_vprd_prefetch_bypass_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_0 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_0_vp_rd_debug_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_0_vp_rd_debug_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_4 : 4;
        unsigned int vprd_pixel_expansion_4 : 1;
        unsigned int vprd_allocated_du_4 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_4 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_pixel_format_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_pixel_format_4_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_pixel_expansion_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_pixel_expansion_4_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_allocated_du_4_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_allocated_du_4_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_last_page_4_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_4_vprd_last_page_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_4 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_4 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_4_vprd_line_size_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_4_vprd_line_size_4_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_4_vprd_horizontal_blanking_4_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_4_vprd_horizontal_blanking_4_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_4 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_4 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_4_vprd_frame_size_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_4_vprd_frame_size_4_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_4_vprd_vertical_blanking_4_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_4_vprd_vertical_blanking_4_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_4 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_4_vprd_axi_frame_start_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_4_vprd_axi_frame_start_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_4 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_4 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_4_vprd_line_stride_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_4_vprd_line_stride_4_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_4_vprd_line_wrap_4_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_4_vprd_line_wrap_4_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_4 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_4 : 1;
        unsigned int vp_rd_stop_enable_pressure_4 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_4 : 1;
        unsigned int vp_rd_stop_4 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_4 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_enable_du_threshold_reached_4_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_enable_du_threshold_reached_4_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_enable_flux_ctrl_4_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_enable_flux_ctrl_4_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_enable_pressure_4_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_enable_pressure_4_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_ok_4_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_ok_4_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_4_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vp_rd_stop_4_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vprd_prefetch_bypass_4_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_4_vprd_prefetch_bypass_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_4 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_4_vp_rd_debug_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_4_vp_rd_debug_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_5 : 4;
        unsigned int vprd_pixel_expansion_5 : 1;
        unsigned int vprd_allocated_du_5 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_5 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_pixel_format_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_pixel_format_5_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_pixel_expansion_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_pixel_expansion_5_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_allocated_du_5_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_allocated_du_5_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_last_page_5_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_5_vprd_last_page_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_5 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_5 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_5_vprd_line_size_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_5_vprd_line_size_5_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_5_vprd_horizontal_blanking_5_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_5_vprd_horizontal_blanking_5_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_5 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_5 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_5_vprd_frame_size_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_5_vprd_frame_size_5_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_5_vprd_vertical_blanking_5_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_5_vprd_vertical_blanking_5_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_5 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_5_vprd_axi_frame_start_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_5_vprd_axi_frame_start_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_5 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_5 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_5_vprd_line_stride_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_5_vprd_line_stride_5_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_5_vprd_line_wrap_5_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_5_vprd_line_wrap_5_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_5 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_5 : 1;
        unsigned int vp_rd_stop_enable_pressure_5 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_5 : 1;
        unsigned int vp_rd_stop_5 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_5 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_enable_du_threshold_reached_5_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_enable_du_threshold_reached_5_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_enable_flux_ctrl_5_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_enable_flux_ctrl_5_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_enable_pressure_5_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_enable_pressure_5_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_ok_5_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_ok_5_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_5_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vp_rd_stop_5_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vprd_prefetch_bypass_5_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_5_vprd_prefetch_bypass_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_5 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_5_vp_rd_debug_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_5_vp_rd_debug_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_6 : 4;
        unsigned int vprd_pixel_expansion_6 : 1;
        unsigned int vprd_allocated_du_6 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_6 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_pixel_format_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_pixel_format_6_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_pixel_expansion_6_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_pixel_expansion_6_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_allocated_du_6_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_allocated_du_6_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_last_page_6_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_6_vprd_last_page_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_6 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_6 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_6_vprd_line_size_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_6_vprd_line_size_6_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_6_vprd_horizontal_blanking_6_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_6_vprd_horizontal_blanking_6_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_6 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_6 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_6_vprd_frame_size_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_6_vprd_frame_size_6_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_6_vprd_vertical_blanking_6_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_6_vprd_vertical_blanking_6_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_6 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_6_vprd_axi_frame_start_6_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_6_vprd_axi_frame_start_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_6 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_6 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_6_vprd_line_stride_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_6_vprd_line_stride_6_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_6_vprd_line_wrap_6_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_6_vprd_line_wrap_6_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_6 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_6 : 1;
        unsigned int vp_rd_stop_enable_pressure_6 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_6 : 1;
        unsigned int vp_rd_stop_6 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_6 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_enable_du_threshold_reached_6_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_enable_du_threshold_reached_6_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_enable_flux_ctrl_6_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_enable_flux_ctrl_6_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_enable_pressure_6_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_enable_pressure_6_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_ok_6_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_ok_6_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_6_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vp_rd_stop_6_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vprd_prefetch_bypass_6_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_6_vprd_prefetch_bypass_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_6 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_6_vp_rd_debug_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_6_vp_rd_debug_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_7 : 4;
        unsigned int vprd_pixel_expansion_7 : 1;
        unsigned int vprd_allocated_du_7 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_7 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_pixel_format_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_pixel_format_7_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_pixel_expansion_7_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_pixel_expansion_7_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_allocated_du_7_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_allocated_du_7_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_last_page_7_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_7_vprd_last_page_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_7 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_7 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_7_vprd_line_size_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_7_vprd_line_size_7_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_7_vprd_horizontal_blanking_7_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_7_vprd_horizontal_blanking_7_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_7 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_7 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_7_vprd_frame_size_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_7_vprd_frame_size_7_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_7_vprd_vertical_blanking_7_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_7_vprd_vertical_blanking_7_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_7 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_7_vprd_axi_frame_start_7_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_7_vprd_axi_frame_start_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_7 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_7 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_7_vprd_line_stride_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_7_vprd_line_stride_7_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_7_vprd_line_wrap_7_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_7_vprd_line_wrap_7_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_7 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_7 : 1;
        unsigned int vp_rd_stop_enable_pressure_7 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_7 : 1;
        unsigned int vp_rd_stop_7 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_7 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_enable_du_threshold_reached_7_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_enable_du_threshold_reached_7_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_enable_flux_ctrl_7_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_enable_flux_ctrl_7_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_enable_pressure_7_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_enable_pressure_7_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_ok_7_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_ok_7_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_7_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vp_rd_stop_7_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vprd_prefetch_bypass_7_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_7_vprd_prefetch_bypass_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_7 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_7_vp_rd_debug_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_7_vp_rd_debug_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_11 : 4;
        unsigned int vprd_pixel_expansion_11 : 1;
        unsigned int vprd_allocated_du_11 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_11 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_pixel_format_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_pixel_format_11_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_pixel_expansion_11_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_pixel_expansion_11_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_allocated_du_11_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_allocated_du_11_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_last_page_11_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_11_vprd_last_page_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_11 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_11 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_11_vprd_line_size_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_11_vprd_line_size_11_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_11_vprd_horizontal_blanking_11_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_11_vprd_horizontal_blanking_11_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_11 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_11 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_11_vprd_frame_size_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_11_vprd_frame_size_11_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_11_vprd_vertical_blanking_11_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_11_vprd_vertical_blanking_11_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_11 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_11_vprd_axi_frame_start_11_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_11_vprd_axi_frame_start_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_11 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_11 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_11_vprd_line_stride_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_11_vprd_line_stride_11_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_11_vprd_line_wrap_11_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_11_vprd_line_wrap_11_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_11 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_11 : 1;
        unsigned int vp_rd_stop_enable_pressure_11 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_11 : 1;
        unsigned int vp_rd_stop_11 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_11 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_enable_du_threshold_reached_11_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_enable_du_threshold_reached_11_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_enable_flux_ctrl_11_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_enable_flux_ctrl_11_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_enable_pressure_11_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_enable_pressure_11_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_ok_11_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_ok_11_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_11_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vp_rd_stop_11_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vprd_prefetch_bypass_11_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_11_vprd_prefetch_bypass_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_11 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_11_vp_rd_debug_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_11_vp_rd_debug_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_12 : 4;
        unsigned int vprd_pixel_expansion_12 : 1;
        unsigned int vprd_allocated_du_12 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_12 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_pixel_format_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_pixel_format_12_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_pixel_expansion_12_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_pixel_expansion_12_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_allocated_du_12_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_allocated_du_12_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_last_page_12_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_12_vprd_last_page_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_12 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_12 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_12_vprd_line_size_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_12_vprd_line_size_12_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_12_vprd_horizontal_blanking_12_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_12_vprd_horizontal_blanking_12_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_12 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_12 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_12_vprd_frame_size_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_12_vprd_frame_size_12_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_12_vprd_vertical_blanking_12_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_12_vprd_vertical_blanking_12_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_12 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_12_vprd_axi_frame_start_12_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_12_vprd_axi_frame_start_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_12 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_12 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_12_vprd_line_stride_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_12_vprd_line_stride_12_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_12_vprd_line_wrap_12_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_12_vprd_line_wrap_12_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_12 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_12 : 1;
        unsigned int vp_rd_stop_enable_pressure_12 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_12 : 1;
        unsigned int vp_rd_stop_12 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_12 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_enable_du_threshold_reached_12_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_enable_du_threshold_reached_12_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_enable_flux_ctrl_12_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_enable_flux_ctrl_12_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_enable_pressure_12_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_enable_pressure_12_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_ok_12_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_ok_12_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_12_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vp_rd_stop_12_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vprd_prefetch_bypass_12_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_12_vprd_prefetch_bypass_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_12 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_12_vp_rd_debug_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_12_vp_rd_debug_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_13 : 4;
        unsigned int vprd_pixel_expansion_13 : 1;
        unsigned int vprd_allocated_du_13 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_13 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_pixel_format_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_pixel_format_13_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_pixel_expansion_13_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_pixel_expansion_13_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_allocated_du_13_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_allocated_du_13_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_last_page_13_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_13_vprd_last_page_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_13 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_13 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_13_vprd_line_size_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_13_vprd_line_size_13_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_13_vprd_horizontal_blanking_13_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_13_vprd_horizontal_blanking_13_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_13 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_13 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_13_vprd_frame_size_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_13_vprd_frame_size_13_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_13_vprd_vertical_blanking_13_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_13_vprd_vertical_blanking_13_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_13 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_13_vprd_axi_frame_start_13_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_13_vprd_axi_frame_start_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_13 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_13 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_13_vprd_line_stride_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_13_vprd_line_stride_13_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_13_vprd_line_wrap_13_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_13_vprd_line_wrap_13_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_13 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_13 : 1;
        unsigned int vp_rd_stop_enable_pressure_13 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_13 : 1;
        unsigned int vp_rd_stop_13 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_13 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_enable_du_threshold_reached_13_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_enable_du_threshold_reached_13_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_enable_flux_ctrl_13_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_enable_flux_ctrl_13_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_enable_pressure_13_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_enable_pressure_13_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_ok_13_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_ok_13_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_13_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vp_rd_stop_13_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vprd_prefetch_bypass_13_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_13_vprd_prefetch_bypass_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_13 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_13_vp_rd_debug_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_13_vp_rd_debug_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_14 : 4;
        unsigned int vprd_pixel_expansion_14 : 1;
        unsigned int vprd_allocated_du_14 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_14 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_pixel_format_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_pixel_format_14_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_pixel_expansion_14_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_pixel_expansion_14_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_allocated_du_14_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_allocated_du_14_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_last_page_14_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_14_vprd_last_page_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_14 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_14 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_14_vprd_line_size_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_14_vprd_line_size_14_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_14_vprd_horizontal_blanking_14_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_14_vprd_horizontal_blanking_14_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_14 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_14 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_14_vprd_frame_size_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_14_vprd_frame_size_14_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_14_vprd_vertical_blanking_14_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_14_vprd_vertical_blanking_14_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_14 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_14_vprd_axi_frame_start_14_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_14_vprd_axi_frame_start_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_14 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_14 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_14_vprd_line_stride_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_14_vprd_line_stride_14_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_14_vprd_line_wrap_14_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_14_vprd_line_wrap_14_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_14 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_14 : 1;
        unsigned int vp_rd_stop_enable_pressure_14 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_14 : 1;
        unsigned int vp_rd_stop_14 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_14 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_enable_du_threshold_reached_14_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_enable_du_threshold_reached_14_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_enable_flux_ctrl_14_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_enable_flux_ctrl_14_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_enable_pressure_14_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_enable_pressure_14_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_ok_14_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_ok_14_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_14_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vp_rd_stop_14_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vprd_prefetch_bypass_14_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_14_vprd_prefetch_bypass_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_14 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_14_vp_rd_debug_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_14_vp_rd_debug_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_19 : 4;
        unsigned int vprd_pixel_expansion_19 : 1;
        unsigned int vprd_allocated_du_19 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_19 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_pixel_format_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_pixel_format_19_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_pixel_expansion_19_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_pixel_expansion_19_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_allocated_du_19_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_allocated_du_19_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_last_page_19_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_19_vprd_last_page_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_19 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_19 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_19_vprd_line_size_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_19_vprd_line_size_19_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_19_vprd_horizontal_blanking_19_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_19_vprd_horizontal_blanking_19_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_19 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_19 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_19_vprd_frame_size_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_19_vprd_frame_size_19_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_19_vprd_vertical_blanking_19_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_19_vprd_vertical_blanking_19_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_19 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_19_vprd_axi_frame_start_19_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_19_vprd_axi_frame_start_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_19 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_19 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_19_vprd_line_stride_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_19_vprd_line_stride_19_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_19_vprd_line_wrap_19_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_19_vprd_line_wrap_19_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_19 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_19 : 1;
        unsigned int vp_rd_stop_enable_pressure_19 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_19 : 1;
        unsigned int vp_rd_stop_19 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_19 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_enable_du_threshold_reached_19_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_enable_du_threshold_reached_19_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_enable_flux_ctrl_19_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_enable_flux_ctrl_19_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_enable_pressure_19_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_enable_pressure_19_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_ok_19_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_ok_19_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_19_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vp_rd_stop_19_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vprd_prefetch_bypass_19_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_19_vprd_prefetch_bypass_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_19 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_19_vp_rd_debug_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_19_vp_rd_debug_19_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_20 : 4;
        unsigned int vprd_pixel_expansion_20 : 1;
        unsigned int vprd_allocated_du_20 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_20 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_pixel_format_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_pixel_format_20_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_pixel_expansion_20_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_pixel_expansion_20_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_allocated_du_20_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_allocated_du_20_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_last_page_20_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_20_vprd_last_page_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_20 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_20 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_20_vprd_line_size_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_20_vprd_line_size_20_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_20_vprd_horizontal_blanking_20_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_20_vprd_horizontal_blanking_20_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_20 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_20 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_20_vprd_frame_size_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_20_vprd_frame_size_20_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_20_vprd_vertical_blanking_20_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_20_vprd_vertical_blanking_20_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_20 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_20_vprd_axi_frame_start_20_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_20_vprd_axi_frame_start_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_20 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_20 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_20_vprd_line_stride_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_20_vprd_line_stride_20_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_20_vprd_line_wrap_20_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_20_vprd_line_wrap_20_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_20 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_20 : 1;
        unsigned int vp_rd_stop_enable_pressure_20 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_20 : 1;
        unsigned int vp_rd_stop_20 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_20 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_enable_du_threshold_reached_20_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_enable_du_threshold_reached_20_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_enable_flux_ctrl_20_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_enable_flux_ctrl_20_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_enable_pressure_20_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_enable_pressure_20_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_ok_20_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_ok_20_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_20_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vp_rd_stop_20_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vprd_prefetch_bypass_20_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_20_vprd_prefetch_bypass_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_20 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_20_vp_rd_debug_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_20_vp_rd_debug_20_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_21 : 4;
        unsigned int vprd_pixel_expansion_21 : 1;
        unsigned int vprd_allocated_du_21 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_21 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_pixel_format_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_pixel_format_21_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_pixel_expansion_21_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_pixel_expansion_21_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_allocated_du_21_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_allocated_du_21_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_last_page_21_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_21_vprd_last_page_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_21 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_21 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_21_vprd_line_size_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_21_vprd_line_size_21_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_21_vprd_horizontal_blanking_21_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_21_vprd_horizontal_blanking_21_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_21 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_21 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_21_vprd_frame_size_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_21_vprd_frame_size_21_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_21_vprd_vertical_blanking_21_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_21_vprd_vertical_blanking_21_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_21 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_21_vprd_axi_frame_start_21_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_21_vprd_axi_frame_start_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_21 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_21 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_21_vprd_line_stride_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_21_vprd_line_stride_21_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_21_vprd_line_wrap_21_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_21_vprd_line_wrap_21_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_21 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_21 : 1;
        unsigned int vp_rd_stop_enable_pressure_21 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_21 : 1;
        unsigned int vp_rd_stop_21 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_21 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_enable_du_threshold_reached_21_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_enable_du_threshold_reached_21_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_enable_flux_ctrl_21_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_enable_flux_ctrl_21_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_enable_pressure_21_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_enable_pressure_21_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_ok_21_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_ok_21_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_21_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vp_rd_stop_21_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vprd_prefetch_bypass_21_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_21_vprd_prefetch_bypass_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_21 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_21_vp_rd_debug_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_21_vp_rd_debug_21_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_22 : 4;
        unsigned int vprd_pixel_expansion_22 : 1;
        unsigned int vprd_allocated_du_22 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_22 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_pixel_format_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_pixel_format_22_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_pixel_expansion_22_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_pixel_expansion_22_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_allocated_du_22_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_allocated_du_22_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_last_page_22_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_22_vprd_last_page_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_22 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_22 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_22_vprd_line_size_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_22_vprd_line_size_22_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_22_vprd_horizontal_blanking_22_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_22_vprd_horizontal_blanking_22_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_22 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_22 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_22_vprd_frame_size_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_22_vprd_frame_size_22_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_22_vprd_vertical_blanking_22_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_22_vprd_vertical_blanking_22_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_22 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_22_vprd_axi_frame_start_22_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_22_vprd_axi_frame_start_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_22 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_22 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_22_vprd_line_stride_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_22_vprd_line_stride_22_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_22_vprd_line_wrap_22_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_22_vprd_line_wrap_22_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_22 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_22 : 1;
        unsigned int vp_rd_stop_enable_pressure_22 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_22 : 1;
        unsigned int vp_rd_stop_22 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_22 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_enable_du_threshold_reached_22_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_enable_du_threshold_reached_22_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_enable_flux_ctrl_22_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_enable_flux_ctrl_22_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_enable_pressure_22_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_enable_pressure_22_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_ok_22_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_ok_22_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_22_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vp_rd_stop_22_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vprd_prefetch_bypass_22_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_22_vprd_prefetch_bypass_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_22 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_22_vp_rd_debug_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_22_vp_rd_debug_22_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_23 : 4;
        unsigned int vprd_pixel_expansion_23 : 1;
        unsigned int vprd_allocated_du_23 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_23 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_pixel_format_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_pixel_format_23_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_pixel_expansion_23_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_pixel_expansion_23_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_allocated_du_23_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_allocated_du_23_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_last_page_23_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_23_vprd_last_page_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_23 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_23 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_23_vprd_line_size_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_23_vprd_line_size_23_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_23_vprd_horizontal_blanking_23_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_23_vprd_horizontal_blanking_23_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_23 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_23 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_23_vprd_frame_size_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_23_vprd_frame_size_23_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_23_vprd_vertical_blanking_23_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_23_vprd_vertical_blanking_23_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_23 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_23_vprd_axi_frame_start_23_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_23_vprd_axi_frame_start_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_23 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_23 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_23_vprd_line_stride_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_23_vprd_line_stride_23_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_23_vprd_line_wrap_23_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_23_vprd_line_wrap_23_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_23 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_23 : 1;
        unsigned int vp_rd_stop_enable_pressure_23 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_23 : 1;
        unsigned int vp_rd_stop_23 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_23 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_enable_du_threshold_reached_23_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_enable_du_threshold_reached_23_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_enable_flux_ctrl_23_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_enable_flux_ctrl_23_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_enable_pressure_23_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_enable_pressure_23_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_ok_23_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_ok_23_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_23_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vp_rd_stop_23_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vprd_prefetch_bypass_23_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_23_vprd_prefetch_bypass_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_23 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_23_vp_rd_debug_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_23_vp_rd_debug_23_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_24 : 4;
        unsigned int vprd_pixel_expansion_24 : 1;
        unsigned int vprd_allocated_du_24 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_24 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_pixel_format_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_pixel_format_24_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_pixel_expansion_24_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_pixel_expansion_24_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_allocated_du_24_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_allocated_du_24_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_last_page_24_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_24_vprd_last_page_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_24 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_24 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_24_vprd_line_size_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_24_vprd_line_size_24_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_24_vprd_horizontal_blanking_24_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_24_vprd_horizontal_blanking_24_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_24 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_24 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_24_vprd_frame_size_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_24_vprd_frame_size_24_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_24_vprd_vertical_blanking_24_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_24_vprd_vertical_blanking_24_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_24 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_24_vprd_axi_frame_start_24_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_24_vprd_axi_frame_start_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_24 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_24 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_24_vprd_line_stride_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_24_vprd_line_stride_24_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_24_vprd_line_wrap_24_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_24_vprd_line_wrap_24_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_24 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_24 : 1;
        unsigned int vp_rd_stop_enable_pressure_24 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_24 : 1;
        unsigned int vp_rd_stop_24 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_24 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_enable_du_threshold_reached_24_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_enable_du_threshold_reached_24_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_enable_flux_ctrl_24_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_enable_flux_ctrl_24_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_enable_pressure_24_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_enable_pressure_24_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_ok_24_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_ok_24_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_24_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vp_rd_stop_24_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vprd_prefetch_bypass_24_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_24_vprd_prefetch_bypass_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_24 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_24_vp_rd_debug_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_24_vp_rd_debug_24_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_25 : 4;
        unsigned int vprd_pixel_expansion_25 : 1;
        unsigned int vprd_allocated_du_25 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_25 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_pixel_format_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_pixel_format_25_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_pixel_expansion_25_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_pixel_expansion_25_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_allocated_du_25_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_allocated_du_25_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_last_page_25_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_25_vprd_last_page_25_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_25 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_25 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_25_vprd_line_size_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_25_vprd_line_size_25_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_25_vprd_horizontal_blanking_25_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_25_vprd_horizontal_blanking_25_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_25 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_25 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_25_vprd_frame_size_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_25_vprd_frame_size_25_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_25_vprd_vertical_blanking_25_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_25_vprd_vertical_blanking_25_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_25 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_25_vprd_axi_frame_start_25_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_25_vprd_axi_frame_start_25_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_25 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_25 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_25_vprd_line_stride_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_25_vprd_line_stride_25_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_25_vprd_line_wrap_25_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_25_vprd_line_wrap_25_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_25 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_25 : 1;
        unsigned int vp_rd_stop_enable_pressure_25 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_25 : 1;
        unsigned int vp_rd_stop_25 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_25 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_enable_du_threshold_reached_25_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_enable_du_threshold_reached_25_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_enable_flux_ctrl_25_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_enable_flux_ctrl_25_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_enable_pressure_25_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_enable_pressure_25_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_ok_25_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_ok_25_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_25_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vp_rd_stop_25_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vprd_prefetch_bypass_25_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_25_vprd_prefetch_bypass_25_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_25 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_25_vp_rd_debug_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_25_vp_rd_debug_25_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_26 : 4;
        unsigned int vprd_pixel_expansion_26 : 1;
        unsigned int vprd_allocated_du_26 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_26 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_pixel_format_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_pixel_format_26_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_pixel_expansion_26_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_pixel_expansion_26_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_allocated_du_26_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_allocated_du_26_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_last_page_26_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_26_vprd_last_page_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_26 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_26 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_26_vprd_line_size_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_26_vprd_line_size_26_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_26_vprd_horizontal_blanking_26_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_26_vprd_horizontal_blanking_26_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_26 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_26 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_26_vprd_frame_size_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_26_vprd_frame_size_26_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_26_vprd_vertical_blanking_26_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_26_vprd_vertical_blanking_26_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_26 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_26_vprd_axi_frame_start_26_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_26_vprd_axi_frame_start_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_26 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_26 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_26_vprd_line_stride_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_26_vprd_line_stride_26_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_26_vprd_line_wrap_26_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_26_vprd_line_wrap_26_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_26 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_26 : 1;
        unsigned int vp_rd_stop_enable_pressure_26 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_26 : 1;
        unsigned int vp_rd_stop_26 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_26 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_enable_du_threshold_reached_26_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_enable_du_threshold_reached_26_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_enable_flux_ctrl_26_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_enable_flux_ctrl_26_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_enable_pressure_26_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_enable_pressure_26_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_ok_26_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_ok_26_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_26_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vp_rd_stop_26_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vprd_prefetch_bypass_26_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_26_vprd_prefetch_bypass_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_26 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_26_vp_rd_debug_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_26_vp_rd_debug_26_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_pixel_format_27 : 4;
        unsigned int vprd_pixel_expansion_27 : 1;
        unsigned int vprd_allocated_du_27 : 5;
        unsigned int reserved : 5;
        unsigned int vprd_last_page_27 : 17;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_pixel_format_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_pixel_format_27_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_pixel_expansion_27_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_pixel_expansion_27_END (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_allocated_du_27_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_allocated_du_27_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_last_page_27_START (15)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_CFG_27_vprd_last_page_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_size_27 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_horizontal_blanking_27 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_27_vprd_line_size_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_27_vprd_line_size_27_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_27_vprd_horizontal_blanking_27_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_LWG_27_vprd_horizontal_blanking_27_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_frame_size_27 : 13;
        unsigned int reserved_0 : 3;
        unsigned int vprd_vertical_blanking_27 : 8;
        unsigned int reserved_1 : 8;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_27_vprd_frame_size_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_27_vprd_frame_size_27_END (12)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_27_vprd_vertical_blanking_27_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_FHG_27_vprd_vertical_blanking_27_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved : 4;
        unsigned int vprd_axi_frame_start_27 : 28;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_27_vprd_axi_frame_start_27_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_FS_27_vprd_axi_frame_start_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_line_stride_27 : 10;
        unsigned int reserved_0 : 6;
        unsigned int vprd_line_wrap_27 : 13;
        unsigned int reserved_1 : 3;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_27_vprd_line_stride_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_27_vprd_line_stride_27_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_27_vprd_line_wrap_27_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_AXI_LINE_27_vprd_line_wrap_27_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int vp_rd_stop_enable_du_threshold_reached_27 : 1;
        unsigned int vp_rd_stop_enable_flux_ctrl_27 : 1;
        unsigned int vp_rd_stop_enable_pressure_27 : 1;
        unsigned int reserved_1 : 5;
        unsigned int vp_rd_stop_ok_27 : 1;
        unsigned int vp_rd_stop_27 : 1;
        unsigned int reserved_2 : 5;
        unsigned int vprd_prefetch_bypass_27 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_enable_du_threshold_reached_27_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_enable_du_threshold_reached_27_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_enable_flux_ctrl_27_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_enable_flux_ctrl_27_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_enable_pressure_27_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_enable_pressure_27_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_ok_27_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_ok_27_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_27_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vp_rd_stop_27_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vprd_prefetch_bypass_27_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_IF_CFG_27_vprd_prefetch_bypass_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_debug_27 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_27_vp_rd_debug_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_RD_DEBUG_27_vp_rd_debug_27_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_0 : 4;
        unsigned int vprd_access_limiter_1_0 : 4;
        unsigned int vprd_access_limiter_2_0 : 4;
        unsigned int vprd_access_limiter_3_0 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_0 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_0_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_0_0_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_1_0_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_1_0_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_2_0_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_2_0_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_3_0_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_3_0_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_reload_0_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_0_vprd_access_limiter_reload_0_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_4 : 4;
        unsigned int vprd_access_limiter_1_4 : 4;
        unsigned int vprd_access_limiter_2_4 : 4;
        unsigned int vprd_access_limiter_3_4 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_4 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_0_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_0_4_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_1_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_1_4_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_2_4_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_2_4_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_3_4_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_3_4_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_reload_4_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_4_vprd_access_limiter_reload_4_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_5 : 4;
        unsigned int vprd_access_limiter_1_5 : 4;
        unsigned int vprd_access_limiter_2_5 : 4;
        unsigned int vprd_access_limiter_3_5 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_5 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_0_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_0_5_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_1_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_1_5_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_2_5_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_2_5_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_3_5_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_3_5_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_reload_5_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_5_vprd_access_limiter_reload_5_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_6 : 4;
        unsigned int vprd_access_limiter_1_6 : 4;
        unsigned int vprd_access_limiter_2_6 : 4;
        unsigned int vprd_access_limiter_3_6 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_6 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_0_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_0_6_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_1_6_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_1_6_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_2_6_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_2_6_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_3_6_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_3_6_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_reload_6_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_6_vprd_access_limiter_reload_6_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_7 : 4;
        unsigned int vprd_access_limiter_1_7 : 4;
        unsigned int vprd_access_limiter_2_7 : 4;
        unsigned int vprd_access_limiter_3_7 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_7 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_0_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_0_7_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_1_7_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_1_7_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_2_7_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_2_7_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_3_7_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_3_7_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_reload_7_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_7_vprd_access_limiter_reload_7_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_11 : 4;
        unsigned int vprd_access_limiter_1_11 : 4;
        unsigned int vprd_access_limiter_2_11 : 4;
        unsigned int vprd_access_limiter_3_11 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_11 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_0_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_0_11_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_1_11_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_1_11_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_2_11_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_2_11_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_3_11_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_3_11_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_reload_11_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_11_vprd_access_limiter_reload_11_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_12 : 4;
        unsigned int vprd_access_limiter_1_12 : 4;
        unsigned int vprd_access_limiter_2_12 : 4;
        unsigned int vprd_access_limiter_3_12 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_12 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_0_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_0_12_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_1_12_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_1_12_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_2_12_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_2_12_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_3_12_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_3_12_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_reload_12_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_12_vprd_access_limiter_reload_12_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_13 : 4;
        unsigned int vprd_access_limiter_1_13 : 4;
        unsigned int vprd_access_limiter_2_13 : 4;
        unsigned int vprd_access_limiter_3_13 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_13 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_0_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_0_13_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_1_13_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_1_13_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_2_13_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_2_13_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_3_13_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_3_13_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_reload_13_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_13_vprd_access_limiter_reload_13_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_14 : 4;
        unsigned int vprd_access_limiter_1_14 : 4;
        unsigned int vprd_access_limiter_2_14 : 4;
        unsigned int vprd_access_limiter_3_14 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_14 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_0_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_0_14_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_1_14_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_1_14_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_2_14_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_2_14_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_3_14_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_3_14_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_reload_14_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_14_vprd_access_limiter_reload_14_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_19 : 4;
        unsigned int vprd_access_limiter_1_19 : 4;
        unsigned int vprd_access_limiter_2_19 : 4;
        unsigned int vprd_access_limiter_3_19 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_19 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_0_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_0_19_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_1_19_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_1_19_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_2_19_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_2_19_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_3_19_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_3_19_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_reload_19_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_19_vprd_access_limiter_reload_19_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_20 : 4;
        unsigned int vprd_access_limiter_1_20 : 4;
        unsigned int vprd_access_limiter_2_20 : 4;
        unsigned int vprd_access_limiter_3_20 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_20 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_0_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_0_20_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_1_20_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_1_20_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_2_20_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_2_20_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_3_20_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_3_20_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_reload_20_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_20_vprd_access_limiter_reload_20_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_21 : 4;
        unsigned int vprd_access_limiter_1_21 : 4;
        unsigned int vprd_access_limiter_2_21 : 4;
        unsigned int vprd_access_limiter_3_21 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_21 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_0_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_0_21_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_1_21_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_1_21_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_2_21_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_2_21_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_3_21_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_3_21_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_reload_21_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_21_vprd_access_limiter_reload_21_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_22 : 4;
        unsigned int vprd_access_limiter_1_22 : 4;
        unsigned int vprd_access_limiter_2_22 : 4;
        unsigned int vprd_access_limiter_3_22 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_22 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_0_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_0_22_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_1_22_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_1_22_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_2_22_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_2_22_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_3_22_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_3_22_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_reload_22_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_22_vprd_access_limiter_reload_22_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_23 : 4;
        unsigned int vprd_access_limiter_1_23 : 4;
        unsigned int vprd_access_limiter_2_23 : 4;
        unsigned int vprd_access_limiter_3_23 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_23 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_0_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_0_23_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_1_23_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_1_23_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_2_23_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_2_23_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_3_23_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_3_23_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_reload_23_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_23_vprd_access_limiter_reload_23_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_24 : 4;
        unsigned int vprd_access_limiter_1_24 : 4;
        unsigned int vprd_access_limiter_2_24 : 4;
        unsigned int vprd_access_limiter_3_24 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_24 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_0_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_0_24_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_1_24_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_1_24_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_2_24_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_2_24_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_3_24_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_3_24_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_reload_24_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_24_vprd_access_limiter_reload_24_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_25 : 4;
        unsigned int vprd_access_limiter_1_25 : 4;
        unsigned int vprd_access_limiter_2_25 : 4;
        unsigned int vprd_access_limiter_3_25 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_25 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_0_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_0_25_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_1_25_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_1_25_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_2_25_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_2_25_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_3_25_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_3_25_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_reload_25_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_25_vprd_access_limiter_reload_25_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_26 : 4;
        unsigned int vprd_access_limiter_1_26 : 4;
        unsigned int vprd_access_limiter_2_26 : 4;
        unsigned int vprd_access_limiter_3_26 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_26 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_0_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_0_26_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_1_26_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_1_26_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_2_26_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_2_26_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_3_26_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_3_26_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_reload_26_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_26_vprd_access_limiter_reload_26_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vprd_access_limiter_0_27 : 4;
        unsigned int vprd_access_limiter_1_27 : 4;
        unsigned int vprd_access_limiter_2_27 : 4;
        unsigned int vprd_access_limiter_3_27 : 4;
        unsigned int reserved_0 : 8;
        unsigned int vprd_access_limiter_reload_27 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_0_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_0_27_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_1_27_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_1_27_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_2_27_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_2_27_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_3_27_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_3_27_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_reload_27_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_VP_RD_27_vprd_access_limiter_reload_27_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int nr_wr_stop_enable_du_threshold_reached_1 : 1;
        unsigned int nr_wr_stop_enable_flux_ctrl_1 : 1;
        unsigned int nr_wr_stop_enable_pressure_1 : 1;
        unsigned int reserved_1 : 5;
        unsigned int nr_wr_stop_ok_1 : 1;
        unsigned int nr_wr_stop_1 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nrwr_enable_1 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_enable_du_threshold_reached_1_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_enable_du_threshold_reached_1_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_enable_flux_ctrl_1_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_enable_flux_ctrl_1_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_enable_pressure_1_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_enable_pressure_1_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_ok_1_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_ok_1_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_1_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nr_wr_stop_1_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nrwr_enable_1_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_1_nrwr_enable_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_wr_debug_1 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_1_nr_wr_debug_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_1_nr_wr_debug_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrwr_access_limiter_0_1 : 4;
        unsigned int nrwr_access_limiter_1_1 : 4;
        unsigned int nrwr_access_limiter_2_1 : 4;
        unsigned int nrwr_access_limiter_3_1 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrwr_access_limiter_reload_1 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_0_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_0_1_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_1_1_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_1_1_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_2_1_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_2_1_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_3_1_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_3_1_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_reload_1_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_1_nrwr_access_limiter_reload_1_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int nr_wr_stop_enable_du_threshold_reached_2 : 1;
        unsigned int nr_wr_stop_enable_flux_ctrl_2 : 1;
        unsigned int nr_wr_stop_enable_pressure_2 : 1;
        unsigned int reserved_1 : 5;
        unsigned int nr_wr_stop_ok_2 : 1;
        unsigned int nr_wr_stop_2 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nrwr_enable_2 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_enable_du_threshold_reached_2_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_enable_du_threshold_reached_2_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_enable_flux_ctrl_2_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_enable_flux_ctrl_2_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_enable_pressure_2_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_enable_pressure_2_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_ok_2_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_ok_2_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_2_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nr_wr_stop_2_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nrwr_enable_2_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_2_nrwr_enable_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_wr_debug_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_2_nr_wr_debug_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_2_nr_wr_debug_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrwr_access_limiter_0_2 : 4;
        unsigned int nrwr_access_limiter_1_2 : 4;
        unsigned int nrwr_access_limiter_2_2 : 4;
        unsigned int nrwr_access_limiter_3_2 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrwr_access_limiter_reload_2 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_0_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_0_2_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_1_2_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_1_2_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_2_2_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_2_2_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_3_2_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_3_2_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_reload_2_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_2_nrwr_access_limiter_reload_2_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 16;
        unsigned int nr_wr_stop_enable_du_threshold_reached_3 : 1;
        unsigned int nr_wr_stop_enable_flux_ctrl_3 : 1;
        unsigned int nr_wr_stop_enable_pressure_3 : 1;
        unsigned int reserved_1 : 5;
        unsigned int nr_wr_stop_ok_3 : 1;
        unsigned int nr_wr_stop_3 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nrwr_enable_3 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_enable_du_threshold_reached_3_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_enable_du_threshold_reached_3_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_enable_flux_ctrl_3_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_enable_flux_ctrl_3_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_enable_pressure_3_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_enable_pressure_3_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_ok_3_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_ok_3_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_3_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nr_wr_stop_3_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nrwr_enable_3_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_CFG_3_nrwr_enable_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_wr_debug_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_3_nr_wr_debug_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_WR_DEBUG_3_nr_wr_debug_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrwr_access_limiter_0_3 : 4;
        unsigned int nrwr_access_limiter_1_3 : 4;
        unsigned int nrwr_access_limiter_2_3 : 4;
        unsigned int nrwr_access_limiter_3_3 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrwr_access_limiter_reload_3 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_0_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_0_3_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_1_3_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_1_3_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_2_3_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_2_3_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_3_3_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_3_3_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_reload_3_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_WR_3_nrwr_access_limiter_reload_3_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_2 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_2 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_2 : 1;
        unsigned int nr_rd_stop_enable_pressure_2 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_2 : 1;
        unsigned int nr_rd_stop_2 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_2 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nrrd_allocated_du_2_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nrrd_allocated_du_2_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_enable_du_threshold_reached_2_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_enable_du_threshold_reached_2_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_enable_flux_ctrl_2_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_enable_flux_ctrl_2_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_enable_pressure_2_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_enable_pressure_2_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_ok_2_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_ok_2_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_2_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nr_rd_stop_2_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nrrd_enable_2_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_2_nrrd_enable_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_2_nr_rd_debug_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_2_nr_rd_debug_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_2 : 4;
        unsigned int nrrd_access_limiter_1_2 : 4;
        unsigned int nrrd_access_limiter_2_2 : 4;
        unsigned int nrrd_access_limiter_3_2 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_2 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_0_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_0_2_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_1_2_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_1_2_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_2_2_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_2_2_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_3_2_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_3_2_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_reload_2_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_2_nrrd_access_limiter_reload_2_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_3 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_3 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_3 : 1;
        unsigned int nr_rd_stop_enable_pressure_3 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_3 : 1;
        unsigned int nr_rd_stop_3 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_3 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nrrd_allocated_du_3_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nrrd_allocated_du_3_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_enable_du_threshold_reached_3_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_enable_du_threshold_reached_3_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_enable_flux_ctrl_3_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_enable_flux_ctrl_3_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_enable_pressure_3_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_enable_pressure_3_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_ok_3_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_ok_3_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_3_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nr_rd_stop_3_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nrrd_enable_3_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_3_nrrd_enable_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_3_nr_rd_debug_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_3_nr_rd_debug_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_3 : 4;
        unsigned int nrrd_access_limiter_1_3 : 4;
        unsigned int nrrd_access_limiter_2_3 : 4;
        unsigned int nrrd_access_limiter_3_3 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_3 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_0_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_0_3_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_1_3_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_1_3_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_2_3_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_2_3_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_3_3_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_3_3_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_reload_3_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_3_nrrd_access_limiter_reload_3_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_4 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_4 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_4 : 1;
        unsigned int nr_rd_stop_enable_pressure_4 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_4 : 1;
        unsigned int nr_rd_stop_4 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_4 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nrrd_allocated_du_4_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nrrd_allocated_du_4_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_enable_du_threshold_reached_4_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_enable_du_threshold_reached_4_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_enable_flux_ctrl_4_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_enable_flux_ctrl_4_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_enable_pressure_4_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_enable_pressure_4_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_ok_4_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_ok_4_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_4_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nr_rd_stop_4_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nrrd_enable_4_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_4_nrrd_enable_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_4 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_4_nr_rd_debug_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_4_nr_rd_debug_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_4 : 4;
        unsigned int nrrd_access_limiter_1_4 : 4;
        unsigned int nrrd_access_limiter_2_4 : 4;
        unsigned int nrrd_access_limiter_3_4 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_4 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_0_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_0_4_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_1_4_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_1_4_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_2_4_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_2_4_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_3_4_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_3_4_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_reload_4_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_4_nrrd_access_limiter_reload_4_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_5 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_5 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_5 : 1;
        unsigned int nr_rd_stop_enable_pressure_5 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_5 : 1;
        unsigned int nr_rd_stop_5 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_5 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nrrd_allocated_du_5_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nrrd_allocated_du_5_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_enable_du_threshold_reached_5_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_enable_du_threshold_reached_5_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_enable_flux_ctrl_5_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_enable_flux_ctrl_5_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_enable_pressure_5_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_enable_pressure_5_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_ok_5_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_ok_5_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_5_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nr_rd_stop_5_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nrrd_enable_5_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_5_nrrd_enable_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_5 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_5_nr_rd_debug_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_5_nr_rd_debug_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_5 : 4;
        unsigned int nrrd_access_limiter_1_5 : 4;
        unsigned int nrrd_access_limiter_2_5 : 4;
        unsigned int nrrd_access_limiter_3_5 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_5 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_0_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_0_5_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_1_5_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_1_5_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_2_5_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_2_5_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_3_5_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_3_5_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_reload_5_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_5_nrrd_access_limiter_reload_5_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_6 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_6 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_6 : 1;
        unsigned int nr_rd_stop_enable_pressure_6 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_6 : 1;
        unsigned int nr_rd_stop_6 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_6 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nrrd_allocated_du_6_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nrrd_allocated_du_6_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_enable_du_threshold_reached_6_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_enable_du_threshold_reached_6_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_enable_flux_ctrl_6_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_enable_flux_ctrl_6_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_enable_pressure_6_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_enable_pressure_6_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_ok_6_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_ok_6_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_6_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nr_rd_stop_6_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nrrd_enable_6_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_6_nrrd_enable_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_6 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_6_nr_rd_debug_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_6_nr_rd_debug_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_6 : 4;
        unsigned int nrrd_access_limiter_1_6 : 4;
        unsigned int nrrd_access_limiter_2_6 : 4;
        unsigned int nrrd_access_limiter_3_6 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_6 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_0_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_0_6_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_1_6_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_1_6_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_2_6_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_2_6_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_3_6_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_3_6_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_reload_6_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_6_nrrd_access_limiter_reload_6_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_7 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_7 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_7 : 1;
        unsigned int nr_rd_stop_enable_pressure_7 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_7 : 1;
        unsigned int nr_rd_stop_7 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_7 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nrrd_allocated_du_7_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nrrd_allocated_du_7_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_enable_du_threshold_reached_7_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_enable_du_threshold_reached_7_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_enable_flux_ctrl_7_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_enable_flux_ctrl_7_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_enable_pressure_7_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_enable_pressure_7_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_ok_7_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_ok_7_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_7_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nr_rd_stop_7_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nrrd_enable_7_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_7_nrrd_enable_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_7 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_7_nr_rd_debug_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_7_nr_rd_debug_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_7 : 4;
        unsigned int nrrd_access_limiter_1_7 : 4;
        unsigned int nrrd_access_limiter_2_7 : 4;
        unsigned int nrrd_access_limiter_3_7 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_7 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_0_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_0_7_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_1_7_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_1_7_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_2_7_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_2_7_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_3_7_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_3_7_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_reload_7_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_7_nrrd_access_limiter_reload_7_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int reserved_0 : 5;
        unsigned int nrrd_allocated_du_8 : 5;
        unsigned int reserved_1 : 6;
        unsigned int nr_rd_stop_enable_du_threshold_reached_8 : 1;
        unsigned int nr_rd_stop_enable_flux_ctrl_8 : 1;
        unsigned int nr_rd_stop_enable_pressure_8 : 1;
        unsigned int reserved_2 : 5;
        unsigned int nr_rd_stop_ok_8 : 1;
        unsigned int nr_rd_stop_8 : 1;
        unsigned int reserved_3 : 5;
        unsigned int nrrd_enable_8 : 1;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nrrd_allocated_du_8_START (5)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nrrd_allocated_du_8_END (9)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_enable_du_threshold_reached_8_START (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_enable_du_threshold_reached_8_END (16)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_enable_flux_ctrl_8_START (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_enable_flux_ctrl_8_END (17)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_enable_pressure_8_START (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_enable_pressure_8_END (18)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_ok_8_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_ok_8_END (24)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_8_START (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nr_rd_stop_8_END (25)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nrrd_enable_8_START (31)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_CFG_8_nrrd_enable_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_debug_8 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_8_nr_rd_debug_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_NR_RD_DEBUG_8_nr_rd_debug_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nrrd_access_limiter_0_8 : 4;
        unsigned int nrrd_access_limiter_1_8 : 4;
        unsigned int nrrd_access_limiter_2_8 : 4;
        unsigned int nrrd_access_limiter_3_8 : 4;
        unsigned int reserved_0 : 8;
        unsigned int nrrd_access_limiter_reload_8 : 4;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_0_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_0_8_END (3)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_1_8_START (4)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_1_8_END (7)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_2_8_START (8)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_2_8_END (11)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_3_8_START (12)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_3_8_END (15)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_reload_8_START (24)
#define SOC_ISP_CVDR_CVDR_SRT_LIMITER_NR_RD_8_nrrd_access_limiter_reload_8_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_0 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_0_debug_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_0_debug_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_1 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_1_debug_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_1_debug_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_2_debug_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_2_debug_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_3_debug_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_3_debug_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_4 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_4_debug_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_4_debug_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_5 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_5_debug_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_5_debug_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_6 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_6_debug_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_6_debug_6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_7 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_7_debug_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_7_debug_7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_8 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_8_debug_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_8_debug_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_9 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_9_debug_9_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_9_debug_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_10 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_10_debug_10_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_10_debug_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_11 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_11_debug_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_11_debug_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_12 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_12_debug_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_12_debug_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_13 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_13_debug_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_13_debug_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_14 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_14_debug_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_14_debug_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int debug_15 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_DEBUG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_15_debug_15_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_DEBUG_15_debug_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_wr_mid_1 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_1_nr_wr_mid_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_1_nr_wr_mid_1_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_wr_mid_2 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_2_nr_wr_mid_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_2_nr_wr_mid_2_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_wr_mid_3 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_3_nr_wr_mid_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_WR_3_nr_wr_mid_3_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_2 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_2_nr_rd_mid_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_2_nr_rd_mid_2_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_3 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_3_nr_rd_mid_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_3_nr_rd_mid_3_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_4 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_4_nr_rd_mid_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_4_nr_rd_mid_4_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_5 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_5_nr_rd_mid_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_5_nr_rd_mid_5_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_6 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_6_nr_rd_mid_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_6_nr_rd_mid_6_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_7 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_7_nr_rd_mid_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_7_nr_rd_mid_7_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int nr_rd_mid_8 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_8_nr_rd_mid_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_NR_RD_8_nr_rd_mid_8_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_0 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_0_vp_wr_mid_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_0_vp_wr_mid_0_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_1 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_1_vp_wr_mid_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_1_vp_wr_mid_1_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_2 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_2_vp_wr_mid_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_2_vp_wr_mid_2_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_3 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_3_vp_wr_mid_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_3_vp_wr_mid_3_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_4 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_4_vp_wr_mid_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_4_vp_wr_mid_4_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_5 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_5_vp_wr_mid_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_5_vp_wr_mid_5_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_8 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_8_vp_wr_mid_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_8_vp_wr_mid_8_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_9 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_9_vp_wr_mid_9_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_9_vp_wr_mid_9_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_10 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_10_vp_wr_mid_10_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_10_vp_wr_mid_10_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_11 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_11_vp_wr_mid_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_11_vp_wr_mid_11_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_12 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_12_vp_wr_mid_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_12_vp_wr_mid_12_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_13 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_13_vp_wr_mid_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_13_vp_wr_mid_13_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_14 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_14_vp_wr_mid_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_14_vp_wr_mid_14_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_15 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_15_vp_wr_mid_15_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_15_vp_wr_mid_15_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_34 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_34_vp_wr_mid_34_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_34_vp_wr_mid_34_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_35 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_35_vp_wr_mid_35_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_35_vp_wr_mid_35_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_40 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_40_vp_wr_mid_40_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_40_vp_wr_mid_40_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_41 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_41_vp_wr_mid_41_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_41_vp_wr_mid_41_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_42 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_42_vp_wr_mid_42_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_42_vp_wr_mid_42_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_43 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_43_vp_wr_mid_43_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_43_vp_wr_mid_43_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_44 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_44_vp_wr_mid_44_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_44_vp_wr_mid_44_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_45 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_45_vp_wr_mid_45_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_45_vp_wr_mid_45_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_46 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_46_vp_wr_mid_46_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_46_vp_wr_mid_46_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_48 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_48_vp_wr_mid_48_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_48_vp_wr_mid_48_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_49 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_49_vp_wr_mid_49_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_49_vp_wr_mid_49_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_50 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_50_vp_wr_mid_50_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_50_vp_wr_mid_50_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_mid_51 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_51_vp_wr_mid_51_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_WR_51_vp_wr_mid_51_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_0 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_0_vp_rd_mid_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_0_vp_rd_mid_0_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_4 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_4_vp_rd_mid_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_4_vp_rd_mid_4_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_5 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_5_vp_rd_mid_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_5_vp_rd_mid_5_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_6 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_6_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_6_vp_rd_mid_6_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_6_vp_rd_mid_6_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_7 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_7_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_7_vp_rd_mid_7_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_7_vp_rd_mid_7_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_11 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_11_vp_rd_mid_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_11_vp_rd_mid_11_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_12 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_12_vp_rd_mid_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_12_vp_rd_mid_12_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_13 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_13_vp_rd_mid_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_13_vp_rd_mid_13_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_14 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_14_vp_rd_mid_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_14_vp_rd_mid_14_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_19 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_19_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_19_vp_rd_mid_19_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_19_vp_rd_mid_19_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_20 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_20_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_20_vp_rd_mid_20_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_20_vp_rd_mid_20_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_21 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_21_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_21_vp_rd_mid_21_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_21_vp_rd_mid_21_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_22 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_22_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_22_vp_rd_mid_22_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_22_vp_rd_mid_22_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_23 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_23_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_23_vp_rd_mid_23_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_23_vp_rd_mid_23_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_24 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_24_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_24_vp_rd_mid_24_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_24_vp_rd_mid_24_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_25 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_25_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_25_vp_rd_mid_25_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_25_vp_rd_mid_25_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_26 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_26_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_26_vp_rd_mid_26_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_26_vp_rd_mid_26_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_rd_mid_27 : 6;
        unsigned int reserved : 26;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_27_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_27_vp_rd_mid_27_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_AXI_CFG_VP_RD_27_vp_rd_mid_27_END (5)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_0 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_SPARE_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_0_spare_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_0_spare_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_1 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_SPARE_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_1_spare_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_1_spare_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_SPARE_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_2_spare_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_2_spare_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int spare_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_SPARE_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_3_spare_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_SPARE_3_spare_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_0 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_0_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_0_vp_wr_debug_0_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_0_vp_wr_debug_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_1 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_1_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_1_vp_wr_debug_1_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_1_vp_wr_debug_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_2 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_2_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_2_vp_wr_debug_2_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_2_vp_wr_debug_2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_3 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_3_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_3_vp_wr_debug_3_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_3_vp_wr_debug_3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_4 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_4_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_4_vp_wr_debug_4_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_4_vp_wr_debug_4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_5 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_5_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_5_vp_wr_debug_5_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_5_vp_wr_debug_5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_8 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_8_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_8_vp_wr_debug_8_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_8_vp_wr_debug_8_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_9 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_9_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_9_vp_wr_debug_9_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_9_vp_wr_debug_9_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_10 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_10_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_10_vp_wr_debug_10_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_10_vp_wr_debug_10_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_11 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_11_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_11_vp_wr_debug_11_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_11_vp_wr_debug_11_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_12 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_12_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_12_vp_wr_debug_12_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_12_vp_wr_debug_12_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_13 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_13_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_13_vp_wr_debug_13_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_13_vp_wr_debug_13_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_14 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_14_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_14_vp_wr_debug_14_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_14_vp_wr_debug_14_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_15 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_15_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_15_vp_wr_debug_15_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_15_vp_wr_debug_15_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_34 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_34_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_34_vp_wr_debug_34_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_34_vp_wr_debug_34_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_35 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_35_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_35_vp_wr_debug_35_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_35_vp_wr_debug_35_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_40 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_40_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_40_vp_wr_debug_40_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_40_vp_wr_debug_40_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_41 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_41_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_41_vp_wr_debug_41_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_41_vp_wr_debug_41_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_42 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_42_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_42_vp_wr_debug_42_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_42_vp_wr_debug_42_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_43 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_43_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_43_vp_wr_debug_43_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_43_vp_wr_debug_43_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_44 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_44_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_44_vp_wr_debug_44_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_44_vp_wr_debug_44_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_45 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_45_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_45_vp_wr_debug_45_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_45_vp_wr_debug_45_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_46 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_46_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_46_vp_wr_debug_46_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_46_vp_wr_debug_46_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_48 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_48_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_48_vp_wr_debug_48_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_48_vp_wr_debug_48_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_49 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_49_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_49_vp_wr_debug_49_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_49_vp_wr_debug_49_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_50 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_50_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_50_vp_wr_debug_50_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_50_vp_wr_debug_50_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union
{
    unsigned int value;
    struct
    {
        unsigned int vp_wr_debug_51 : 32;
    } reg;
} SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_51_UNION;
#endif
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_51_vp_wr_debug_51_START (0)
#define SOC_ISP_CVDR_CVDR_SRT_VP_WR_DEBUG_51_vp_wr_debug_51_END (31)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
