DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.37.tar.gz https://github.com/YosysHQ/abc/archive/896e5e7dedf9b9b1459fa019f1fa8aa8101fdf43.tar.gz -> abc-896e5e7dedf9b9b1459fa019f1fa8aa8101fdf43.tar.gz
_md5_=fef552696c2950e0c89fcb2ad9848110
