.. _bus_master_vci:

Bus Master VCI
==============

.. literalinclude:: ../../vunit/vhdl/verification_components/src/bus_master_pkg.vhd
   :caption: Bus master verification component interface
   :language: vhdl
   :lines: 7-

.. _stream_vci:

Stream Master VCI
=================

.. literalinclude:: ../../vunit/vhdl/verification_components/src/stream_master_pkg.vhd
   :caption: Stream master verification component interface
   :language: vhdl
   :lines: 7-

Stream Slave VCI
================

.. literalinclude:: ../../vunit/vhdl/verification_components/src/stream_slave_pkg.vhd
   :caption: Stream slave verification component interface
   :language: vhdl
   :lines: 7-

.. _sync_vci:

Synchronization VCI
===================

.. literalinclude:: ../../vunit/vhdl/verification_components/src/sync_pkg.vhd
   :caption: Synchronization verification component interface
   :language: vhdl
   :lines: 7-
