# Timing Constraints

This section provides the information on the timing constraints required for this IP core.

It is recommended to you to use false path constraints for the reset synchronizers used<br /> in the core. Reset synchronizers are used in the core to synchronize the PRESETN reset<br /> input to all the clock domains except PCLK clock domain.

-   Constraints required for RTG4 device family:

    Following constraints are required in both TBI and GMII modes<br /> \(RTG4\).

    ```
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_ft_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_fr_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_rx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/ftrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/frrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/wtrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/strst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/srrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtmc_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrmc_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtfn_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrfn_* } ]
    Following constraints are required in TBI mode only (RTG4).
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_tx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_rx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.tx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.rx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.gtx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.pma_rx_clkrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rtex_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rrex_* } ]
    ```

    Following<br /> constraints are required in TBI mode only<br /> \(RTG4\).

    ```
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_tx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/SYNC_RESET.hstrst_tbi_rx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.tx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.rx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.gtx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/SYNC_RESET.pma_rx_clkrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rtex_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rrex_* } ]
    
    ```


-   Constraints required for all supported device families except RTG4:

    Following constraints are required in both<br /> TBI and GMII modes<br /> \(non-RTG4\).

    ```
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_ft_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_fr_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_tx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_rx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/ftrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/frrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/wtrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/strst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/amcxfif_U0/ACT_UNIQUE_AMCXFIF_CLKRST_1/srrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtmc_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrmc_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srtfn_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PECAR_1/srrfn_* } ]
    
    ```

    Following constraints are required in TBI mode only<br /> \(non-RTG4\).

    ```
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_tbi_tx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/CLKRST_U/ASYNC_RESET.hstrst_tbi_rx_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.tx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.rx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.gtx_clkirst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_CLKRST_1/ASYNC_RESET.pma_rx_clkrst_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rtex_* } ]
    set_false_path -to [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/SGMII_INSTANCE.msgmii_core_u0/ACT_UNIQUE_MSGMII_TBI_1/ACT_UNIQUE_PETCR_1/rrex_* } ]
    
    ```


It is recommended to use the generated clock constraints for the management clock. PCLK is the source clock. The MGMT CLOCK SELECT field of the MDIO Mgmt: Configuration register \(address 0x020\) determines the frequency of this clock. An example is shown in the following code block for division factor 8 \(MGMT CLOCK SELECT = 3â€™b011\).

```
create_generated_clock -name {MGMT_CLK} -add  -master_clock  PCLK -divide_by 8 -source [ get_ports { PCLK } ] [ get_pins { CORETSE_C0_0/CORETSE_C0_0/CoreTSE_TOP_INST/tsmac_top_U0/pe_mcxmac_U0/ACT_UNIQUE_PEMGT_1/mdc/Q } ] 
```

It is recommended to use the false path constraints between the clock domains of the CoreTSE IP. The false path constraint is not required between the PCLK and the management clock.

**Note:** In all the timing constraints provided here, 'CORETSE\_C0\_0' is the instance name of CoreTSE IP in the Libero Smart Design. User shall replace the instance name while using these timing constraint in the user design.

**Parent topic:**[Design Constraints](GUID-AFB2B238-81A2-4ACF-83FC-BFDE802A227F.md)

