
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.
Flattening unmatched subcell cg4 in circuit XOR2 (0)(1 instance)
Flattening unmatched subcell inv_smol in circuit XOR2 (0)(2 instances)

Class XOR2 (2):  Merged 16 parallel devices.
Subcircuit summary:
Circuit 1: XOR2                            |Circuit 2: XOR2                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (14->6)            
sky130_fd_pr__pfet_01v8 (6)                |sky130_fd_pr__pfet_01v8 (14->6)            
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: XOR2                            |Circuit 2: XOR2                            
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
A                                          |A                                          
Y                                          |Y                                          
B                                          |B                                          
(no pin, node is !B)                       |a_99_341#                                  
---------------------------------------------------------------------------------------
Cell pin lists for XOR2 and XOR2 altered to match.
Device classes XOR2 and XOR2 are equivalent.
Flattening unmatched subcell nmos_2shared_W200-L015-F1 in circuit NAND2 (2)(1 instance)
Flattening unmatched subcell pmos_p2-w321-L015-f3 in circuit NAND2 (2)(1 instance)

Class NAND2 (2):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: nand2                           |Circuit 2: NAND2                           
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (6->2)             
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand2                           |Circuit 2: NAND2                           
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
A                                          |A                                          
B                                          |B                                          
VSS                                        |VSS                                        
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand2 and NAND2 are equivalent.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_6H9P4D in circuit inv (2)(1 instance)
Flattening unmatched subcell efepmos_W107-L15-F3 in circuit inv (2)(1 instance)

Class inv (2):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: inv                             |Circuit 2: inv                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (1)                |sky130_fd_pr__pfet_01v8 (3->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: inv                             |Circuit 2: inv                             
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VSS                                        |VSS                                        
A                                          |A                                          
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes inv and inv are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_UFBY79 in circuit nor2 (2)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_LZEQWH in circuit nor2 (2)(1 instance)

Class nor2 (2):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: nor2                            |Circuit 2: nor2                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (2)                |sky130_fd_pr__pfet_01v8 (10->2)            
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor2                            |Circuit 2: nor2                            
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A                                          |A                                          
B                                          |B                                          
VDD                                        |VDD                                        
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nor2 and nor2 are equivalent.

Subcircuit summary:
Circuit 1: full_adder                      |Circuit 2: FULL_ADDER                      
-------------------------------------------|-------------------------------------------
XOR2 (2)                                   |XOR2 (2)                                   
nand2 (3)                                  |NAND2 (3)                                  
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: full_adder                      |Circuit 2: FULL_ADDER                      
-------------------------------------------|-------------------------------------------
COUT                                       |COUT                                       
OUT                                        |OUT                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
B                                          |B                                          
A                                          |A                                          
CIN                                        |CIN                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes full_adder and FULL_ADDER are equivalent.

Subcircuit summary:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
inv (2)                                    |inv (2)                                    
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: buffer                          |Circuit 2: buffer                          
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes buffer and buffer are equivalent.

Cell NOT8 (2) disconnected node: VSS
Cell NOT8 (2) disconnected node: VDD
Subcircuit summary:
Circuit 1: not8                            |Circuit 2: NOT8                            
-------------------------------------------|-------------------------------------------
inv (8)                                    |inv (8)                                    
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 18                         |Number of nets: 18                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: not8                            |Circuit 2: NOT8                            
-------------------------------------------|-------------------------------------------
VSS                                        |VSUBS **Mismatch**                         
VDD                                        |inv_7/VDD **Mismatch**                     
A7                                         |A7                                         
A0                                         |A0                                         
A6                                         |A6                                         
A5                                         |A5                                         
A4                                         |A4                                         
A1                                         |A1                                         
A2                                         |A2                                         
A3                                         |A3                                         
S7                                         |S7                                         
S0                                         |S0                                         
S6                                         |S6                                         
S5                                         |S5                                         
S4                                         |S4                                         
S1                                         |S1                                         
S2                                         |S2                                         
S3                                         |S3                                         
(no matching pin)                          |VSS                                        
(no matching pin)                          |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists for not8 and NOT8 altered to match.
Device classes not8 and NOT8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_64A2S3 in circuit nor4 (2)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_S9NJ5Q in circuit nor4 (2)(1 instance)

Class nor4 (2):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: nor4                            |Circuit 2: nor4                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                |sky130_fd_pr__nfet_01v8 (4)                
sky130_fd_pr__pfet_01v8 (4)                |sky130_fd_pr__pfet_01v8 (12->4)            
Number of devices: 8                       |Number of devices: 8                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nor4                            |Circuit 2: nor4                            
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A                                          |A                                          
D                                          |D                                          
C                                          |C                                          
B                                          |B                                          
VDD                                        |VDD                                        
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nor4 and nor4 are equivalent.

Subcircuit summary:
Circuit 1: left_shifter                    |Circuit 2: left_shifter                    
-------------------------------------------|-------------------------------------------
buffer (8)                                 |buffer (8)                                 
inv (1)                                    |inv (1)                                    
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 19                         |Number of nets: 19                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: left_shifter                    |Circuit 2: left_shifter                    
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
S0                                         |S0                                         
C                                          |C                                          
S7                                         |S7                                         
S6                                         |S6                                         
S5                                         |S5                                         
S4                                         |S4                                         
S3                                         |S3                                         
S2                                         |S2                                         
S1                                         |S1                                         
A7                                         |A7                                         
A6                                         |A6                                         
A5                                         |A5                                         
A4                                         |A4                                         
A3                                         |A3                                         
A2                                         |A2                                         
A1                                         |A1                                         
A0                                         |A0                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes left_shifter and left_shifter are equivalent.

Subcircuit summary:
Circuit 1: right_shifter                   |Circuit 2: right_shifter                   
-------------------------------------------|-------------------------------------------
buffer (8)                                 |buffer (8)                                 
inv (1)                                    |inv (1)                                    
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 19                         |Number of nets: 19                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: right_shifter                   |Circuit 2: right_shifter                   
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VSS                                        |VSS                                        
S7                                         |S7                                         
S6                                         |S6                                         
S5                                         |S5                                         
S4                                         |S4                                         
S3                                         |S3                                         
S2                                         |S2                                         
S1                                         |S1                                         
S0                                         |S0                                         
C                                          |C                                          
A7                                         |A7                                         
A6                                         |A6                                         
A5                                         |A5                                         
A4                                         |A4                                         
A3                                         |A3                                         
A2                                         |A2                                         
A1                                         |A1                                         
A0                                         |A0                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes right_shifter and right_shifter are equivalent.
Flattening unmatched subcell nor_8_bitwise in circuit OR8 (0)(1 instance)

Subcircuit summary:
Circuit 1: OR8                             |Circuit 2: OR8                             
-------------------------------------------|-------------------------------------------
not8 (1)                                   |NOT8 (1)                                   
nor2 (8)                                   |nor2 (8)                                   
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 34                         |Number of nets: 34                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: OR8                             |Circuit 2: OR8                             
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
B6                                         |A7 **Mismatch**                            
B4                                         |A6 **Mismatch**                            
B2                                         |A5 **Mismatch**                            
B0                                         |A4 **Mismatch**                            
A6                                         |A3 **Mismatch**                            
A4                                         |A2 **Mismatch**                            
A2                                         |A1 **Mismatch**                            
A0                                         |A0                                         
B7                                         |B7                                         
B5                                         |B6 **Mismatch**                            
B3                                         |B5 **Mismatch**                            
B1                                         |B4 **Mismatch**                            
A7                                         |B3 **Mismatch**                            
A5                                         |B2 **Mismatch**                            
A3                                         |B1 **Mismatch**                            
A1                                         |B0 **Mismatch**                            
S0                                         |S0                                         
S1                                         |S1                                         
S2                                         |S2                                         
S3                                         |S3                                         
S4                                         |S4                                         
S5                                         |S5                                         
S6                                         |S6                                         
S7                                         |S7                                         
---------------------------------------------------------------------------------------
Cell pin lists for OR8 and OR8 altered to match.
Device classes OR8 and OR8 are equivalent.
Flattening unmatched subcell nand4 in circuit MUX8 (0)(10 instances)
Flattening unmatched subcell NAND4F in circuit mux8 (2)(10 instances)
Flattening unmatched subcell pmos4_f2 in circuit mux8 (2)(10 instances)
Flattening unmatched subcell efenmos2 in circuit mux8 (2)(10 instances)

Class mux8 (2):  Merged 40 parallel devices.
Subcircuit summary:
Circuit 1: MUX8                            |Circuit 2: mux8                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (40)               |sky130_fd_pr__pfet_01v8 (80->40)           
sky130_fd_pr__nfet_01v8 (40)               |sky130_fd_pr__nfet_01v8 (40)               
inv (4)                                    |inv (4)                                    
nor2 (1)                                   |nor2 (1)                                   
Number of devices: 85                      |Number of devices: 85                      
Number of nets: 58                         |Number of nets: 58                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: MUX8                            |Circuit 2: mux8                            
-------------------------------------------|-------------------------------------------
Y                                          |Y                                          
VDD                                        |VDD                                        
VSS                                        |VSS                                        
SEL2                                       |SEL2                                       
SEL1                                       |SEL1                                       
SEL0                                       |SEL0                                       
A2                                         |A2                                         
A6                                         |A6                                         
A5                                         |A5                                         
A1                                         |A1                                         
A0                                         |A0                                         
A7                                         |A7                                         
A4                                         |A4                                         
A3                                         |A3                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes MUX8 and mux8 are equivalent.
Flattening unmatched subcell and2 in circuit V_FLAG (0)(1 instance)

Subcircuit summary:
Circuit 1: V_FLAG                          |Circuit 2: V_FLAG                          
-------------------------------------------|-------------------------------------------
XOR2 (3)                                   |XOR2 (3)                                   
inv (1)                                    |inv (1)                                    
nand2 (1)                                  |NAND2 (1)                                  
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: V_FLAG                          |Circuit 2: V_FLAG                          
-------------------------------------------|-------------------------------------------
A_MSB                                      |A_MSB                                      
V                                          |V                                          
Y_MSB                                      |Y_MSB                                      
B_MSB                                      |B_MSB                                      
OPCODE3                                    |OPCODE3                                    
(no pin, node is VDD)                      |inv_0/VDD                                  
(no pin, node is VSS)                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists for V_FLAG and V_FLAG altered to match.
Device classes V_FLAG and V_FLAG are equivalent.
Flattening unmatched subcell AND in circuit alu (0)(1 instance)
Flattening unmatched subcell nand_8_bitwise in circuit alu (0)(1 instance)
Flattening unmatched subcell xor_8_bitwise in circuit alu (0)(1 instance)
Flattening unmatched subcell mul in circuit alu (0)(1 instance)
Flattening unmatched subcell and2 in circuit alu (0)(16 instances)
Flattening unmatched subcell 4-bit_adder in circuit alu (0)(3 instances)
Flattening unmatched subcell Z_FLAG in circuit alu (0)(1 instance)
Flattening unmatched subcell and2 in circuit alu (0)(1 instance)
Flattening unmatched subcell 8-bit_adder_subtractor in circuit alu (0)(1 instance)
Flattening unmatched subcell full_adder_substractor in circuit alu (0)(8 instances)
Flattening unmatched subcell ZFLAG in circuit ALU (2)(1 instance)
Flattening unmatched subcell x8bit_ADDER in circuit ALU (2)(1 instance)
Flattening unmatched subcell FULL_ADDER_XORED in circuit ALU (2)(8 instances)
Flattening unmatched subcell AND8 in circuit ALU (2)(1 instance)
Flattening unmatched subcell NAND8 in circuit ALU (2)(1 instance)
Flattening unmatched subcell XOR8 in circuit ALU (2)(1 instance)
Flattening unmatched subcell MULT in circuit ALU (2)(1 instance)
Flattening unmatched subcell x4bit_ADDER in circuit ALU (2)(3 instances)

Flattening instances of full_adder in cell alu (0) makes a better match
Flattening instances of FULL_ADDER in cell ALU (2) makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: alu                             |Circuit 2: ALU                             
-------------------------------------------|-------------------------------------------
left_shifter (1)                           |left_shifter (1)                           
right_shifter (1)                          |right_shifter (1)                          
nand2 (85)                                 |NAND2 (85)                                 
not8 (2)                                   |NOT8 (2)                                   
OR8 (1)                                    |OR8 (1)                                    
XOR2 (56)                                  |XOR2 (56)                                  
MUX8 (9)                                   |mux8 (9)                                   
inv (17)                                   |inv (17)                                   
nor4 (2)                                   |nor4 (2)                                   
buffer (1)                                 |buffer (1)                                 
V_FLAG (1)                                 |V_FLAG (1)                                 
Number of devices: 176                     |Number of devices: 176                     
Number of nets: 293 **Mismatch**           |Number of nets: 304 **Mismatch**           
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: alu                             |Circuit 2: ALU                             

---------------------------------------------------------------------------------------
Net: B4                                    |Net: B4                                    
  left_shifter/A4 = 1                      |  left_shifter/A4 = 1                      
  right_shifter/A4 = 1                     |  right_shifter/A4 = 1                     
  XOR2/A = 2                               |  XOR2/A = 2                               
  OR8/S3 = 1                               |  NAND2/A = 1                              
  not8/A4 = 1                              |  NOT8/A4 = 1                              
  nand2/B = 1                              |  OR8/A4 = 1                               
                                           |                                           
Net: B5                                    |Net: B5                                    
  left_shifter/A5 = 1                      |  left_shifter/A5 = 1                      
  right_shifter/A5 = 1                     |  right_shifter/A5 = 1                     
  XOR2/A = 2                               |  XOR2/A = 2                               
  OR8/S2 = 1                               |  NAND2/A = 1                              
  not8/A5 = 1                              |  NOT8/A5 = 1                              
  nand2/B = 1                              |  OR8/A5 = 1                               
                                           |                                           
Net: B6                                    |Net: B6                                    
  left_shifter/A6 = 1                      |  left_shifter/A6 = 1                      
  right_shifter/A6 = 1                     |  right_shifter/A6 = 1                     
  XOR2/A = 2                               |  XOR2/A = 2                               
  OR8/S1 = 1                               |  NAND2/A = 1                              
  not8/A6 = 1                              |  NOT8/A6 = 1                              
  nand2/B = 1                              |  OR8/A6 = 1                               
                                           |                                           
Net: LSHIFT0                               |Net: OR8_0/A7                              
  left_shifter/S0 = 1                      |  left_shifter/A7 = 1                      
  MUX8/A6 = 1                              |  right_shifter/A7 = 1                     
                                           |  XOR2/A = 2                               
                                           |  NAND2/A = 1                              
                                           |  NOT8/A7 = 1                              
                                           |  OR8/A7 = 1                               
                                           |                                           
Net: LSHIFT1                               |Net: mux8_7/A1                             
  left_shifter/S1 = 1                      |  mux8/A1 = 1                              
  MUX8/A6 = 1                              |  XOR2/Y = 1                               
                                           |                                           
Net: LSHIFT2                               |Net: mux8_8/A1                             
  left_shifter/S2 = 1                      |  mux8/A1 = 1                              
  MUX8/A6 = 1                              |  XOR2/Y = 1                               
                                           |                                           
Net: LSHIFT3                               |Net: OR8_0/S4                              
  left_shifter/S3 = 1                      |  mux8/A3 = 1                              
  MUX8/A6 = 1                              |  OR8/S4 = 1                               
                                           |                                           
Net: LSHIFT4                               |Net: mux8_6/A1                             
  left_shifter/S4 = 1                      |  mux8/A1 = 1                              
  MUX8/A6 = 1                              |  NAND2/Y = 1                              
                                           |                                           
Net: LSHIFT5                               |Net: OR8_0/S7                              
  left_shifter/S5 = 1                      |  mux8/A3 = 1                              
  MUX8/A6 = 1                              |  OR8/S7 = 1                               
                                           |                                           
Net: LSHIFT6                               |Net: mux8_6/A4                             
  left_shifter/S6 = 1                      |  mux8/A4 = 1                              
  MUX8/A6 = 1                              |  XOR2/Y = 1                               
                                           |                                           
Net: LSHIFT7                               |Net: mux8_1/A6                             
  left_shifter/S7 = 1                      |  left_shifter/S0 = 1                      
  MUX8/A6 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: C_LSHIFT                              |Net: mux8_2/A6                             
  left_shifter/C = 1                       |  left_shifter/S1 = 1                      
  MUX8/A6 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT0                               |Net: mux8_3/A6                             
  right_shifter/S0 = 1                     |  left_shifter/S2 = 1                      
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT1                               |Net: mux8_4/A6                             
  right_shifter/S1 = 1                     |  left_shifter/S3 = 1                      
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT2                               |Net: mux8_5/A6                             
  right_shifter/S2 = 1                     |  left_shifter/S4 = 1                      
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT3                               |Net: mux8_7/A6                             
  right_shifter/S3 = 1                     |  left_shifter/S5 = 1                      
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT4                               |Net: mux8_8/A6                             
  right_shifter/S4 = 1                     |  left_shifter/S6 = 1                      
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT5                               |Net: mux8_6/A6                             
  right_shifter/S5 = 1                     |  left_shifter/S7 = 1                      
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT6                               |Net: mux8_0/A6                             
  right_shifter/S6 = 1                     |  left_shifter/C = 1                       
  MUX8/A7 = 1                              |  mux8/A6 = 1                              
                                           |                                           
Net: RSHIFT7                               |Net: mux8_0/A7                             
  right_shifter/S7 = 1                     |  right_shifter/C = 1                      
  MUX8/A7 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: C_RSHIFT                              |Net: mux8_1/A7                             
  right_shifter/C = 1                      |  right_shifter/S0 = 1                     
  MUX8/A7 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND1                                  |Net: mux8_2/A7                             
  not8/S1 = 1                              |  right_shifter/S1 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND2                                  |Net: mux8_3/A7                             
  not8/S2 = 1                              |  right_shifter/S2 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND3                                  |Net: mux8_4/A7                             
  not8/S3 = 1                              |  right_shifter/S3 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND4                                  |Net: mux8_5/A7                             
  not8/S4 = 1                              |  right_shifter/S4 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND5                                  |Net: mux8_7/A7                             
  not8/S5 = 1                              |  right_shifter/S5 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND6                                  |Net: mux8_8/A7                             
  not8/S6 = 1                              |  right_shifter/S6 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: AND7                                  |Net: mux8_6/A7                             
  not8/S7 = 1                              |  right_shifter/S7 = 1                     
  MUX8/A2 = 1                              |  mux8/A7 = 1                              
                                           |                                           
Net: NOT0                                  |Net: mux8_2/A0                             
  not8/S0 = 1                              |  XOR2/Y = 1                               
  MUX8/A5 = 1                              |  mux8/A0 = 1                              
                                           |                                           
Net: NOT1                                  |Net: mux8_3/A0                             
  not8/S1 = 1                              |  XOR2/Y = 1                               
  MUX8/A5 = 1                              |  mux8/A0 = 1                              
                                           |                                           
Net: NOT2                                  |Net: mux8_4/A0                             
  not8/S2 = 1                              |  XOR2/Y = 1                               
  MUX8/A5 = 1                              |  mux8/A0 = 1                              
                                           |                                           
Net: NOT3                                  |Net: mux8_5/A0                             
  not8/S3 = 1                              |  XOR2/Y = 1                               
  MUX8/A5 = 1                              |  mux8/A0 = 1                              
                                           |                                           
Net: NOT4                                  |Net: mux8_7/A0                             
  not8/S4 = 1                              |  XOR2/Y = 1                               
  MUX8/A5 = 1                              |  mux8/A0 = 1                              
                                           |                                           
Net: NOT5                                  |Net: mux8_0/A0                             
  not8/S5 = 1                              |  NAND2/Y = 1                              
  MUX8/A5 = 1                              |  mux8/A0 = 1                              
                                           |                                           
Net: NOT6                                  |Net: mux8_2/A2                             
  not8/S6 = 1                              |  NOT8/S1 = 1                              
  MUX8/A5 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: NOT7                                  |Net: mux8_3/A2                             
  not8/S7 = 1                              |  NOT8/S2 = 1                              
  MUX8/A5 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: OR0                                   |Net: mux8_4/A2                             
  OR8/A6 = 1                               |  NOT8/S3 = 1                              
  MUX8/A3 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: OR1                                   |Net: mux8_5/A2                             
  OR8/A5 = 1                               |  NOT8/S4 = 1                              
  MUX8/A3 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: OR2                                   |Net: mux8_7/A2                             
  OR8/A2 = 1                               |  NOT8/S5 = 1                              
  MUX8/A3 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: OR3                                   |Net: mux8_8/A2                             
  OR8/A0 = 1                               |  NOT8/S6 = 1                              
  MUX8/A3 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: OR4                                   |Net: mux8_6/A2                             
  OR8/B1 = 1                               |  NOT8/S7 = 1                              
  MUX8/A3 = 1                              |  mux8/A2 = 1                              
                                           |                                           
Net: OR5                                   |Net: mux8_1/A5                             
  OR8/B3 = 1                               |  mux8/A5 = 1                              
  MUX8/A3 = 1                              |  NOT8/S0 = 1                              
                                           |                                           
Net: OR6                                   |Net: OR8_0/S0                              
  OR8/B5 = 1                               |  mux8/A3 = 1                              
  MUX8/A3 = 1                              |  OR8/S0 = 1                               
                                           |                                           
Net: OR7                                   |Net: mux8_2/A5                             
  OR8/B7 = 1                               |  NOT8/S1 = 1                              
  MUX8/A3 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR1                                  |Net: mux8_3/A5                             
  XOR2/Y = 1                               |  NOT8/S2 = 1                              
  MUX8/A4 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR2                                  |Net: mux8_4/A5                             
  XOR2/Y = 1                               |  NOT8/S3 = 1                              
  MUX8/A4 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR3                                  |Net: mux8_5/A5                             
  XOR2/Y = 1                               |  NOT8/S4 = 1                              
  MUX8/A4 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR4                                  |Net: mux8_7/A5                             
  XOR2/Y = 1                               |  NOT8/S5 = 1                              
  MUX8/A4 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR5                                  |Net: mux8_8/A5                             
  XOR2/Y = 1                               |  NOT8/S6 = 1                              
  MUX8/A4 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR6                                  |Net: mux8_6/A5                             
  XOR2/Y = 1                               |  NOT8/S7 = 1                              
  MUX8/A4 = 1                              |  mux8/A5 = 1                              
                                           |                                           
Net: XOR7                                  |Net: mux8_2/A1                             
  XOR2/Y = 1                               |  mux8/A1 = 1                              
  MUX8/A4 = 1                              |  XOR2/Y = 1                               
                                           |                                           
Net: ADD1                                  |Net: mux8_3/A1                             
  MUX8/A0 = 1                              |  mux8/A1 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: ADD2                                  |Net: mux8_4/A1                             
  MUX8/A0 = 1                              |  mux8/A1 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: ADD3                                  |Net: OR8_0/S1                              
  MUX8/A0 = 1                              |  mux8/A3 = 1                              
  XOR2/Y = 1                               |  OR8/S1 = 1                               
                                           |                                           
Net: ADD4                                  |Net: mux8_2/A4                             
  MUX8/A0 = 1                              |  mux8/A4 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: ADD5                                  |Net: mux8_3/A4                             
  MUX8/A0 = 1                              |  mux8/A4 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: ADD6                                  |Net: mux8_4/A4                             
  MUX8/A0 = 1                              |  mux8/A4 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: MUL1                                  |Net: OR8_0/S2                              
  MUX8/A1 = 1                              |  mux8/A3 = 1                              
  XOR2/Y = 1                               |  OR8/S2 = 1                               
                                           |                                           
Net: MUL2                                  |Net: OR8_0/S3                              
  MUX8/A1 = 1                              |  mux8/A3 = 1                              
  XOR2/Y = 1                               |  OR8/S3 = 1                               
                                           |                                           
Net: MUL3                                  |Net: mux8_5/A1                             
  MUX8/A1 = 1                              |  mux8/A1 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: Y1                                    |Net: Y1                                    
  nor4/C = 1                               |  nor4/C = 1                               
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: Y2                                    |Net: Y2                                    
  nor4/B = 1                               |  nor4/B = 1                               
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: Y3                                    |Net: Y3                                    
  nor4/A = 1                               |  nor4/A = 1                               
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: MUL4                                  |Net: mux8_5/A4                             
  MUX8/A1 = 1                              |  mux8/A4 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: MUL5                                  |Net: mux8_7/A4                             
  MUX8/A1 = 1                              |  mux8/A4 = 1                              
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: MUL6                                  |Net: mux8_8/A4                             
  MUX8/A1 = 1                              |  XOR2/Y = 1                               
  XOR2/Y = 1                               |  mux8/A4 = 1                              
                                           |                                           
Net: Y4                                    |Net: Y4                                    
  nor4/A = 1                               |  nor4/A = 1                               
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: Y5                                    |Net: Y5                                    
  nor4/B = 1                               |  nor4/B = 1                               
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: Y6                                    |Net: Y6                                    
  nor4/C = 1                               |  nor4/C = 1                               
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: MUL7                                  |Net: OR8_0/S5                              
  MUX8/A1 = 1                              |  mux8/A3 = 1                              
  nand2/Y = 1                              |  OR8/S5 = 1                               
                                           |                                           
Net: C_ADD                                 |Net: OR8_0/S6                              
  MUX8/A0 = 1                              |  mux8/A3 = 1                              
  nand2/Y = 1                              |  OR8/S6 = 1                               
                                           |                                           
Net: AND:6/net1                            |Net: /AND8_0/NOT8_0/A7                     
  nand2/Y = 1                              |  NOT8/A7 = 1                              
  not8/A0 = 1                              |  NAND2/Y = 1                              
                                           |                                           
Net: AND:6/net2                            |Net: /AND8_0/NOT8_0/A3                     
  nand2/Y = 1                              |  NOT8/A3 = 1                              
  not8/A1 = 1                              |  NAND2/Y = 1                              
                                           |                                           
Net: AND:6/net3                            |Net: /AND8_0/NOT8_0/A2                     
  nand2/Y = 1                              |  NOT8/A2 = 1                              
  not8/A2 = 1                              |  NAND2/Y = 1                              
                                           |                                           
Net: AND:6/net4                            |Net: /AND8_0/NOT8_0/A1                     
  nand2/Y = 1                              |  NOT8/A1 = 1                              
  not8/A3 = 1                              |  NAND2/Y = 1                              
                                           |                                           
Net: AND:6/net8                            |Net: /AND8_0/NOT8_0/A0                     
  nand2/Y = 1                              |  NOT8/A0 = 1                              
  not8/A7 = 1                              |  NAND2/Y = 1                              
                                           |                                           
Net: VSS                                   |Net: VSS                                   
  left_shifter/VSS = 1                     |  left_shifter/VSS = 1                     
  right_shifter/VSS = 1                    |  right_shifter/VSS = 1                    
  nand2/VSS = 85                           |  NAND2/VSS = 85                           
  not8/VSS = 2                             |  NOT8/VSUBS = 2                           
  OR8/VSS = 1                              |  OR8/VSS = 1                              
  XOR2/VSS = 56                            |  XOR2/VSS = 56                            
  MUX8/VSS = 9                             |  mux8/VSS = 9                             
  inv/VSS = 17                             |  inv/VSS = 17                             
  XOR2/B = 3                               |  XOR2/B = 3                               
  nand2/B = 3                              |  NAND2/B = 3                              
  XOR2/A = 1                               |  XOR2/A = 1                               
  nand2/A = 1                              |  NAND2/A = 1                              
  nor4/VSS = 2                             |  nor4/VSS = 2                             
  buffer/VSS = 1                           |  buffer/VSS = 1                           
  MUX8/A1 = 1                              |  mux8/A1 = 1                              
  MUX8/A2 = 1                              |  mux8/A2 = 1                              
  MUX8/A3 = 1                              |  mux8/A3 = 1                              
  MUX8/A4 = 1                              |  mux8/A4 = 1                              
  MUX8/A5 = 1                              |  mux8/A5 = 1                              
                                           |  V_FLAG/VSUBS = 1                         
                                           |                                           
Net: VDD                                   |Net: VDD                                   
  left_shifter/VDD = 1                     |  left_shifter/VDD = 1                     
  right_shifter/VDD = 1                    |  right_shifter/VDD = 1                    
  not8/VDD = 2                             |  V_FLAG/inv_0/VDD = 1                     
  nand2/VDD = 85                           |  NAND2/VDD = 84                           
  XOR2/VDD = 56                            |  XOR2/VDD = 56                            
  MUX8/VDD = 9                             |  NOT8/inv_7/VDD = 2                       
  OR8/VDD = 1                              |  OR8/VDD = 1                              
  inv/VDD = 17                             |  inv/VDD = 16                             
  nor4/VDD = 2                             |                                           
  buffer/VDD = 1                           |                                           
                                           |                                           
Net: A0                                    |Net: A0                                    
  nand2/B = 2                              |  NAND2/B = 3                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/A7 = 1                               |  OR8/B0 = 1                               
  nand2/A = 4                              |  NAND2/A = 3                              
                                           |                                           
Net: A3                                    |Net: A3                                    
  nand2/B = 5                              |  NAND2/B = 6                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/A1 = 1                               |  OR8/B3 = 1                               
  nand2/A = 1                              |                                           
                                           |                                           
Net: OPCODE[0]                             |Net: mux8_8/SEL0                           
  MUX8/SEL0 = 9                            |  mux8/SEL0 = 9                            
                                           |                                           
Net: OPCODE[1]                             |Net: mux8_8/SEL2                           
  MUX8/SEL1 = 9                            |  mux8/SEL2 = 9                            
                                           |                                           
Net: OPCODE[2]                             |Net: /XOR8_0/XOR2_4/a_99_341#              
  MUX8/SEL2 = 9                            |  XOR2/a_99_341# = 1                       
                                           |                                           
Net: A1                                    |Net: A1                                    
  nand2/B = 6                              |  NAND2/B = 6                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/A4 = 1                               |  OR8/B1 = 1                               
  nand2/A = 4                              |                                           
                                           |                                           
Net: A2                                    |Net: A2                                    
  nand2/B = 1                              |  NAND2/B = 3                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/A3 = 1                               |  OR8/B2 = 1                               
  nand2/A = 1                              |  NAND2/A = 3                              
                                           |                                           
Net: A4                                    |Net: A4                                    
  nand2/B = 1                              |  NAND2/B = 2                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/B0 = 1                               |  OR8/B4 = 1                               
  nand2/A = 1                              |                                           
                                           |                                           
Net: A5                                    |Net: A5                                    
  nand2/B = 1                              |  NAND2/B = 2                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/B2 = 1                               |  OR8/B5 = 1                               
  nand2/A = 1                              |                                           
                                           |                                           
Net: A6                                    |Net: A6                                    
  nand2/A = 1                              |  V_FLAG/B_MSB = 1                         
  nand2/B = 1                              |  NAND2/B = 2                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/B4 = 1                               |  OR8/B6 = 1                               
                                           |                                           
Net: A7                                    |Net: A7                                    
  V_FLAG/A_MSB = 1                         |  V_FLAG/A_MSB = 1                         
  nand2/B = 1                              |  NAND2/B = 2                              
  XOR2/B = 2                               |  XOR2/B = 2                               
  OR8/B6 = 1                               |  OR8/B7 = 1                               
  nand2/A = 1                              |                                           
                                           |                                           
Net: C                                     |Net: C                                     
  MUX8/Y = 1                               |  mux8/Y = 1                               
                                           |                                           
Net: V                                     |Net: V                                     
  V_FLAG/V = 1                             |  V_FLAG/V = 1                             
                                           |                                           
Net: dummy_102                             |Net: x8bit_ADDER:8bit_ADDER_0//FULL_ADDER_ 
  V_FLAG/proxyinv_0/VDD = 1                |  XOR2/a_99_341# = 1                       
                                           |                                           
Net: dummy_103                             |Net: 8bit_ADDER_0/S6                       
  V_FLAG/proxyVSUBS = 1                    |  XOR2/Y = 1                               
                                           |                                           
Net: xor_8_bitwise:7/dummy_31              |Net: mux8_1/VDD                            
  XOR2/proxya_99_341# = 1                  |  mux8/VDD = 1                             
                                           |                                           
Net: xor_8_bitwise:7/dummy_32              |Net: mux8_1/SEL1                           
  XOR2/proxya_99_341# = 1                  |  mux8/SEL1 = 1                            
                                           |                                           
Net: xor_8_bitwise:7/dummy_33              |Net: mux8_0/VDD                            
  XOR2/proxya_99_341# = 1                  |  mux8/VDD = 1                             
                                           |                                           
Net: xor_8_bitwise:7/dummy_34              |Net: mux8_2/VDD                            
  XOR2/proxya_99_341# = 1                  |  mux8/VDD = 1                             
                                           |                                           
Net: 8-bit_adder_subtractor:2/full_adder_s |Net: mux8_3/VDD                            
  XOR2/proxya_99_341# = 1                  |  mux8/VDD = 1                             
                                           |                                           
(no matching net)                          |Net: mux8_4/VDD                            
                                           |  mux8/VDD = 1                             
                                           |                                           
(no matching net)                          |Net: mux8_5/VDD                            
                                           |  mux8/VDD = 1                             
                                           |                                           
(no matching net)                          |Net: mux8_7/VDD                            
                                           |  mux8/VDD = 1                             
                                           |                                           
(no matching net)                          |Net: mux8_8/VDD                            
                                           |  mux8/VDD = 1                             
                                           |                                           
(no matching net)                          |Net: /XOR8_0/XOR2_2/a_99_341#              
                                           |  XOR2/a_99_341# = 1                       
                                           |                                           
(no matching net)                          |Net: buffer_0/VDD                          
                                           |  buffer/VDD = 1                           
                                           |                                           
(no matching net)                          |Net: mux8_6/VDD                            
                                           |  mux8/VDD = 1                             
                                           |                                           
(no matching net)                          |Net: mux8_8/A0                             
                                           |  mux8/A0 = 1                              
                                           |                                           
(no matching net)                          |Net: ZFLAG_0/VDD                           
                                           |  nor4/VDD = 2                             
                                           |  inv/VDD = 1                              
                                           |  NAND2/VDD = 1                            
                                           |                                           
(no matching net)                          |Net: /XOR8_0/XOR2_1/a_99_341#              
                                           |  XOR2/a_99_341# = 1                       
                                           |                                           
(no matching net)                          |Net: /XOR8_0/XOR2_3/a_99_341#              
                                           |  XOR2/a_99_341# = 1                       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: 8-bit_adder_subtractor:2/full_adder_s |Net: x8bit_ADDER:8bit_ADDER_0//FULL_ADDER_ 
  XOR2/A = 1                               |  NAND2/A = 1                              
  nand2/A = 1                              |  XOR2/A = 1                               
  XOR2/Y = 1                               |  XOR2/Y = 1                               
                                           |                                           
Net: ADD7                                  |Net: mux8_6/A0                             
  MUX8/A0 = 1                              |  V_FLAG/Y_MSB = 1                         
  XOR2/Y = 1                               |  XOR2/Y = 1                               
  V_FLAG/Y_MSB = 1                         |  mux8/A0 = 1                              
                                           |                                           
Net: Y7                                    |Net: Y7                                    
  MUX8/Y = 1                               |  mux8/Y = 1                               
  nor4/D = 1                               |  nor4/D = 1                               
  buffer/A = 1                             |  buffer/A = 1                             
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: B7                                    |Net: mux8_8/SEL1                           
  left_shifter/A7 = 1                      |  mux8/SEL1 = 8                            
  right_shifter/A7 = 1                     |                                           
  nand2/B = 1                              |                                           
  not8/A7 = 1                              |                                           
  OR8/S0 = 1                               |                                           
  XOR2/A = 2                               |                                           
  V_FLAG/B_MSB = 1                         |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: OPCODE[3]                             |Net: 8bit_ADDER_0/K                        
  XOR2/B = 9                               |  V_FLAG/OPCODE3 = 1                       
  nand2/B = 1                              |  XOR2/B = 9                               
  V_FLAG/OPCODE3 = 1                       |  NAND2/B = 1                              
                                           |                                           
Net: B3                                    |Net: B3                                    
  left_shifter/A3 = 1                      |  left_shifter/A3 = 1                      
  right_shifter/A3 = 1                     |  right_shifter/A3 = 1                     
  nand2/B = 3                              |  NAND2/B = 2                              
  not8/A3 = 1                              |  NOT8/A3 = 1                              
  OR8/S4 = 1                               |  OR8/A3 = 1                               
  XOR2/A = 2                               |  XOR2/A = 2                               
  nand2/A = 2                              |  NAND2/A = 3                              
                                           |                                           
Net: B2                                    |Net: B2                                    
  left_shifter/A2 = 1                      |  left_shifter/A2 = 1                      
  right_shifter/A2 = 1                     |  right_shifter/A2 = 1                     
  nand2/B = 3                              |  NAND2/B = 2                              
  not8/A2 = 1                              |  NOT8/A2 = 1                              
  OR8/S5 = 1                               |  OR8/A2 = 1                               
  XOR2/A = 2                               |  XOR2/A = 2                               
  nand2/A = 2                              |  NAND2/A = 3                              
                                           |                                           
Net: B1                                    |Net: B1                                    
  left_shifter/A1 = 1                      |  left_shifter/A1 = 1                      
  right_shifter/A1 = 1                     |  right_shifter/A1 = 1                     
  nand2/B = 3                              |  NAND2/B = 2                              
  not8/A1 = 1                              |  NOT8/A1 = 1                              
  OR8/S6 = 1                               |  OR8/A1 = 1                               
  XOR2/A = 2                               |  XOR2/A = 2                               
  nand2/A = 2                              |  NAND2/A = 3                              
                                           |                                           
Net: B0                                    |Net: B0                                    
  left_shifter/A0 = 1                      |  left_shifter/A0 = 1                      
  right_shifter/A0 = 1                     |  right_shifter/A0 = 1                     
  XOR2/A = 2                               |  XOR2/A = 2                               
  nand2/A = 4                              |  NAND2/A = 5                              
  not8/A0 = 1                              |  NOT8/A0 = 1                              
  nand2/B = 1                              |  OR8/A0 = 1                               
  OR8/S7 = 1                               |                                           
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: alu                             |Circuit 2: ALU                             

---------------------------------------------------------------------------------------
Instance: V_FLAG:17                        |Instance: V_FLAG_0                         
  A_MSB = 6                                |  A_MSB = 6                                
  B_MSB = 8                                |  B_MSB = 6                                
  Y_MSB = 3                                |  Y_MSB = 3                                
  V = 1                                    |  V = 1                                    
  OPCODE3 = 11                             |  OPCODE3 = 11                             
  proxyinv_0/VDD = 1                       |  inv_0/VDD = 162                          
  proxyVSUBS = 1                           |  VSUBS = 189                              
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: MUX8:20                          |Instance: mux8_8                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 1                                   
  A1 = 188                                 |  A1 = 2                                   
  A2 = 188                                 |  A2 = 2                                   
  A3 = 188                                 |  A3 = 2                                   
  A4 = 188                                 |  A4 = 2                                   
  A5 = 188                                 |  A5 = 2                                   
  Y = 1                                    |  Y = 2                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:15                          |Instance: mux8_7                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 2                                   
  A1 = 2                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 2                                   
  A3 = 2                                   |  A3 = 2                                   
  A4 = 2                                   |  A4 = 2                                   
  A5 = 2                                   |  A5 = 2                                   
  Y = 2                                    |  Y = 2                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:14                          |Instance: mux8_5                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 2                                   
  A1 = 2                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 2                                   
  A3 = 2                                   |  A3 = 2                                   
  A4 = 2                                   |  A4 = 2                                   
  A5 = 2                                   |  A5 = 2                                   
  Y = 2                                    |  Y = 2                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:13                          |Instance: mux8_4                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 2                                   
  A1 = 2                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 2                                   
  A3 = 2                                   |  A3 = 2                                   
  A4 = 2                                   |  A4 = 2                                   
  A5 = 2                                   |  A5 = 2                                   
  Y = 2                                    |  Y = 2                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:12                          |Instance: mux8_3                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 2                                   
  A1 = 2                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 2                                   
  A3 = 2                                   |  A3 = 2                                   
  A4 = 2                                   |  A4 = 2                                   
  A5 = 2                                   |  A5 = 2                                   
  Y = 2                                    |  Y = 2                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:11                          |Instance: mux8_2                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 2                                   
  A1 = 2                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 2                                   
  A3 = 2                                   |  A3 = 2                                   
  A4 = 2                                   |  A4 = 2                                   
  A5 = 2                                   |  A5 = 2                                   
  Y = 2                                    |  Y = 2                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:10                          |Instance: mux8_0                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 2                                   |  A0 = 2                                   
  A1 = 2                                   |  A1 = 189                                 
  A2 = 2                                   |  A2 = 189                                 
  A3 = 2                                   |  A3 = 189                                 
  A4 = 2                                   |  A4 = 189                                 
  A5 = 2                                   |  A5 = 189                                 
  Y = 2                                    |  Y = 1                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
                                           |                                           
Instance: MUX8:16                          |Instance: mux8_6                           
  SEL0 = 9                                 |  SEL0 = 9                                 
  SEL1 = 9                                 |  SEL1 = 8                                 
  SEL2 = 9                                 |  SEL2 = 9                                 
  A0 = 3                                   |  A0 = 3                                   
  A1 = 2                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 2                                   
  A3 = 2                                   |  A3 = 2                                   
  A4 = 2                                   |  A4 = 2                                   
  A5 = 2                                   |  A5 = 2                                   
  Y = 3                                    |  Y = 3                                    
  A6 = 2                                   |  A6 = 2                                   
  A7 = 2                                   |  A7 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 1                                  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: xor_8_bitwise:7/XOR2:7           |Instance: XOR8_0//XOR2_2                   
  A = 7                                    |  A = 7                                    
  B = 5                                    |  B = 6                                    
  Y = 2                                    |  Y = 2                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  proxya_99_341# = 1                       |  a_99_341# = 1                            
                                           |                                           
Instance: xor_8_bitwise:7/XOR2:6           |Instance: XOR8_0//XOR2_1                   
  A = 7                                    |  A = 7                                    
  B = 5                                    |  B = 6                                    
  Y = 2                                    |  Y = 2                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  proxya_99_341# = 1                       |  a_99_341# = 1                            
                                           |                                           
Instance: xor_8_bitwise:7/XOR2:5           |Instance: XOR8_0//XOR2_4                   
  A = 7                                    |  A = 7                                    
  B = 5                                    |  B = 5                                    
  Y = 2                                    |  Y = 2                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  proxya_99_341# = 1                       |  a_99_341# = 1                            
                                           |                                           
Instance: 8-bit_adder_subtractor:2/full_ad |Instance: XOR8_0//XOR2_3                   
  A = 8                                    |  A = 7                                    
  B = 11                                   |  B = 5                                    
  Y = 3                                    |  Y = 2                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  proxya_99_341# = 1                       |  a_99_341# = 1                            
                                           |                                           
Instance: xor_8_bitwise:7/XOR2:8           |Instance: x8bit_ADDER:8bit_ADDER_0//FULL_A 
  A = 8                                    |  A = 7                                    
  B = 6                                    |  B = 11                                   
  Y = 2                                    |  Y = 3                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  proxya_99_341# = 1                       |  a_99_341# = 1                            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: OR8:1                            |Instance: OR8_0                            
  A7 = 9                                   |  A7 = 7                                   
  A6 = 2                                   |  A6 = 7                                   
  A5 = 2                                   |  A5 = 7                                   
  A4 = 13                                  |  A4 = 7                                   
  A3 = 5                                   |  A3 = 11                                  
  A2 = 2                                   |  A2 = 11                                  
  A1 = 9                                   |  A1 = 11                                  
  A0 = 2                                   |  A0 = 11                                  
  B0 = 5                                   |  B0 = 9                                   
  B1 = 2                                   |  B1 = 9                                   
  B2 = 5                                   |  B2 = 9                                   
  B3 = 2                                   |  B3 = 9                                   
  B4 = 5                                   |  B4 = 5                                   
  B5 = 2                                   |  B5 = 5                                   
  B6 = 6                                   |  B6 = 6                                   
  B7 = 2                                   |  B7 = 6                                   
  S7 = 11                                  |  S7 = 2                                   
  S6 = 11                                  |  S6 = 2                                   
  S5 = 11                                  |  S5 = 2                                   
  S4 = 11                                  |  S4 = 2                                   
  S3 = 7                                   |  S3 = 2                                   
  S2 = 7                                   |  S2 = 2                                   
  S1 = 7                                   |  S1 = 2                                   
  S0 = 8                                   |  S0 = 2                                   
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: not8:8                           |Instance: NOT8_0                           
  A0 = 11                                  |  A0 = 11                                  
  A1 = 11                                  |  A1 = 11                                  
  A2 = 11                                  |  A2 = 11                                  
  A3 = 11                                  |  A3 = 11                                  
  A4 = 7                                   |  A4 = 7                                   
  A5 = 7                                   |  A5 = 7                                   
  A6 = 7                                   |  A6 = 7                                   
  A7 = 8                                   |  A7 = 7                                   
  S0 = 2                                   |  S0 = 2                                   
  S1 = 2                                   |  S1 = 2                                   
  S2 = 2                                   |  S2 = 2                                   
  S3 = 2                                   |  S3 = 2                                   
  S4 = 2                                   |  S4 = 2                                   
  S5 = 2                                   |  S5 = 2                                   
  S6 = 2                                   |  S6 = 2                                   
  S7 = 2                                   |  S7 = 2                                   
  VSS = 188                                |  VSUBS = 189                              
  VDD = 175                                |  inv_7/VDD = 162                          
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: AND:6/nand_8_bitwise:1/nand2:8   |Instance: AND8_0//NAND8_0//NAND2_6         
  A = 9                                    |  A = 11                                   
  B = 11                                   |  B = 9                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  Y = 2                                    |  Y = 2                                    
                                           |                                           
Instance: AND:6/nand_8_bitwise:1/nand2:7   |Instance: AND8_0//NAND8_0//NAND2_1         
  A = 13                                   |  A = 11                                   
  B = 11                                   |  B = 9                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  Y = 2                                    |  Y = 2                                    
                                           |                                           
Instance: AND:6/nand_8_bitwise:1/nand2:6   |Instance: AND8_0//NAND8_0//NAND2_0         
  A = 5                                    |  A = 11                                   
  B = 11                                   |  B = 9                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  Y = 2                                    |  Y = 2                                    
                                           |                                           
Instance: AND:6/nand_8_bitwise:1/nand2:5   |Instance: AND8_0//NAND8_0//NAND2_7         
  A = 9                                    |  A = 11                                   
  B = 11                                   |  B = 9                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  Y = 2                                    |  Y = 2                                    
                                           |                                           
Instance: AND:6/nand_8_bitwise:1/nand2:1   |Instance: AND8_0//NAND8_0//NAND2_4         
  A = 6                                    |  A = 7                                    
  B = 8                                    |  B = 6                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
  Y = 2                                    |  Y = 2                                    
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: right_shifter:5                  |Instance: right_shifter_0                  
  A0 = 11                                  |  A0 = 11                                  
  A1 = 11                                  |  A1 = 11                                  
  A2 = 11                                  |  A2 = 11                                  
  A3 = 11                                  |  A3 = 11                                  
  A4 = 7                                   |  A4 = 7                                   
  A5 = 7                                   |  A5 = 7                                   
  A6 = 7                                   |  A6 = 7                                   
  A7 = 8                                   |  A7 = 7                                   
  S0 = 2                                   |  S0 = 2                                   
  S1 = 2                                   |  S1 = 2                                   
  S2 = 2                                   |  S2 = 2                                   
  S3 = 2                                   |  S3 = 2                                   
  S4 = 2                                   |  S4 = 2                                   
  S5 = 2                                   |  S5 = 2                                   
  S6 = 2                                   |  S6 = 2                                   
  S7 = 2                                   |  S7 = 2                                   
  C = 2                                    |  C = 2                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: left_shifter:4                   |Instance: left_shifter_0                   
  A0 = 11                                  |  A0 = 11                                  
  A1 = 11                                  |  A1 = 11                                  
  A2 = 11                                  |  A2 = 11                                  
  A3 = 11                                  |  A3 = 11                                  
  A4 = 7                                   |  A4 = 7                                   
  A5 = 7                                   |  A5 = 7                                   
  A6 = 7                                   |  A6 = 7                                   
  A7 = 8                                   |  A7 = 7                                   
  S0 = 2                                   |  S0 = 2                                   
  S1 = 2                                   |  S1 = 2                                   
  S2 = 2                                   |  S2 = 2                                   
  S3 = 2                                   |  S3 = 2                                   
  S4 = 2                                   |  S4 = 2                                   
  S5 = 2                                   |  S5 = 2                                   
  S6 = 2                                   |  S6 = 2                                   
  S7 = 2                                   |  S7 = 2                                   
  C = 2                                    |  C = 2                                    
  VSS = 188                                |  VSS = 189                                
  VDD = 175                                |  VDD = 162                                
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: alu                             |Circuit 2: ALU                             
-------------------------------------------|-------------------------------------------
B4                                         |B4                                         
B5                                         |B5                                         
B6                                         |B6                                         
Y1                                         |(no pin, node is mux8_7/A1)                
Y2                                         |(no pin, node is mux8_8/A1)                
Y3                                         |(no pin, node is OR8_0/S4)                 
Y4                                         |(no pin, node is mux8_6/A1)                
Y5                                         |(no pin, node is OR8_0/S7)                 
Y6                                         |(no pin, node is mux8_6/A4)                
VSS                                        |A0 **Mismatch**                            
VDD                                        |A1 **Mismatch**                            
A0                                         |A2 **Mismatch**                            
A3                                         |A3                                         
OPCODE[0]                                  |(no pin, node is mux8_8/SEL0)              
OPCODE[1]                                  |(no pin, node is mux8_8/SEL2)              
OPCODE[2]                                  |A4 **Mismatch**                            
A1                                         |A5 **Mismatch**                            
A2                                         |A7 **Mismatch**                            
A4                                         |A6 **Mismatch**                            
A5                                         |(no pin, node is /XOR8_0/XOR2_3/a_99_341#) 
A6                                         |(no pin, node is /XOR8_0/XOR2_4/a_99_341#) 
A7                                         |(no pin, node is /XOR8_0/XOR2_1/a_99_341#) 
C                                          |(no pin, node is /XOR8_0/XOR2_2/a_99_341#) 
V                                          |(no pin, node is x8bit_ADDER:8bit_ADDER_0/ 
S                                          |S                                          
Z                                          |Z                                          
Y0                                         |Y0                                         
Y7                                         |(no pin, node is mux8_6/A0)                
B7                                         |(no pin, node is mux8_8/SEL1)              
OPCODE[3]                                  |(no pin, node is 8bit_ADDER_0/K)           
B3                                         |B3                                         
B2                                         |B2                                         
B1                                         |B1                                         
B0                                         |B0                                         
(no pin, node is 8-bit_adder_subtractor:2/ |Y1                                         
(no pin, node is 8-bit_adder_subtractor:2/ |Y2                                         
(no pin, node is 8-bit_adder_subtractor:2/ |Y3                                         
(no pin, node is 8-bit_adder_subtractor:2/ |Y4                                         
(no pin, node is 8-bit_adder_subtractor:2/ |Y5                                         
(no pin, node is 8-bit_adder_subtractor:2/ |Y6                                         
(no pin, node is 8-bit_adder_subtractor:2/ |C                                          
(no pin, node is 8-bit_adder_subtractor:2/ |V                                          
(no pin, node is 8-bit_adder_subtractor:2/ |VDD                                        
(no pin, node is 8-bit_adder_subtractor:2/ |VSS                                        
(no pin, node is ADD7)                     |Y7                                         
---------------------------------------------------------------------------------------
Cell pin lists for alu and ALU altered to match.
Device classes alu and ALU are equivalent.

Final result: Top level cell failed pin matching.
