

================================================================
== Vitis HLS Report for 'VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1'
================================================================
* Date:           Tue Feb  6 21:39:12 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131075|   131075|  0.437 ms|  0.437 ms|  131075|  131075|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_50_1  |   131073|   131073|        18|         16|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 16, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln50_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln50"   --->   Operation 22 'read' 'sext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln50_cast = sext i63 %sext_ln50_read"   --->   Operation 23 'sext' 'sext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_2 = load i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 27 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln50_cast" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 28 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln50 = icmp_eq  i14 %i_2, i14 8192" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 29 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.76ns)   --->   "%add_ln50 = add i14 %i_2, i14 1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 31 'add' 'add_ln50' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc, void %for.cond34.preheader.exitStub.exitStub" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 32 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln50 = store i14 %add_ln50, i14 %i" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 33 'store' 'store_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 34 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 34 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 35 [1/1] (2.43ns)   --->   "%gmem0_addr_read_1 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 35 'read' 'gmem0_addr_read_1' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 36 [1/1] (2.43ns)   --->   "%gmem0_addr_read_2 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 36 'read' 'gmem0_addr_read_2' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 37 [1/1] (2.43ns)   --->   "%gmem0_addr_read_3 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 37 'read' 'gmem0_addr_read_3' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 38 [1/1] (2.43ns)   --->   "%gmem0_addr_read_4 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 38 'read' 'gmem0_addr_read_4' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 39 [1/1] (2.43ns)   --->   "%gmem0_addr_read_5 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 39 'read' 'gmem0_addr_read_5' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 40 [1/1] (2.43ns)   --->   "%gmem0_addr_read_6 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 40 'read' 'gmem0_addr_read_6' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 41 [1/1] (2.43ns)   --->   "%gmem0_addr_read_7 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 41 'read' 'gmem0_addr_read_7' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 42 [1/1] (2.43ns)   --->   "%gmem0_addr_read_8 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 42 'read' 'gmem0_addr_read_8' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 43 [1/1] (2.43ns)   --->   "%gmem0_addr_read_9 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 43 'read' 'gmem0_addr_read_9' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 44 [1/1] (2.43ns)   --->   "%gmem0_addr_read_10 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 44 'read' 'gmem0_addr_read_10' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 45 [1/1] (2.43ns)   --->   "%gmem0_addr_read_11 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 45 'read' 'gmem0_addr_read_11' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 46 [1/1] (2.43ns)   --->   "%gmem0_addr_read_12 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 46 'read' 'gmem0_addr_read_12' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 47 [1/1] (2.43ns)   --->   "%gmem0_addr_read_13 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 47 'read' 'gmem0_addr_read_13' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 48 [1/1] (2.43ns)   --->   "%gmem0_addr_read_14 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 48 'read' 'gmem0_addr_read_14' <Predicate = (!icmp_ln50)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 49 [1/1] (2.43ns)   --->   "%gmem0_addr_read_15 = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem0_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 49 'read' 'gmem0_addr_read_15' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 1.25>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i14 %i_2" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 50 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:51]   --->   Operation 51 'specpipeline' 'specpipeline_ln51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:52]   --->   Operation 52 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %gmem0_addr_read_15, i16 %gmem0_addr_read_14, i16 %gmem0_addr_read_13, i16 %gmem0_addr_read_12, i16 %gmem0_addr_read_11, i16 %gmem0_addr_read_10, i16 %gmem0_addr_read_9, i16 %gmem0_addr_read_8, i16 %gmem0_addr_read_7, i16 %gmem0_addr_read_6, i16 %gmem0_addr_read_5, i16 %gmem0_addr_read_4, i16 %gmem0_addr_read_3, i16 %gmem0_addr_read_2, i16 %gmem0_addr_read_1, i16 %gmem0_addr_read" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%in_buf_V_addr = getelementptr i256 %in_buf_V, i64 0, i64 %zext_ln50" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 54 'getelementptr' 'in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/1] (1.25ns)   --->   "%store_ln54 = store i256 %tmp, i13 %in_buf_V_addr" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:54]   --->   Operation 55 'store' 'store_ln54' <Predicate = true> <Delay = 1.25> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 2> <II = 1> <Delay = 1.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8192> <RAM>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.cond" [/home/ayvol/accelerator_wrapper/src/alveo_hls4ml.cpp:50]   --->   Operation 56 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 0100000000000000000]
sext_ln50_read     (read             ) [ 0000000000000000000]
sext_ln50_cast     (sext             ) [ 0000000000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000000000]
store_ln0          (store            ) [ 0000000000000000000]
br_ln0             (br               ) [ 0000000000000000000]
i_2                (load             ) [ 0111111111111111111]
gmem0_addr         (getelementptr    ) [ 0111111111111111110]
icmp_ln50          (icmp             ) [ 0111111111111111100]
empty              (speclooptripcount) [ 0000000000000000000]
add_ln50           (add              ) [ 0000000000000000000]
br_ln50            (br               ) [ 0000000000000000000]
store_ln50         (store            ) [ 0000000000000000000]
gmem0_addr_read    (read             ) [ 0111111111111111111]
gmem0_addr_read_1  (read             ) [ 0110111111111111111]
gmem0_addr_read_2  (read             ) [ 0110011111111111111]
gmem0_addr_read_3  (read             ) [ 0110001111111111111]
gmem0_addr_read_4  (read             ) [ 0110000111111111111]
gmem0_addr_read_5  (read             ) [ 0110000011111111111]
gmem0_addr_read_6  (read             ) [ 0110000001111111111]
gmem0_addr_read_7  (read             ) [ 0110000000111111111]
gmem0_addr_read_8  (read             ) [ 0110000000011111111]
gmem0_addr_read_9  (read             ) [ 0110000000001111111]
gmem0_addr_read_10 (read             ) [ 0110000000000111111]
gmem0_addr_read_11 (read             ) [ 0110000000000011111]
gmem0_addr_read_12 (read             ) [ 0110000000000001111]
gmem0_addr_read_13 (read             ) [ 0110000000000000111]
gmem0_addr_read_14 (read             ) [ 0110000000000000011]
gmem0_addr_read_15 (read             ) [ 0010000000000000001]
zext_ln50          (zext             ) [ 0000000000000000000]
specpipeline_ln51  (specpipeline     ) [ 0000000000000000000]
specloopname_ln52  (specloopname     ) [ 0000000000000000000]
tmp                (bitconcatenate   ) [ 0000000000000000000]
in_buf_V_addr      (getelementptr    ) [ 0000000000000000000]
store_ln54         (store            ) [ 0000000000000000000]
br_ln50            (br               ) [ 0000000000000000000]
ret_ln0            (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln50">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_buf_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln50_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="63" slack="0"/>
<pin id="56" dir="0" index="1" bw="63" slack="0"/>
<pin id="57" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln50_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="1"/>
<pin id="63" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem0_addr_read/2 gmem0_addr_read_1/3 gmem0_addr_read_2/4 gmem0_addr_read_3/5 gmem0_addr_read_4/6 gmem0_addr_read_5/7 gmem0_addr_read_6/8 gmem0_addr_read_7/9 gmem0_addr_read_8/10 gmem0_addr_read_9/11 gmem0_addr_read_10/12 gmem0_addr_read_11/13 gmem0_addr_read_12/14 gmem0_addr_read_13/15 gmem0_addr_read_14/16 gmem0_addr_read_15/17 "/>
</bind>
</comp>

<comp id="65" class="1004" name="in_buf_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="256" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="14" slack="0"/>
<pin id="69" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_buf_V_addr/18 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln54_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="13" slack="0"/>
<pin id="74" dir="0" index="1" bw="256" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/18 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln50_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="63" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="14" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_2_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="14" slack="0"/>
<pin id="89" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem0_addr_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="63" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln50_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln50_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln50_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="14" slack="0"/>
<pin id="110" dir="0" index="1" bw="14" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln50_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="14" slack="17"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/18 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="256" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="1"/>
<pin id="120" dir="0" index="2" bw="16" slack="2"/>
<pin id="121" dir="0" index="3" bw="16" slack="3"/>
<pin id="122" dir="0" index="4" bw="16" slack="4"/>
<pin id="123" dir="0" index="5" bw="16" slack="5"/>
<pin id="124" dir="0" index="6" bw="16" slack="6"/>
<pin id="125" dir="0" index="7" bw="16" slack="7"/>
<pin id="126" dir="0" index="8" bw="16" slack="8"/>
<pin id="127" dir="0" index="9" bw="16" slack="9"/>
<pin id="128" dir="0" index="10" bw="16" slack="10"/>
<pin id="129" dir="0" index="11" bw="16" slack="11"/>
<pin id="130" dir="0" index="12" bw="16" slack="12"/>
<pin id="131" dir="0" index="13" bw="16" slack="13"/>
<pin id="132" dir="0" index="14" bw="16" slack="14"/>
<pin id="133" dir="0" index="15" bw="16" slack="15"/>
<pin id="134" dir="0" index="16" bw="16" slack="16"/>
<pin id="135" dir="1" index="17" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="145" class="1005" name="i_2_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="17"/>
<pin id="147" dir="1" index="1" bw="14" slack="17"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="gmem0_addr_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="155" class="1005" name="icmp_ln50_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="159" class="1005" name="gmem0_addr_read_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="16"/>
<pin id="161" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="gmem0_addr_read "/>
</bind>
</comp>

<comp id="164" class="1005" name="gmem0_addr_read_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="15"/>
<pin id="166" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_1 "/>
</bind>
</comp>

<comp id="169" class="1005" name="gmem0_addr_read_2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="14"/>
<pin id="171" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="gmem0_addr_read_3_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="13"/>
<pin id="176" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="gmem0_addr_read_4_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="12"/>
<pin id="181" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="gmem0_addr_read_5_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="11"/>
<pin id="186" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="gmem0_addr_read_6_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="10"/>
<pin id="191" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_6 "/>
</bind>
</comp>

<comp id="194" class="1005" name="gmem0_addr_read_7_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="9"/>
<pin id="196" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_7 "/>
</bind>
</comp>

<comp id="199" class="1005" name="gmem0_addr_read_8_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="8"/>
<pin id="201" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_8 "/>
</bind>
</comp>

<comp id="204" class="1005" name="gmem0_addr_read_9_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="7"/>
<pin id="206" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="gmem0_addr_read_10_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="6"/>
<pin id="211" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_10 "/>
</bind>
</comp>

<comp id="214" class="1005" name="gmem0_addr_read_11_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="5"/>
<pin id="216" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_11 "/>
</bind>
</comp>

<comp id="219" class="1005" name="gmem0_addr_read_12_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="4"/>
<pin id="221" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_12 "/>
</bind>
</comp>

<comp id="224" class="1005" name="gmem0_addr_read_13_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="3"/>
<pin id="226" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_13 "/>
</bind>
</comp>

<comp id="229" class="1005" name="gmem0_addr_read_14_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2"/>
<pin id="231" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_14 "/>
</bind>
</comp>

<comp id="234" class="1005" name="gmem0_addr_read_15_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr_read_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="54" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="78" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="102" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="137"><net_src comp="117" pin="17"/><net_sink comp="72" pin=1"/></net>

<net id="141"><net_src comp="50" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="144"><net_src comp="138" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="148"><net_src comp="87" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="153"><net_src comp="90" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="158"><net_src comp="96" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="60" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="117" pin=16"/></net>

<net id="167"><net_src comp="60" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="117" pin=15"/></net>

<net id="172"><net_src comp="60" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="117" pin=14"/></net>

<net id="177"><net_src comp="60" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="117" pin=13"/></net>

<net id="182"><net_src comp="60" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="117" pin=12"/></net>

<net id="187"><net_src comp="60" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="117" pin=11"/></net>

<net id="192"><net_src comp="60" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="117" pin=10"/></net>

<net id="197"><net_src comp="60" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="117" pin=9"/></net>

<net id="202"><net_src comp="60" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="117" pin=8"/></net>

<net id="207"><net_src comp="60" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="117" pin=7"/></net>

<net id="212"><net_src comp="60" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="117" pin=6"/></net>

<net id="217"><net_src comp="60" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="117" pin=5"/></net>

<net id="222"><net_src comp="60" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="227"><net_src comp="60" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="117" pin=3"/></net>

<net id="232"><net_src comp="60" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="237"><net_src comp="60" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="117" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_buf_V | {18 }
 - Input state : 
	Port: VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1 : gmem0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: VITIS_LOOP_50_1_proc_Pipeline_VITIS_LOOP_50_1 : sext_ln50 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		gmem0_addr : 1
		icmp_ln50 : 2
		add_ln50 : 2
		br_ln50 : 3
		store_ln50 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		in_buf_V_addr : 1
		store_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln50_fu_102      |    0    |    21   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln50_fu_96      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln50_read_read_fu_54 |    0    |    0    |
|          |       grp_read_fu_60      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln50_cast_fu_78   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln50_fu_113     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|         tmp_fu_117        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    33   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|gmem0_addr_read_10_reg_209|   16   |
|gmem0_addr_read_11_reg_214|   16   |
|gmem0_addr_read_12_reg_219|   16   |
|gmem0_addr_read_13_reg_224|   16   |
|gmem0_addr_read_14_reg_229|   16   |
|gmem0_addr_read_15_reg_234|   16   |
| gmem0_addr_read_1_reg_164|   16   |
| gmem0_addr_read_2_reg_169|   16   |
| gmem0_addr_read_3_reg_174|   16   |
| gmem0_addr_read_4_reg_179|   16   |
| gmem0_addr_read_5_reg_184|   16   |
| gmem0_addr_read_6_reg_189|   16   |
| gmem0_addr_read_7_reg_194|   16   |
| gmem0_addr_read_8_reg_199|   16   |
| gmem0_addr_read_9_reg_204|   16   |
|  gmem0_addr_read_reg_159 |   16   |
|    gmem0_addr_reg_150    |   16   |
|        i_2_reg_145       |   14   |
|         i_reg_138        |   14   |
|     icmp_ln50_reg_155    |    1   |
+--------------------------+--------+
|           Total          |   301  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   33   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   301  |    -   |
+-----------+--------+--------+
|   Total   |   301  |   33   |
+-----------+--------+--------+
