<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GITS_TYPER</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GITS_TYPER, ITS Type Register</h1><p>The GITS_TYPER characteristics are:</p><h2>Purpose</h2>
          <p>Specifies the features that an ITS supports.</p>
        <p>This 
        register
       is part of the GIC ITS registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RO</td><td>RO</td><td>RO</td></tr></table><h2>Configuration</h2><p></p><p>There are no configuration notes.</p><h2>Attributes</h2>
          <p>GITS_TYPER is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The GITS_TYPER bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#VMOVP">VMOVP</a></td><td class="lr" colspan="1"><a href="#CIL">CIL</a></td><td class="lr" colspan="4"><a href="#CIDbits">CIDbits</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#HCC">HCC</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#PTA">PTA</a></td><td class="lr" colspan="1"><a href="#SEIS">SEIS</a></td><td class="lr" colspan="5"><a href="#Devbits">Devbits</a></td><td class="lr" colspan="5"><a href="#ID_bits">ID_bits</a></td><td class="lr" colspan="4"><a href="#ITT_entry_size">ITT_entry_size</a></td><td class="lr" colspan="1"><a href="#IMPLEMENTATIONDEFINED">IMPLEMENTATION DEFINED</a></td><td class="lr" colspan="1"><a href="#CCT">CCT</a></td><td class="lr" colspan="1"><a href="#Virtual">Virtual</a></td><td class="lr" colspan="1"><a href="#Physical">Physical</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bits [63:38]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="VMOVP">VMOVP, bit [37]
              </h4>
              <p>Indicates the form of the VMOVP command.</p>
            <table class="valuetable"><tr><th>VMOVP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>When moving a vPE, software must issue a VMOVP on all ITSs that have mappings for that vPE. The ITSList and Sequence Number fields in the VMOVP command must ensure synchronization,  otherwise behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>When moving a vPE, software must only issue a VMOVP on one of the ITSs that has a mapping for that vPE. The ITSList and Sequence Number fields in the VMOVP command are <span class="arm-defined-word">RES0</span>.</p>
                </td></tr></table><h4 id="CIL">CIL, bit [36]
              </h4>
              <p>Collection ID Limit.</p>
            <table class="valuetable"><tr><th>CIL</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>ITS supports 16-bit Collection ID, <a href="ext-gits_typer.html">GITS_TYPER</a>.CIDbits is <span class="arm-defined-word">RES0</span>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="ext-gits_typer.html">GITS_TYPER</a>.CIDbits indicates supported Collection ID size</p>
                </td></tr></table>
              <p>In implementations that do not support Collections in external memory, this bit is <span class="arm-defined-word">RES0</span> and the number of Collections supported is reported by <a href="ext-gits_typer.html">GITS_TYPER</a>.HCC.</p>
            <h4 id="CIDbits">CIDbits, bits [35:32]
                  </h4>
              <p>Number of Collection ID bits.</p>
            
              <ul>
                <li>
                  The number of bits of Collection ID - 1.
                </li>
                <li>
                  When <a href="ext-gits_typer.html">GITS_TYPER</a>.CIL==0, this field is <span class="arm-defined-word">RES0</span>.
                </li>
              </ul>
            <h4 id="HCC">HCC, bits [31:24]
                  </h4>
              <p>Hardware Collection Count. The number of interrupt collections supported by the ITS without provisioning of external memory.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Collections held in hardware are unmapped at reset.</p>
              </div>
            <h4 id="0">
                Bits [23:20]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PTA">PTA, bit [19]
              </h4>
              <p>Physical Target Addresses. Indicates the format of the target address:</p>
            <table class="valuetable"><tr><th>PTA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The target address corresponds to the PE number specified by <a href="ext-gicr_typer.html">GICR_TYPER</a>.Processor_Number.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The target address corresponds to the base physical address of the required Redistributor.</p>
                </td></tr></table>
              <p>See <span class="xref">Target addresses</span> for more information.</p>
            <h4 id="SEIS">SEIS, bit [18]
              </h4>
              <p>SEI support. Indicates whether the virtual CPU interface supports generation of SEIs:</p>
            <table class="valuetable"><tr><th>SEIS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The ITS does not support local generation of SEIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The ITS supports local generation of SEIs.</p>
                </td></tr></table><h4 id="Devbits">Devbits, bits [17:13]
                  </h4>
              <p>The number of DeviceID bits implemented, minus one.</p>
            <h4 id="ID_bits">ID_bits, bits [12:8]
                  </h4>
              <p>The number of EventID bits implemented, minus one.</p>
            <h4 id="ITT_entry_size">ITT_entry_size, bits [7:4]
                  </h4>
              <p>Read-only. Indicates the number of bytes per translation table entry, minus one.</p>
            
              <p>See <span class="xref">the ITS command 'MAPD'</span> for more information.</p>
            <h4 id="IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bit [3]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="CCT">CCT, bit [2]
              </h4>
              <p>Cumulative Collection Tables.</p>
            <table class="valuetable"><tr><th>CCT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The total number of supported collections is determined by the number of collections held in memory only.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The total number of supported collections is determined by number of collections that are held in memory and the number indicated by GITS_TYPER.HCC.</p>
                </td></tr></table>
              <p>If GITS_TYPER.HCC==0, or if memory backed collections are not supported (all <a href="ext-gits_basern.html">GITS_BASER&lt;n&gt;</a>.Type != 100), this bit is <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Virtual">Virtual, bit [1]
              </h4>
              <p>Indicates whether the ITS supports virtual LPIs and direct injection of virtual LPIs:</p>
            <table class="valuetable"><tr><th>Virtual</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The ITS does not support virtual LPIs or direct injection of virtual LPIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The ITS supports virtual LPIs and direct injection of virtual LPIs.</p>
                </td></tr></table>
              <p>This field is <span class="arm-defined-word">RES0</span> in GICv3 implementations.</p>
            <h4 id="Physical">Physical, bit [0]
              </h4>
              <p>Indicates whether the ITS supports physical LPIs:</p>
            <table class="valuetable"><tr><th>Physical</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The ITS does not support physical LPIs.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The ITS supports physical LPIs.</p>
                </td></tr></table>
              <p>This field is <span class="arm-defined-word">RES1</span>, indicating that the ITS supports physical LPIs.</p>
            <h2>Accessing the GITS_TYPER</h2><p>GITS_TYPER can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC ITS control</td><td><span class="hexnumber">0x0008</span>-<span class="hexnumber">0x000C</span></td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
