/* Generated by Yosys 0.12+45 (git sha1 cfe940a98, gcc 9.2.1 -fPIC -Os) */

module adc_edge_detect_circuit(start_conv, ena_in, ena_out);
  wire _0_;
  input ena_in;
  output ena_out;
  wire net_1;
  wire net_2;
  input start_conv;
  sky130_fd_sc_hd__and2b_2 _1_ (
    .A_N(net_2),
    .B(start_conv),
    .X(_0_)
  );
  sky130_fd_sc_hd__buf_1 _2_ (
    .A(_0_),
    .X(ena_out)
  );
  sky130_mm_sc_hd_dly5ns delay_macrocell_0 (
    .in(ena_in),
    .out(net_1)
  );
  sky130_mm_sc_hd_dly5ns delay_macrocell_1 (
    .in(net_1),
    .out(net_2)
  );
endmodule
