// Seed: 3558053038
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  inout wire id_1;
  wire id_4[1 : -1], id_5;
  parameter id_6 = 1;
  assign module_2.id_2 = 0;
endmodule
program module_1 #(
    parameter id_0 = 32'd43
) (
    input uwire _id_0
    , id_3,
    input wand  id_1
);
  assign id_3 = ((1'h0 ^ ~{1'b0} - id_1));
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  wire [id_0 : -1] id_4;
endprogram
module module_2 #(
    parameter id_10 = 32'd72,
    parameter id_14 = 32'd25,
    parameter id_2  = 32'd29,
    parameter id_3  = 32'd88,
    parameter id_4  = 32'd72,
    parameter id_5  = 32'd43
) (
    id_1#(
        ._id_2(""),
        ._id_3(_id_4),
        ._id_5(-1'd0),
        .id_6 ({-1 * id_7})
    ),
    id_8[id_5?id_4 : id_10.id_2 : SystemTFIdentifier("")],
    id_9,
    _id_10[-1 : (id_4)-id_3.id_14],
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire _id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input logic [7:0] _id_10;
  inout wire id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire _id_5;
  output wire _id_4;
  input wire _id_3;
  module_0 modCall_1 (
      id_6,
      id_19,
      id_20
  );
  input wire _id_2;
  output wire id_1;
  always id_17[-1'd0 : 1]["" : 1<->1-1] = -1;
endmodule
