<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\impl\gwsynthesis\tangnano9k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\tangnano9k_brushless_driver\sample\tangnano9k_brushless\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 05 19:47:34 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>479</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>298</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>5</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>17</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>processCounter_3_s0/Q </td>
</tr>
<tr>
<td>n688_16</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>n688_s9/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>118.958(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>50.000(MHz)</td>
<td>84.826(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>processCounter[3]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;">46.558(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n688_16!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Setup</td>
<td>-4.587</td>
<td>5</td>
</tr>
<tr>
<td>processCounter[3]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n688_16</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n688_16</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.479</td>
<td>display7seg_9_s1/Q</td>
<td>anode_2_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>21.079</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.228</td>
<td>display7seg_7_s1/Q</td>
<td>anode_6_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.828</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.759</td>
<td>display7seg_7_s1/Q</td>
<td>anode_4_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.359</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.649</td>
<td>display7seg_9_s1/Q</td>
<td>anode_3_s1/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.249</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.472</td>
<td>display7seg_7_s1/Q</td>
<td>anode_5_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>20.072</td>
</tr>
<tr>
<td>6</td>
<td>0.050</td>
<td>display7seg_7_s1/Q</td>
<td>anode_7_s3/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.906</td>
</tr>
<tr>
<td>7</td>
<td>0.390</td>
<td>display7seg_7_s1/Q</td>
<td>anode_1_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.567</td>
</tr>
<tr>
<td>8</td>
<td>0.570</td>
<td>display7seg_9_s1/Q</td>
<td>anode_7_s3/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.030</td>
</tr>
<tr>
<td>9</td>
<td>0.693</td>
<td>display7seg_7_s1/Q</td>
<td>anode_1_s2/D</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>18.907</td>
</tr>
<tr>
<td>10</td>
<td>1.263</td>
<td>display7seg_9_s1/Q</td>
<td>anode_5_s2/RESET</td>
<td>processCounter[3]:[R]</td>
<td>processCounter[3]:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>18.694</td>
</tr>
<tr>
<td>11</td>
<td>3.484</td>
<td>n152_s0/I0</td>
<td>dutyPara_0_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.318</td>
<td>9.761</td>
</tr>
<tr>
<td>12</td>
<td>3.484</td>
<td>n152_s0/I0</td>
<td>dutyPara_1_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.318</td>
<td>9.761</td>
</tr>
<tr>
<td>13</td>
<td>3.484</td>
<td>n152_s0/I0</td>
<td>dutyPara_2_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.318</td>
<td>9.761</td>
</tr>
<tr>
<td>14</td>
<td>4.262</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n688_16:[F]</td>
<td>10.000</td>
<td>1.600</td>
<td>3.708</td>
</tr>
<tr>
<td>15</td>
<td>4.262</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n688_16:[F]</td>
<td>10.000</td>
<td>1.600</td>
<td>3.708</td>
</tr>
<tr>
<td>16</td>
<td>4.376</td>
<td>n152_s0/I0</td>
<td>oldHS_0_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.303</td>
<td>8.854</td>
</tr>
<tr>
<td>17</td>
<td>4.433</td>
<td>rotateState_1_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n688_16:[F]</td>
<td>10.000</td>
<td>1.600</td>
<td>3.536</td>
</tr>
<tr>
<td>18</td>
<td>4.796</td>
<td>n152_s0/I0</td>
<td>oldHS_1_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.311</td>
<td>8.441</td>
</tr>
<tr>
<td>19</td>
<td>4.796</td>
<td>n152_s0/I0</td>
<td>oldHS_2_s0/CE</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.311</td>
<td>8.441</td>
</tr>
<tr>
<td>20</td>
<td>5.623</td>
<td>n485_s1/I2</td>
<td>accel_2_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.303</td>
<td>7.607</td>
</tr>
<tr>
<td>21</td>
<td>5.636</td>
<td>rotateState_1_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n688_16:[F]</td>
<td>10.000</td>
<td>1.600</td>
<td>2.334</td>
</tr>
<tr>
<td>22</td>
<td>5.636</td>
<td>rotateState_1_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n688_16:[F]</td>
<td>10.000</td>
<td>1.600</td>
<td>2.334</td>
</tr>
<tr>
<td>23</td>
<td>5.636</td>
<td>rotateState_1_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n688_16:[F]</td>
<td>10.000</td>
<td>1.600</td>
<td>2.334</td>
</tr>
<tr>
<td>24</td>
<td>5.965</td>
<td>n485_s1/I2</td>
<td>accel_4_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.311</td>
<td>7.273</td>
</tr>
<tr>
<td>25</td>
<td>5.972</td>
<td>n485_s1/I2</td>
<td>accel_1_s0/RESET</td>
<td>processCounter[3]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-3.318</td>
<td>7.273</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.968</td>
<td>n65_s/I1</td>
<td>processCounter_3_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>0.396</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.634</td>
<td>n65_s/I1</td>
<td>processCounter_4_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>0.730</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.603</td>
<td>n65_s/I1</td>
<td>processCounter_5_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.572</td>
<td>n65_s/I1</td>
<td>processCounter_6_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>0.792</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.535</td>
<td>n65_s/I1</td>
<td>processCounter_7_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>0.823</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.504</td>
<td>n65_s/I1</td>
<td>processCounter_8_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>0.854</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.473</td>
<td>n65_s/I1</td>
<td>processCounter_9_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>0.885</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.442</td>
<td>n65_s/I1</td>
<td>processCounter_10_s0/D</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>0.916</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.071</td>
<td>n485_s1/I2</td>
<td>accel_1_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.309</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.064</td>
<td>n1314_s0/I0</td>
<td>recieveADC_0_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.322</td>
<td>2.304</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.064</td>
<td>n1304_s1/I2</td>
<td>recieveADC_5_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>2.310</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.064</td>
<td>n1298_s0/I0</td>
<td>recieveADC_8_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>2.310</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.035</td>
<td>n485_s1/I2</td>
<td>accel_3_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.345</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.035</td>
<td>n485_s1/I2</td>
<td>accel_5_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.345</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.035</td>
<td>n485_s1/I2</td>
<td>accel_6_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.345</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.035</td>
<td>n485_s1/I2</td>
<td>accel_7_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.345</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-0.030</td>
<td>n485_s1/I2</td>
<td>accel_2_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.322</td>
<td>2.337</td>
</tr>
<tr>
<td>18</td>
<td>0.024</td>
<td>n1312_s1/I1</td>
<td>recieveADC_1_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.404</td>
</tr>
<tr>
<td>19</td>
<td>0.264</td>
<td>n1296_s0/I1</td>
<td>recieveADC_9_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.335</td>
<td>2.644</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>n485_s1/I2</td>
<td>accel_4_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>2.652</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>n485_s1/I2</td>
<td>accel_8_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>2.652</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>n485_s1/I2</td>
<td>accel_9_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>2.652</td>
</tr>
<tr>
<td>23</td>
<td>0.326</td>
<td>n1300_s1/I1</td>
<td>recieveADC_7_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.322</td>
<td>2.694</td>
</tr>
<tr>
<td>24</td>
<td>0.659</td>
<td>n1306_s1/I0</td>
<td>recieveADC_3_s0/CE</td>
<td>processCounter[3]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-2.329</td>
<td>3.033</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>forcedRotationCounter_0_s2/Q</td>
<td>forcedRotationCounter_0_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>disp_state_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>accel_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>6.805</td>
<td>8.055</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>display7seg_9_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">display7seg_9_s1/Q</td>
</tr>
<tr>
<td>3.372</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n625_s57/I2</td>
</tr>
<tr>
<td>4.433</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n625_s57/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>n625_s97/I2</td>
</tr>
<tr>
<td>5.680</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">n625_s97/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>n625_s70/I0</td>
</tr>
<tr>
<td>7.137</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">n625_s70/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>n625_s44/I3</td>
</tr>
<tr>
<td>8.755</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">n625_s44/F</td>
</tr>
<tr>
<td>9.183</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n625_s80/I2</td>
</tr>
<tr>
<td>10.209</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n625_s80/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>n625_s49/I3</td>
</tr>
<tr>
<td>11.662</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">n625_s49/F</td>
</tr>
<tr>
<td>12.957</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>n626_s33/I2</td>
</tr>
<tr>
<td>13.989</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n626_s33/F</td>
</tr>
<tr>
<td>13.994</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>n626_s25/I3</td>
</tr>
<tr>
<td>15.020</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n626_s25/F</td>
</tr>
<tr>
<td>15.439</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>n626_s23/I0</td>
</tr>
<tr>
<td>16.538</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n626_s23/F</td>
</tr>
<tr>
<td>18.024</td>
<td>1.486</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td>n630_s22/I0</td>
</tr>
<tr>
<td>19.123</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[3][B]</td>
<td style=" background: #97FFFF;">n630_s22/F</td>
</tr>
<tr>
<td>22.524</td>
<td>3.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">anode_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>anode_2_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>anode_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.625, 45.662%; route: 10.995, 52.164%; tC2Q: 0.458, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>display7seg_7_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">display7seg_7_s1/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n625_s58/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n625_s58/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n625_s109/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n625_s109/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>n625_s90/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n625_s90/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n625_s67/I3</td>
</tr>
<tr>
<td>8.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n625_s67/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>n625_s41/I2</td>
</tr>
<tr>
<td>10.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">n625_s41/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n625_s55/I3</td>
</tr>
<tr>
<td>12.274</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n625_s55/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>n625_s32/I2</td>
</tr>
<tr>
<td>13.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n625_s32/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>n626_s29/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n626_s29/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n626_s24/I2</td>
</tr>
<tr>
<td>17.766</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n626_s24/F</td>
</tr>
<tr>
<td>18.592</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td>n626_s22/I2</td>
</tr>
<tr>
<td>19.691</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C16[3][B]</td>
<td style=" background: #97FFFF;">n626_s22/F</td>
</tr>
<tr>
<td>22.273</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB23[A]</td>
<td style=" font-weight:bold;">anode_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB23[A]</td>
<td>anode_6_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB23[A]</td>
<td>anode_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.838, 47.235%; route: 10.532, 50.565%; tC2Q: 0.458, 2.201%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>display7seg_7_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">display7seg_7_s1/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n625_s58/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n625_s58/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n625_s109/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n625_s109/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>n625_s90/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n625_s90/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n625_s67/I3</td>
</tr>
<tr>
<td>8.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n625_s67/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>n625_s41/I2</td>
</tr>
<tr>
<td>10.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">n625_s41/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n625_s55/I3</td>
</tr>
<tr>
<td>12.274</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n625_s55/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>n625_s32/I2</td>
</tr>
<tr>
<td>13.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n625_s32/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>n626_s29/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n626_s29/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n626_s24/I2</td>
</tr>
<tr>
<td>17.766</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n626_s24/F</td>
</tr>
<tr>
<td>18.597</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td>n628_s22/I2</td>
</tr>
<tr>
<td>19.223</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C15[2][B]</td>
<td style=" background: #97FFFF;">n628_s22/F</td>
</tr>
<tr>
<td>21.804</td>
<td>2.581</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[B]</td>
<td style=" font-weight:bold;">anode_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[B]</td>
<td>anode_4_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[B]</td>
<td>anode_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.365, 45.998%; route: 10.536, 51.750%; tC2Q: 0.458, 2.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>display7seg_9_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">display7seg_9_s1/Q</td>
</tr>
<tr>
<td>3.372</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n625_s57/I2</td>
</tr>
<tr>
<td>4.433</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n625_s57/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>n625_s97/I2</td>
</tr>
<tr>
<td>5.680</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">n625_s97/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>n625_s70/I0</td>
</tr>
<tr>
<td>7.137</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">n625_s70/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>n625_s44/I3</td>
</tr>
<tr>
<td>8.755</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">n625_s44/F</td>
</tr>
<tr>
<td>9.183</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n625_s80/I2</td>
</tr>
<tr>
<td>10.209</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n625_s80/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>n625_s49/I3</td>
</tr>
<tr>
<td>11.662</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">n625_s49/F</td>
</tr>
<tr>
<td>12.957</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>n626_s33/I2</td>
</tr>
<tr>
<td>13.989</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n626_s33/F</td>
</tr>
<tr>
<td>13.994</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>n626_s25/I3</td>
</tr>
<tr>
<td>15.020</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n626_s25/F</td>
</tr>
<tr>
<td>15.439</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>n626_s23/I0</td>
</tr>
<tr>
<td>16.538</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n626_s23/F</td>
</tr>
<tr>
<td>17.843</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td>n629_s22/I1</td>
</tr>
<tr>
<td>18.942</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][B]</td>
<td style=" background: #97FFFF;">n629_s22/F</td>
</tr>
<tr>
<td>21.694</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">anode_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB8[A]</td>
<td>anode_3_s1/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>anode_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.625, 47.534%; route: 10.165, 50.203%; tC2Q: 0.458, 2.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>display7seg_7_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">display7seg_7_s1/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n625_s58/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n625_s58/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n625_s109/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n625_s109/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>n625_s90/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n625_s90/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n625_s67/I3</td>
</tr>
<tr>
<td>8.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n625_s67/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>n625_s41/I2</td>
</tr>
<tr>
<td>10.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">n625_s41/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n625_s55/I3</td>
</tr>
<tr>
<td>12.274</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n625_s55/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>n625_s32/I2</td>
</tr>
<tr>
<td>13.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n625_s32/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>n626_s29/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n626_s29/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n626_s24/I2</td>
</tr>
<tr>
<td>17.766</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n626_s24/F</td>
</tr>
<tr>
<td>18.592</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td>n627_s20/I0</td>
</tr>
<tr>
<td>19.414</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C13[3][A]</td>
<td style=" background: #97FFFF;">n627_s20/F</td>
</tr>
<tr>
<td>21.517</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">anode_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.561, 47.634%; route: 10.053, 50.083%; tC2Q: 0.458, 2.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>display7seg_7_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">display7seg_7_s1/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n625_s58/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n625_s58/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n625_s109/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n625_s109/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>n625_s90/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n625_s90/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n625_s67/I3</td>
</tr>
<tr>
<td>8.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n625_s67/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>n625_s41/I2</td>
</tr>
<tr>
<td>10.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">n625_s41/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n625_s55/I3</td>
</tr>
<tr>
<td>12.274</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n625_s55/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>n625_s32/I2</td>
</tr>
<tr>
<td>13.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n625_s32/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>n626_s29/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n626_s29/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n626_s24/I2</td>
</tr>
<tr>
<td>17.766</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n626_s24/F</td>
</tr>
<tr>
<td>18.278</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td>anode_7_s5/I0</td>
</tr>
<tr>
<td>18.903</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C16[0][B]</td>
<td style=" background: #97FFFF;">anode_7_s5/F</td>
</tr>
<tr>
<td>21.351</td>
<td>2.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">anode_7_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.364, 47.041%; route: 10.084, 50.657%; tC2Q: 0.458, 2.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>display7seg_7_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">display7seg_7_s1/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n625_s58/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n625_s58/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n625_s109/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n625_s109/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>n625_s90/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n625_s90/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n625_s67/I3</td>
</tr>
<tr>
<td>8.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n625_s67/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>n625_s41/I2</td>
</tr>
<tr>
<td>10.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">n625_s41/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n625_s55/I3</td>
</tr>
<tr>
<td>12.274</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n625_s55/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>n625_s32/I2</td>
</tr>
<tr>
<td>13.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n625_s32/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>n626_s29/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n626_s29/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n626_s24/I2</td>
</tr>
<tr>
<td>17.766</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n626_s24/F</td>
</tr>
<tr>
<td>18.592</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td>anode_1_s4/I1</td>
</tr>
<tr>
<td>19.394</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C14[3][A]</td>
<td style=" background: #97FFFF;">anode_1_s4/F</td>
</tr>
<tr>
<td>21.012</td>
<td>1.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">anode_1_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.541, 48.761%; route: 9.567, 48.896%; tC2Q: 0.458, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>display7seg_9_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">display7seg_9_s1/Q</td>
</tr>
<tr>
<td>3.372</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n625_s57/I2</td>
</tr>
<tr>
<td>4.433</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n625_s57/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>n625_s97/I2</td>
</tr>
<tr>
<td>5.680</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">n625_s97/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>n625_s70/I0</td>
</tr>
<tr>
<td>7.137</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">n625_s70/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>n625_s44/I3</td>
</tr>
<tr>
<td>8.755</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">n625_s44/F</td>
</tr>
<tr>
<td>9.183</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n625_s80/I2</td>
</tr>
<tr>
<td>10.209</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n625_s80/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>n625_s49/I3</td>
</tr>
<tr>
<td>11.662</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">n625_s49/F</td>
</tr>
<tr>
<td>12.813</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][A]</td>
<td>n625_s30/I2</td>
</tr>
<tr>
<td>13.845</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C21[3][A]</td>
<td style=" background: #97FFFF;">n625_s30/F</td>
</tr>
<tr>
<td>15.310</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[3][A]</td>
<td>n625_s23/I0</td>
</tr>
<tr>
<td>16.336</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C15[3][A]</td>
<td style=" background: #97FFFF;">n625_s23/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[1][A]</td>
<td>n625_s20/I2</td>
</tr>
<tr>
<td>17.383</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C15[1][A]</td>
<td style=" background: #97FFFF;">n625_s20/F</td>
</tr>
<tr>
<td>20.475</td>
<td>3.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[A]</td>
<td style=" font-weight:bold;">anode_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[A]</td>
<td>anode_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.053, 42.318%; route: 10.518, 55.273%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.045</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>display7seg_7_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">display7seg_7_s1/Q</td>
</tr>
<tr>
<td>3.236</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][B]</td>
<td>n625_s58/I3</td>
</tr>
<tr>
<td>4.268</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][B]</td>
<td style=" background: #97FFFF;">n625_s58/F</td>
</tr>
<tr>
<td>5.089</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td>n625_s109/I2</td>
</tr>
<tr>
<td>5.715</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C18[1][B]</td>
<td style=" background: #97FFFF;">n625_s109/F</td>
</tr>
<tr>
<td>5.720</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C18[0][B]</td>
<td>n625_s90/I0</td>
</tr>
<tr>
<td>6.819</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C18[0][B]</td>
<td style=" background: #97FFFF;">n625_s90/F</td>
</tr>
<tr>
<td>7.646</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>n625_s67/I3</td>
</tr>
<tr>
<td>8.745</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">n625_s67/F</td>
</tr>
<tr>
<td>9.576</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[2][B]</td>
<td>n625_s41/I2</td>
</tr>
<tr>
<td>10.398</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C18[2][B]</td>
<td style=" background: #97FFFF;">n625_s41/F</td>
</tr>
<tr>
<td>11.213</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>n625_s55/I3</td>
</tr>
<tr>
<td>12.274</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">n625_s55/F</td>
</tr>
<tr>
<td>12.707</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>n625_s32/I2</td>
</tr>
<tr>
<td>13.806</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n625_s32/F</td>
</tr>
<tr>
<td>15.444</td>
<td>1.638</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C14[2][A]</td>
<td>n626_s29/I0</td>
</tr>
<tr>
<td>16.246</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C14[2][A]</td>
<td style=" background: #97FFFF;">n626_s29/F</td>
</tr>
<tr>
<td>16.667</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[1][A]</td>
<td>n626_s24/I2</td>
</tr>
<tr>
<td>17.766</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R15C14[1][A]</td>
<td style=" background: #97FFFF;">n626_s24/F</td>
</tr>
<tr>
<td>17.794</td>
<td>0.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>n631_s21/I3</td>
</tr>
<tr>
<td>18.420</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">n631_s21/F</td>
</tr>
<tr>
<td>20.352</td>
<td>1.932</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB13[A]</td>
<td style=" font-weight:bold;">anode_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2/CLK</td>
</tr>
<tr>
<td>21.045</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB13[A]</td>
<td>anode_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.365, 49.532%; route: 9.084, 48.044%; tC2Q: 0.458, 2.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>display7seg_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>anode_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>display7seg_9_s1/CLK</td>
</tr>
<tr>
<td>1.903</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">display7seg_9_s1/Q</td>
</tr>
<tr>
<td>3.372</td>
<td>1.468</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>n625_s57/I2</td>
</tr>
<tr>
<td>4.433</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">n625_s57/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[2][B]</td>
<td>n625_s97/I2</td>
</tr>
<tr>
<td>5.680</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C17[2][B]</td>
<td style=" background: #97FFFF;">n625_s97/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[0][A]</td>
<td>n625_s70/I0</td>
</tr>
<tr>
<td>7.137</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C18[0][A]</td>
<td style=" background: #97FFFF;">n625_s70/F</td>
</tr>
<tr>
<td>7.953</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[3][B]</td>
<td>n625_s44/I3</td>
</tr>
<tr>
<td>8.755</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C17[3][B]</td>
<td style=" background: #97FFFF;">n625_s44/F</td>
</tr>
<tr>
<td>9.183</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C17[3][A]</td>
<td>n625_s80/I2</td>
</tr>
<tr>
<td>10.209</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C17[3][A]</td>
<td style=" background: #97FFFF;">n625_s80/F</td>
</tr>
<tr>
<td>10.630</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[0][B]</td>
<td>n625_s49/I3</td>
</tr>
<tr>
<td>11.662</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C17[0][B]</td>
<td style=" background: #97FFFF;">n625_s49/F</td>
</tr>
<tr>
<td>12.957</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>n626_s33/I2</td>
</tr>
<tr>
<td>13.989</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n626_s33/F</td>
</tr>
<tr>
<td>13.994</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>n626_s25/I3</td>
</tr>
<tr>
<td>15.020</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n626_s25/F</td>
</tr>
<tr>
<td>15.439</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[1][B]</td>
<td>n626_s23/I0</td>
</tr>
<tr>
<td>16.538</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R15C21[1][B]</td>
<td style=" background: #97FFFF;">n626_s23/F</td>
</tr>
<tr>
<td>17.529</td>
<td>0.991</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td>anode_5_s5/I3</td>
</tr>
<tr>
<td>18.154</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C14[2][A]</td>
<td style=" background: #97FFFF;">anode_5_s5/F</td>
</tr>
<tr>
<td>20.139</td>
<td>1.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td style=" font-weight:bold;">anode_5_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>21.445</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2/CLK</td>
</tr>
<tr>
<td>21.402</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB11[B]</td>
<td>anode_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.151, 48.953%; route: 9.084, 48.596%; tC2Q: 0.458, 2.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.445, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>n152_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" font-weight:bold;">n152_s0/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>13.895</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>n1047_s1/I2</td>
</tr>
<tr>
<td>15.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">n1047_s1/F</td>
</tr>
<tr>
<td>17.175</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>n1050_s0/I1</td>
</tr>
<tr>
<td>18.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C28[0][A]</td>
<td style=" background: #97FFFF;">n1050_s0/F</td>
</tr>
<tr>
<td>19.761</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">dutyPara_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.318</td>
<td>3.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
<tr>
<td>23.288</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyPara_0_s0</td>
</tr>
<tr>
<td>23.245</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>dutyPara_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.330, 34.115%; route: 4.404, 45.114%; tC2Q: 2.027, 20.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.318, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>n152_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" font-weight:bold;">n152_s0/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>13.895</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>n1047_s1/I2</td>
</tr>
<tr>
<td>15.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">n1047_s1/F</td>
</tr>
<tr>
<td>17.175</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>n1050_s0/I1</td>
</tr>
<tr>
<td>18.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C28[0][A]</td>
<td style=" background: #97FFFF;">n1050_s0/F</td>
</tr>
<tr>
<td>19.761</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">dutyPara_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.318</td>
<td>3.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
<tr>
<td>23.288</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td>23.245</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>dutyPara_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.330, 34.115%; route: 4.404, 45.114%; tC2Q: 2.027, 20.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.318, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>n152_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" font-weight:bold;">n152_s0/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>13.895</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.999</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>n1047_s1/I2</td>
</tr>
<tr>
<td>15.717</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">n1047_s1/F</td>
</tr>
<tr>
<td>17.175</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[0][A]</td>
<td>n1050_s0/I1</td>
</tr>
<tr>
<td>18.236</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R2C28[0][A]</td>
<td style=" background: #97FFFF;">n1050_s0/F</td>
</tr>
<tr>
<td>19.761</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">dutyPara_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.318</td>
<td>3.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
<tr>
<td>23.288</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dutyPara_2_s0</td>
</tr>
<tr>
<td>23.245</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>dutyPara_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.330, 34.115%; route: 4.404, 45.114%; tC2Q: 2.027, 20.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.318, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n688_16:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>3.769</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>n676_s5/I1</td>
</tr>
<tr>
<td>5.231</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n676_s5/F</td>
</tr>
<tr>
<td>7.019</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n688_16</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R13C33[2][B]</td>
<td>n688_s9/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[B]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[B]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 27.831%; route: 2.218, 59.809%; tC2Q: 0.458, 12.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.019</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n688_16:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[1][A]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>3.769</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R14C34[1][A]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>4.199</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td>n672_s5/I0</td>
</tr>
<tr>
<td>5.231</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C34[0][B]</td>
<td style=" background: #97FFFF;">n672_s5/F</td>
</tr>
<tr>
<td>7.019</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n688_16</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R13C33[2][B]</td>
<td>n688_s9/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 27.831%; route: 2.218, 59.809%; tC2Q: 0.458, 12.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>n152_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" font-weight:bold;">n152_s0/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>13.895</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>15.376</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>n1053_s0/I0</td>
</tr>
<tr>
<td>16.402</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">n1053_s0/F</td>
</tr>
<tr>
<td>18.854</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td style=" font-weight:bold;">oldHS_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.303</td>
<td>3.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR5[A]</td>
<td>oldHS_0_s0/CLK</td>
</tr>
<tr>
<td>23.273</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oldHS_0_s0</td>
</tr>
<tr>
<td>23.230</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR5[A]</td>
<td>oldHS_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.473, 27.931%; route: 4.353, 49.169%; tC2Q: 2.027, 22.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.303, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n688_16:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>3.769</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.197</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td>n674_s5/I1</td>
</tr>
<tr>
<td>5.229</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C33[2][B]</td>
<td style=" background: #97FFFF;">n674_s5/F</td>
</tr>
<tr>
<td>6.847</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n688_16</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R13C33[2][B]</td>
<td>n688_s9/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR14[B]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR14[B]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 29.183%; route: 2.046, 57.857%; tC2Q: 0.458, 12.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>n152_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" font-weight:bold;">n152_s0/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>13.895</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>15.376</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>n1053_s0/I0</td>
</tr>
<tr>
<td>16.402</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">n1053_s0/F</td>
</tr>
<tr>
<td>18.441</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">oldHS_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>oldHS_1_s0/CLK</td>
</tr>
<tr>
<td>23.281</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oldHS_1_s0</td>
</tr>
<tr>
<td>23.237</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>oldHS_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.473, 29.296%; route: 3.941, 46.686%; tC2Q: 2.027, 24.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>n152_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td style=" font-weight:bold;">n152_s0/I0</td>
</tr>
<tr>
<td>12.652</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">n152_s0/F</td>
</tr>
<tr>
<td>13.073</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[3][A]</td>
<td>n69_s0/I3</td>
</tr>
<tr>
<td>13.895</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>27</td>
<td>R15C26[3][A]</td>
<td style=" background: #97FFFF;">n69_s0/F</td>
</tr>
<tr>
<td>15.376</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[2][B]</td>
<td>n1053_s0/I0</td>
</tr>
<tr>
<td>16.402</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C34[2][B]</td>
<td style=" background: #97FFFF;">n1053_s0/F</td>
</tr>
<tr>
<td>18.441</td>
<td>2.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td style=" font-weight:bold;">oldHS_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[B]</td>
<td>oldHS_2_s0/CLK</td>
</tr>
<tr>
<td>23.281</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>oldHS_2_s0</td>
</tr>
<tr>
<td>23.237</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB41[B]</td>
<td>oldHS_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.473, 29.296%; route: 3.941, 46.686%; tC2Q: 2.027, 24.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.230</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>13.059</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>n289_s1/I3</td>
</tr>
<tr>
<td>14.927</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n289_s1/F</td>
</tr>
<tr>
<td>16.097</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>n294_s1/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">n294_s1/F</td>
</tr>
<tr>
<td>17.607</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">accel_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.303</td>
<td>3.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>accel_2_s0/CLK</td>
</tr>
<tr>
<td>23.273</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_2_s0</td>
</tr>
<tr>
<td>23.230</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>accel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.303</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 37.676%; route: 2.714, 35.672%; tC2Q: 2.027, 26.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.303, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n688_16:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>3.769</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.612</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>n673_s11/I1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" background: #97FFFF;">n673_s11/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n688_16</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R13C33[2][B]</td>
<td>n688_s9/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[1][A]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 44.222%; route: 0.843, 36.138%; tC2Q: 0.458, 19.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n688_16:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>3.769</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.612</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>n677_s11/I2</td>
</tr>
<tr>
<td>5.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" background: #97FFFF;">n677_s11/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n688_16</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R13C33[2][B]</td>
<td>n688_s9/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LT_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][A]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 44.222%; route: 0.843, 36.138%; tC2Q: 0.458, 19.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.636</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n688_16:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>3.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C34[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>3.769</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R14C34[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>4.612</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>n675_s11/I1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" background: #97FFFF;">n675_s11/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n688_16</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>6</td>
<td>R13C33[2][B]</td>
<td>n688_s9/F</td>
</tr>
<tr>
<td>11.710</td>
<td>1.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>11.680</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LS_s0</td>
</tr>
<tr>
<td>11.280</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C33[0][B]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.600</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 44.222%; route: 0.843, 36.138%; tC2Q: 0.458, 19.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.710, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.237</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>13.059</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>n289_s1/I3</td>
</tr>
<tr>
<td>14.927</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n289_s1/F</td>
</tr>
<tr>
<td>16.097</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>n294_s1/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">n294_s1/F</td>
</tr>
<tr>
<td>17.273</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">accel_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.311</td>
<td>3.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>accel_4_s0/CLK</td>
</tr>
<tr>
<td>23.281</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_4_s0</td>
</tr>
<tr>
<td>23.237</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>accel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 39.408%; route: 2.379, 32.714%; tC2Q: 2.027, 27.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.311, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>12.027</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>13.059</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>13.895</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>n289_s1/I3</td>
</tr>
<tr>
<td>14.927</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">n289_s1/F</td>
</tr>
<tr>
<td>16.097</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[3][B]</td>
<td>n294_s1/I2</td>
</tr>
<tr>
<td>16.899</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C24[3][B]</td>
<td style=" background: #97FFFF;">n294_s1/F</td>
</tr>
<tr>
<td>17.273</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">accel_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>23.318</td>
<td>3.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>accel_1_s0/CLK</td>
</tr>
<tr>
<td>23.288</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_1_s0</td>
</tr>
<tr>
<td>23.245</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>accel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 39.408%; route: 2.379, 32.714%; tC2Q: 2.027, 27.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.318, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.396</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/SUM</td>
</tr>
<tr>
<td>0.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">processCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 99.404%; route: 0.000, 0.000%; tC2Q: 0.002, 0.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.730</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>0.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" font-weight:bold;">processCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>processCounter_4_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][B]</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 99.677%; route: 0.000, 0.000%; tC2Q: 0.002, 0.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>0.761</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n63_s/SUM</td>
</tr>
<tr>
<td>0.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" font-weight:bold;">processCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>processCounter_5_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][A]</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 99.690%; route: 0.000, 0.000%; tC2Q: 0.002, 0.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>0.792</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>0.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" font-weight:bold;">processCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>processCounter_6_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>2.365</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[2][B]</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 99.702%; route: 0.000, 0.000%; tC2Q: 0.002, 0.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>0.823</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n61_s/SUM</td>
</tr>
<tr>
<td>0.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 99.713%; route: 0.000, 0.000%; tC2Q: 0.002, 0.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n61_s/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>n60_s/CIN</td>
</tr>
<tr>
<td>0.854</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">n60_s/SUM</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">processCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>processCounter_8_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 99.724%; route: 0.000, 0.000%; tC2Q: 0.002, 0.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n61_s/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>n60_s/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">n60_s/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>n59_s/CIN</td>
</tr>
<tr>
<td>0.885</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">n59_s/SUM</td>
</tr>
<tr>
<td>0.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 99.733%; route: 0.000, 0.000%; tC2Q: 0.002, 0.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>n65_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">n65_s/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">n65_s/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>n64_s/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">n64_s/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>n63_s/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">n63_s/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>n62_s/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">n62_s/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>n61_s/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">n61_s/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>n60_s/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">n60_s/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>n59_s/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">n59_s/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C27[1][B]</td>
<td>n58_s/CIN</td>
</tr>
<tr>
<td>0.916</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">n58_s/SUM</td>
</tr>
<tr>
<td>0.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" font-weight:bold;">processCounter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>processCounter_10_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td>2.359</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>processCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.914, 99.742%; route: 0.000, 0.000%; tC2Q: 0.002, 0.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td style=" font-weight:bold;">accel_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>accel_1_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_1_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C25[2][A]</td>
<td>accel_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.445%; route: 0.240, 10.394%; tC2Q: 1.343, 58.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1314_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" font-weight:bold;">n1314_s0/I0</td>
</tr>
<tr>
<td>2.067</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">n1314_s0/F</td>
</tr>
<tr>
<td>2.304</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" font-weight:bold;">recieveADC_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>recieveADC_0_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_0_s0</td>
</tr>
<tr>
<td>2.367</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[0][A]</td>
<td>recieveADC_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 31.428%; route: 0.237, 10.279%; tC2Q: 1.343, 58.292%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.322, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1304_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" font-weight:bold;">n1304_s1/I2</td>
</tr>
<tr>
<td>2.073</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][A]</td>
<td style=" background: #97FFFF;">n1304_s1/F</td>
</tr>
<tr>
<td>2.310</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" font-weight:bold;">recieveADC_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>recieveADC_5_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_5_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[1][A]</td>
<td>recieveADC_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.428%; route: 0.237, 10.251%; tC2Q: 1.347, 58.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1298_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" font-weight:bold;">n1298_s0/I0</td>
</tr>
<tr>
<td>2.073</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[0][B]</td>
<td style=" background: #97FFFF;">n1298_s0/F</td>
</tr>
<tr>
<td>2.310</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">recieveADC_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>recieveADC_8_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_8_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>recieveADC_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.428%; route: 0.237, 10.251%; tC2Q: 1.347, 58.321%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.345</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td style=" font-weight:bold;">accel_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>accel_3_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_3_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][B]</td>
<td>accel_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 30.961%; route: 0.276, 11.771%; tC2Q: 1.343, 57.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.345</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">accel_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>accel_5_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_5_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>accel_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 30.961%; route: 0.276, 11.771%; tC2Q: 1.343, 57.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.345</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td style=" font-weight:bold;">accel_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>accel_6_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_6_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[2][B]</td>
<td>accel_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 30.961%; route: 0.276, 11.771%; tC2Q: 1.343, 57.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.345</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td style=" font-weight:bold;">accel_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>accel_7_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_7_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24[1][A]</td>
<td>accel_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 30.961%; route: 0.276, 11.771%; tC2Q: 1.343, 57.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.337</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" font-weight:bold;">accel_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>accel_2_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_2_s0</td>
</tr>
<tr>
<td>2.367</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>accel_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 31.061%; route: 0.269, 11.488%; tC2Q: 1.343, 57.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.322, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1312_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" font-weight:bold;">n1312_s1/I1</td>
</tr>
<tr>
<td>1.903</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">n1312_s1/F</td>
</tr>
<tr>
<td>2.404</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" font-weight:bold;">recieveADC_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>recieveADC_1_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_1_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>recieveADC_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 23.130%; route: 0.501, 20.823%; tC2Q: 1.347, 56.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.380</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1296_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.347</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" font-weight:bold;">n1296_s0/I1</td>
</tr>
<tr>
<td>2.073</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">n1296_s0/F</td>
</tr>
<tr>
<td>2.644</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" font-weight:bold;">recieveADC_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>recieveADC_9_s0/CLK</td>
</tr>
<tr>
<td>2.365</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_9_s0</td>
</tr>
<tr>
<td>2.380</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C24[1][A]</td>
<td>recieveADC_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.335</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 27.458%; route: 0.571, 21.588%; tC2Q: 1.347, 50.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.335, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.652</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td style=" font-weight:bold;">accel_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>accel_4_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_4_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[1][A]</td>
<td>accel_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 27.378%; route: 0.583, 21.982%; tC2Q: 1.343, 50.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.652</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">accel_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>accel_8_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_8_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>accel_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 27.378%; route: 0.583, 21.982%; tC2Q: 1.343, 50.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>n485_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>accel_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C25[0][B]</td>
<td style=" font-weight:bold;">n485_s1/I2</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R14C25[0][B]</td>
<td style=" background: #97FFFF;">n485_s1/F</td>
</tr>
<tr>
<td>2.652</td>
<td>0.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td style=" font-weight:bold;">accel_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>accel_9_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>accel_9_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C24[0][B]</td>
<td>accel_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 27.378%; route: 0.583, 21.982%; tC2Q: 1.343, 50.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1300_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[1][A]</td>
<td style=" font-weight:bold;">n1300_s1/I1</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C26[1][A]</td>
<td style=" background: #97FFFF;">n1300_s1/F</td>
</tr>
<tr>
<td>2.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>n1300_s0/I2</td>
</tr>
<tr>
<td>2.457</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">n1300_s0/F</td>
</tr>
<tr>
<td>2.694</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">recieveADC_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.322</td>
<td>2.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>recieveADC_7_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_7_s0</td>
</tr>
<tr>
<td>2.367</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>recieveADC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.111, 41.243%; route: 0.240, 8.908%; tC2Q: 1.343, 49.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.322, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>n1306_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[3]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[3]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>37</td>
<td>R15C26[1][A]</td>
<td>processCounter_3_s0/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" font-weight:bold;">n1306_s1/I0</td>
</tr>
<tr>
<td>2.069</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">n1306_s1/F</td>
</tr>
<tr>
<td>2.072</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td>n1308_s0/I2</td>
</tr>
<tr>
<td>2.796</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">n1308_s0/F</td>
</tr>
<tr>
<td>3.033</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td style=" font-weight:bold;">recieveADC_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>recieveADC_3_s0/CLK</td>
</tr>
<tr>
<td>2.359</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_3_s0</td>
</tr>
<tr>
<td>2.374</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C25[0][A]</td>
<td>recieveADC_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.450, 47.810%; route: 0.240, 7.912%; tC2Q: 1.343, 44.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>2.662</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/Q</td>
</tr>
<tr>
<td>2.664</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>n28_s3/I0</td>
</tr>
<tr>
<td>3.036</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" background: #97FFFF;">n28_s3/F</td>
</tr>
<tr>
<td>3.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>78</td>
<td>R15C13[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>2.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>2.329</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C32[0][A]</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.329, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dutyPara_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dutyPara_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>dutyPara_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>disp_state_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>disp_state_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>disp_state_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dutyPara_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>dutyPara_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accel_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>accel_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>accel_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>6.805</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.055</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>14.280</td>
<td>4.280</td>
<td>tNET</td>
<td>FF</td>
<td>processCounter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>22.335</td>
<td>2.335</td>
<td>tNET</td>
<td>RR</td>
<td>processCounter_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>78</td>
<td>AD_CLK_d</td>
<td>4.262</td>
<td>4.280</td>
</tr>
<tr>
<td>48</td>
<td>disp_digit[1]</td>
<td>-0.774</td>
<td>2.635</td>
</tr>
<tr>
<td>41</td>
<td>disp_digit[0]</td>
<td>-0.167</td>
<td>3.767</td>
</tr>
<tr>
<td>37</td>
<td>processCounter[3]</td>
<td>-1.479</td>
<td>2.061</td>
</tr>
<tr>
<td>32</td>
<td>clk_d</td>
<td>11.594</td>
<td>0.262</td>
</tr>
<tr>
<td>27</td>
<td>n69_4</td>
<td>3.484</td>
<td>4.408</td>
</tr>
<tr>
<td>19</td>
<td>n805_34</td>
<td>7.655</td>
<td>0.843</td>
</tr>
<tr>
<td>16</td>
<td>isRotate</td>
<td>16.373</td>
<td>0.842</td>
</tr>
<tr>
<td>15</td>
<td>display7seg[8]</td>
<td>-1.235</td>
<td>1.479</td>
</tr>
<tr>
<td>14</td>
<td>disp_state[0]</td>
<td>12.841</td>
<td>1.994</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C14</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R16C31</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C13</td>
<td>70.83%</td>
</tr>
<tr>
<td>R14C24</td>
<td>69.44%</td>
</tr>
<tr>
<td>R14C30</td>
<td>65.28%</td>
</tr>
<tr>
<td>R16C30</td>
<td>65.28%</td>
</tr>
<tr>
<td>R16C32</td>
<td>63.89%</td>
</tr>
<tr>
<td>R15C28</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
