#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5bdef0f15c20 .scope module, "simulation" "simulation" 2 3;
 .timescale 0 0;
v0x5bdef0faad90_0 .var "HCLK", 0 0;
v0x5bdef0faae50_0 .var "HRESET", 0 0;
v0x5bdef0faaf60_0 .net "data_B0", 7 0, v0x5bdef0f25a60_0;  1 drivers
v0x5bdef0fab050_0 .net "data_B1", 7 0, v0x5bdef0f26020_0;  1 drivers
v0x5bdef0fab140_0 .net "data_G0", 7 0, v0x5bdef0f260f0_0;  1 drivers
v0x5bdef0fab2a0_0 .net "data_G1", 7 0, v0x5bdef0f6ed60_0;  1 drivers
v0x5bdef0fab3b0_0 .net "data_R0", 7 0, v0x5bdef0f6ee00_0;  1 drivers
v0x5bdef0fab4c0_0 .net "data_R1", 7 0, v0x5bdef0f6fc30_0;  1 drivers
v0x5bdef0fab5d0_0 .net "done", 0 0, L_0x5bdef0fbbae0;  1 drivers
v0x5bdef0fab670_0 .net "hsync", 0 0, v0x5bdef0fa76d0_0;  1 drivers
v0x5bdef0fab710_0 .net "vsync", 0 0, L_0x5bdef0f85fa0;  1 drivers
v0x5bdef0fab7b0_0 .net "write_file_done", 0 0, v0x5bdef0faab10_0;  1 drivers
S_0x5bdef0f158b0 .scope module, "imageReadComponent" "image_read" 2 17, 3 2 0, S_0x5bdef0f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESET";
    .port_info 2 /OUTPUT 1 "VSYNC";
    .port_info 3 /OUTPUT 1 "HSYNC";
    .port_info 4 /OUTPUT 8 "DATA_R0";
    .port_info 5 /OUTPUT 8 "DATA_G0";
    .port_info 6 /OUTPUT 8 "DATA_B0";
    .port_info 7 /OUTPUT 8 "DATA_R1";
    .port_info 8 /OUTPUT 8 "DATA_G1";
    .port_info 9 /OUTPUT 8 "DATA_B1";
    .port_info 10 /OUTPUT 1 "ctrl_done";
P_0x5bdef0eef470 .param/l "BRIGHTNESS_VALUE" 0 3 8, +C4<00000000000000000000000001100100>;
P_0x5bdef0eef4b0 .param/l "HEIGHT" 0 3 4, +C4<00000000000000000000001000000000>;
P_0x5bdef0eef4f0 .param/l "HSYNC_DELAY" 0 3 7, +C4<00000000000000000000000010100000>;
P_0x5bdef0eef530 .param/str "INPUT_FILE" 0 3 5, "../images/kodim24.hex";
P_0x5bdef0eef570 .param/l "SIGN" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x5bdef0eef5b0 .param/l "STARTUP_DELAY" 0 3 6, +C4<00000000000000000000000001100100>;
P_0x5bdef0eef5f0 .param/l "ST_DATA" 1 3 38, C4<11>;
P_0x5bdef0eef630 .param/l "ST_HSYNC" 1 3 37, C4<10>;
P_0x5bdef0eef670 .param/l "ST_IDLE" 1 3 35, C4<00>;
P_0x5bdef0eef6b0 .param/l "ST_VSYNC" 1 3 36, C4<01>;
P_0x5bdef0eef6f0 .param/l "THRESHOLD" 0 3 9, +C4<00000000000000000000000001011010>;
P_0x5bdef0eef730 .param/l "WIDTH" 0 3 3, +C4<00000000000000000000001100000000>;
P_0x5bdef0eef770 .param/l "imageDataLenght" 1 3 32, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000100100000000000000000>;
P_0x5bdef0eef7b0 .param/l "sizeOfWidth" 1 3 31, +C4<00000000000000000000000000001000>;
L_0x5bdef0f85fa0 .functor BUFZ 1, v0x5bdef0fa9150_0, C4<0>, C4<0>, C4<0>;
v0x5bdef0f25a60_0 .var "DATA_B0", 7 0;
v0x5bdef0f26020_0 .var "DATA_B1", 7 0;
v0x5bdef0f260f0_0 .var "DATA_G0", 7 0;
v0x5bdef0f6ed60_0 .var "DATA_G1", 7 0;
v0x5bdef0f6ee00_0 .var "DATA_R0", 7 0;
v0x5bdef0f6fc30_0 .var "DATA_R1", 7 0;
v0x5bdef0f6fcd0_0 .net "HCLK", 0 0, v0x5bdef0faad90_0;  1 drivers
v0x5bdef0fa7550_0 .net "HRESET", 0 0, v0x5bdef0faae50_0;  1 drivers
v0x5bdef0fa7610_0 .var "HRESETDelay", 0 0;
v0x5bdef0fa76d0_0 .var "HSYNC", 0 0;
v0x5bdef0fa7790_0 .net "VSYNC", 0 0, L_0x5bdef0f85fa0;  alias, 1 drivers
L_0x7bb5bcd6d0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa7850_0 .net/2u *"_ivl_10", 0 0, L_0x7bb5bcd6d0a8;  1 drivers
L_0x7bb5bcd6d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa7930_0 .net/2u *"_ivl_12", 0 0, L_0x7bb5bcd6d0f0;  1 drivers
v0x5bdef0fa7a10_0 .net *"_ivl_2", 31 0, L_0x5bdef0fab8a0;  1 drivers
L_0x7bb5bcd6d018 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa7af0_0 .net *"_ivl_5", 12 0, L_0x7bb5bcd6d018;  1 drivers
L_0x7bb5bcd6d060 .functor BUFT 1, C4<00000000000000101111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa7bd0_0 .net/2u *"_ivl_6", 31 0, L_0x7bb5bcd6d060;  1 drivers
v0x5bdef0fa7cb0_0 .net *"_ivl_8", 0 0, L_0x5bdef0fbb9a0;  1 drivers
v0x5bdef0fa7d70_0 .var "colIndex", 10 0;
v0x5bdef0fa7e50_0 .net "ctrl_done", 0 0, L_0x5bdef0fbbae0;  alias, 1 drivers
v0x5bdef0fa7f10_0 .var "currentState", 1 0;
v0x5bdef0fa7ff0_0 .var "dataProcessingControlSignal", 0 0;
v0x5bdef0fa80b0_0 .var "hsyncControlCounter", 8 0;
v0x5bdef0fa8190_0 .var "hsyncControlSignal", 0 0;
v0x5bdef0fa8250_0 .var/i "i", 31 0;
v0x5bdef0fa8330_0 .var/i "j", 31 0;
v0x5bdef0fa8410_0 .var "nextState", 1 0;
v0x5bdef0fa84f0_0 .var "pixelDataCount", 18 0;
v0x5bdef0fa85d0_0 .var "rowIndex", 9 0;
v0x5bdef0fa86b0_0 .var "start", 0 0;
v0x5bdef0fa8770 .array/i "tempBMP", 1179647 0, 31 0;
v0x5bdef0fa8830 .array/i "tempBlueValue", 393215 0, 31 0;
v0x5bdef0fa88f0_0 .var/i "tempConBriB0", 31 0;
v0x5bdef0fa89d0_0 .var/i "tempConBriB1", 31 0;
v0x5bdef0fa8ab0_0 .var/i "tempConBriG0", 31 0;
v0x5bdef0fa8b90_0 .var/i "tempConBriG1", 31 0;
v0x5bdef0fa8c70_0 .var/i "tempConBriR0", 31 0;
v0x5bdef0fa8d50_0 .var/i "tempConBriR1", 31 0;
v0x5bdef0fa8e30 .array/i "tempGreenValue", 393215 0, 31 0;
v0x5bdef0fa8ef0 .array/i "tempRedValue", 393215 0, 31 0;
v0x5bdef0fa8fb0 .array "totalMemory", 1179647 0, 7 0;
v0x5bdef0fa9070_0 .var "vsyncControlCounter", 8 0;
v0x5bdef0fa9150_0 .var "vsyncControlSignal", 0 0;
E_0x5bdef0f4bd70 .event posedge, v0x5bdef0f6fcd0_0;
E_0x5bdef0f4b490/0 .event negedge, v0x5bdef0fa7550_0;
E_0x5bdef0f4b490/1 .event posedge, v0x5bdef0f6fcd0_0;
E_0x5bdef0f4b490 .event/or E_0x5bdef0f4b490/0, E_0x5bdef0f4b490/1;
E_0x5bdef0f4aff0 .event anyedge, v0x5bdef0fa7f10_0;
E_0x5bdef0f13210/0 .event anyedge, v0x5bdef0fa7f10_0, v0x5bdef0fa86b0_0, v0x5bdef0fa9070_0, v0x5bdef0fa80b0_0;
E_0x5bdef0f13210/1 .event anyedge, v0x5bdef0fa7e50_0, v0x5bdef0fa7d70_0;
E_0x5bdef0f13210 .event/or E_0x5bdef0f13210/0, E_0x5bdef0f13210/1;
E_0x5bdef0f2a300 .event anyedge, v0x5bdef0fa86b0_0;
L_0x5bdef0fab8a0 .concat [ 19 13 0 0], v0x5bdef0fa84f0_0, L_0x7bb5bcd6d018;
L_0x5bdef0fbb9a0 .cmp/eq 32, L_0x5bdef0fab8a0, L_0x7bb5bcd6d060;
L_0x5bdef0fbbae0 .functor MUXZ 1, L_0x7bb5bcd6d0f0, L_0x7bb5bcd6d0a8, L_0x5bdef0fbb9a0, C4<>;
S_0x5bdef0f16160 .scope module, "imageWriteComponent" "image_write" 2 33, 4 1 0, S_0x5bdef0f15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "HCLK";
    .port_info 1 /INPUT 1 "HRESET";
    .port_info 2 /INPUT 1 "HSYNC";
    .port_info 3 /INPUT 8 "DATA_WRITE_R0";
    .port_info 4 /INPUT 8 "DATA_WRITE_G0";
    .port_info 5 /INPUT 8 "DATA_WRITE_B0";
    .port_info 6 /INPUT 8 "DATA_WRITE_R1";
    .port_info 7 /INPUT 8 "DATA_WRITE_G1";
    .port_info 8 /INPUT 8 "DATA_WRITE_B1";
    .port_info 9 /OUTPUT 1 "write_done";
    .port_info 10 /OUTPUT 1 "write_file_done";
P_0x5bdef0f8a0b0 .param/l "BMP_HEADER_NUM" 0 4 5, +C4<00000000000000000000000000110110>;
P_0x5bdef0f8a0f0 .param/l "HEIGHT" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x5bdef0f8a130 .param/str "OUTPUT_FILE" 0 4 4, "./output.bmp";
P_0x5bdef0f8a170 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000001100000000>;
v0x5bdef0fa9620_0 .net "DATA_WRITE_B0", 7 0, v0x5bdef0f25a60_0;  alias, 1 drivers
v0x5bdef0fa9700_0 .net "DATA_WRITE_B1", 7 0, v0x5bdef0f26020_0;  alias, 1 drivers
v0x5bdef0fa97a0_0 .net "DATA_WRITE_G0", 7 0, v0x5bdef0f260f0_0;  alias, 1 drivers
v0x5bdef0fa9840_0 .net "DATA_WRITE_G1", 7 0, v0x5bdef0f6ed60_0;  alias, 1 drivers
v0x5bdef0fa9910_0 .net "DATA_WRITE_R0", 7 0, v0x5bdef0f6ee00_0;  alias, 1 drivers
v0x5bdef0fa9a00_0 .net "DATA_WRITE_R1", 7 0, v0x5bdef0f6fc30_0;  alias, 1 drivers
v0x5bdef0fa9ad0_0 .net "HCLK", 0 0, v0x5bdef0faad90_0;  alias, 1 drivers
v0x5bdef0fa9ba0_0 .net "HRESET", 0 0, v0x5bdef0faae50_0;  alias, 1 drivers
v0x5bdef0fa9c70_0 .net "HSYNC", 0 0, v0x5bdef0fa76d0_0;  alias, 1 drivers
v0x5bdef0fa9d40_0 .net *"_ivl_0", 31 0, L_0x5bdef0fbbcc0;  1 drivers
L_0x7bb5bcd6d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa9de0_0 .net/2u *"_ivl_10", 0 0, L_0x7bb5bcd6d210;  1 drivers
L_0x7bb5bcd6d138 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa9e80_0 .net *"_ivl_3", 12 0, L_0x7bb5bcd6d138;  1 drivers
L_0x7bb5bcd6d180 .functor BUFT 1, C4<00000000000000101111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5bdef0fa9f40_0 .net/2u *"_ivl_4", 31 0, L_0x7bb5bcd6d180;  1 drivers
v0x5bdef0faa020_0 .net *"_ivl_6", 0 0, L_0x5bdef0fbbe00;  1 drivers
L_0x7bb5bcd6d1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5bdef0faa0e0_0 .net/2u *"_ivl_8", 0 0, L_0x7bb5bcd6d1c8;  1 drivers
v0x5bdef0faa1c0 .array/i "bmpHeader", 53 0, 31 0;
v0x5bdef0faa280 .array "bmpOut", 1179647 0, 7 0;
v0x5bdef0faa450_0 .var/i "colIndex", 31 0;
v0x5bdef0faa530_0 .net "done", 0 0, L_0x5bdef0fbbf40;  1 drivers
v0x5bdef0faa5f0_0 .var/i "file", 31 0;
v0x5bdef0faa6d0_0 .var/i "i", 31 0;
v0x5bdef0faa7b0_0 .var/i "k", 31 0;
v0x5bdef0faa890_0 .var "pixelDataCount", 18 0;
v0x5bdef0faa970_0 .var/i "rowIndex", 31 0;
v0x5bdef0faaa50_0 .var "write_done", 0 0;
v0x5bdef0faab10_0 .var "write_file_done", 0 0;
E_0x5bdef0f29670 .event anyedge, v0x5bdef0faaa50_0;
L_0x5bdef0fbbcc0 .concat [ 19 13 0 0], v0x5bdef0faa890_0, L_0x7bb5bcd6d138;
L_0x5bdef0fbbe00 .cmp/eq 32, L_0x5bdef0fbbcc0, L_0x7bb5bcd6d180;
L_0x5bdef0fbbf40 .functor MUXZ 1, L_0x7bb5bcd6d210, L_0x7bb5bcd6d1c8, L_0x5bdef0fbbe00, C4<>;
    .scope S_0x5bdef0f158b0;
T_0 ;
    %vpi_call 3 76 "$readmemh", P_0x5bdef0eef530, v0x5bdef0fa8fb0, 32'sb00000000000000000000000000000000, 96'sb000000000000000000000000000000000000000000000000000000000000000000000000000100011111111111111111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5bdef0f158b0;
T_1 ;
    %wait E_0x5bdef0f2a300;
    %load/vec4 v0x5bdef0fa86b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bdef0fa8250_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5bdef0fa8250_0;
    %cmpi/s 1179648, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v0x5bdef0fa8250_0;
    %load/vec4a v0x5bdef0fa8fb0, 4;
    %pad/u 32;
    %ix/getv/s 4, v0x5bdef0fa8250_0;
    %store/vec4a v0x5bdef0fa8770, 4, 0;
    %load/vec4 v0x5bdef0fa8250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bdef0fa8250_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bdef0fa8250_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x5bdef0fa8250_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bdef0fa8330_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x5bdef0fa8330_0;
    %cmpi/s 768, 0, 32;
    %jmp/0xz T_1.7, 5;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0fa8250_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0fa8330_0;
    %muli 3, 0, 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0fa8770, 4;
    %load/vec4 v0x5bdef0fa8250_0;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa8330_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bdef0fa8ef0, 4, 0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0fa8250_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0fa8330_0;
    %muli 3, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0fa8770, 4;
    %load/vec4 v0x5bdef0fa8250_0;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa8330_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bdef0fa8e30, 4, 0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0fa8250_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0fa8330_0;
    %muli 3, 0, 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0fa8770, 4;
    %load/vec4 v0x5bdef0fa8250_0;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa8330_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5bdef0fa8830, 4, 0;
    %load/vec4 v0x5bdef0fa8330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bdef0fa8330_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %load/vec4 v0x5bdef0fa8250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bdef0fa8250_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5bdef0f158b0;
T_2 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa7550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bdef0fa86b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bdef0fa7610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5bdef0fa7550_0;
    %assign/vec4 v0x5bdef0fa7610_0, 0;
    %load/vec4 v0x5bdef0fa7550_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v0x5bdef0fa7610_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5bdef0fa86b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bdef0fa86b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5bdef0f158b0;
T_3 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa7550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5bdef0fa7f10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5bdef0fa8410_0;
    %assign/vec4 v0x5bdef0fa7f10_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5bdef0f158b0;
T_4 ;
    %wait E_0x5bdef0f13210;
    %load/vec4 v0x5bdef0fa7f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5bdef0fa86b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
T_4.6 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5bdef0fa9070_0;
    %pad/u 32;
    %cmpi/e 100, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
T_4.8 ;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x5bdef0fa80b0_0;
    %pad/u 32;
    %cmpi/e 160, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
    %jmp T_4.10;
T_4.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
T_4.10 ;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x5bdef0fa7e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %cmpi/e 766, 0, 32;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5bdef0fa8410_0, 0, 2;
T_4.14 ;
T_4.12 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5bdef0f158b0;
T_5 ;
    %wait E_0x5bdef0f4aff0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdef0fa9150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdef0fa8190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdef0fa7ff0_0, 0, 1;
    %load/vec4 v0x5bdef0fa7f10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdef0fa9150_0, 0, 1;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdef0fa8190_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdef0fa7ff0_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5bdef0f158b0;
T_6 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa7550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5bdef0fa9070_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5bdef0fa80b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5bdef0fa9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5bdef0fa9070_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5bdef0fa9070_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5bdef0fa9070_0, 0;
T_6.3 ;
    %load/vec4 v0x5bdef0fa8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5bdef0fa80b0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x5bdef0fa80b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x5bdef0fa80b0_0, 0;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5bdef0f158b0;
T_7 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa7550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5bdef0fa85d0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5bdef0fa7d70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5bdef0fa7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %cmpi/e 766, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x5bdef0fa85d0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x5bdef0fa85d0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5bdef0fa7d70_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5bdef0fa7d70_0;
    %addi 2, 0, 11;
    %assign/vec4 v0x5bdef0fa7d70_0, 0;
T_7.5 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5bdef0f158b0;
T_8 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa7550_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x5bdef0fa84f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5bdef0fa7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5bdef0fa84f0_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x5bdef0fa84f0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5bdef0f158b0;
T_9 ;
    %wait E_0x5bdef0f4bd70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdef0fa76d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bdef0f6ee00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bdef0f260f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bdef0f25a60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bdef0f6fc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bdef0f6ed60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5bdef0f26020_0, 0, 8;
    %load/vec4 v0x5bdef0fa7ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdef0fa76d0_0, 0, 1;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8ef0, 4;
    %addi 100, 0, 32;
    %store/vec4 v0x5bdef0fa8c70_0, 0, 32;
    %load/vec4 v0x5bdef0fa8c70_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5bdef0f6ee00_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8ef0, 4;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5bdef0f6ee00_0, 0, 8;
T_9.3 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8ef0, 4;
    %addi 100, 0, 32;
    %store/vec4 v0x5bdef0fa8d50_0, 0, 32;
    %load/vec4 v0x5bdef0fa8d50_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5bdef0f6fc30_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8ef0, 4;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5bdef0f6fc30_0, 0, 8;
T_9.5 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8e30, 4;
    %addi 100, 0, 32;
    %store/vec4 v0x5bdef0fa8ab0_0, 0, 32;
    %load/vec4 v0x5bdef0fa8ab0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.6, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5bdef0f260f0_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8e30, 4;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5bdef0f260f0_0, 0, 8;
T_9.7 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8e30, 4;
    %addi 100, 0, 32;
    %store/vec4 v0x5bdef0fa8b90_0, 0, 32;
    %load/vec4 v0x5bdef0fa8b90_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5bdef0f6ed60_0, 0, 8;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8e30, 4;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5bdef0f6ed60_0, 0, 8;
T_9.9 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8830, 4;
    %addi 100, 0, 32;
    %store/vec4 v0x5bdef0fa88f0_0, 0, 32;
    %load/vec4 v0x5bdef0fa88f0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5bdef0f25a60_0, 0, 8;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8830, 4;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5bdef0f25a60_0, 0, 8;
T_9.11 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8830, 4;
    %addi 100, 0, 32;
    %store/vec4 v0x5bdef0fa89d0_0, 0, 32;
    %load/vec4 v0x5bdef0fa89d0_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_9.12, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5bdef0f26020_0, 0, 8;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x5bdef0fa85d0_0;
    %pad/u 32;
    %muli 768, 0, 32;
    %load/vec4 v0x5bdef0fa7d70_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5bdef0fa8830, 4;
    %addi 100, 0, 32;
    %pad/s 8;
    %store/vec4 v0x5bdef0f26020_0, 0, 8;
T_9.13 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5bdef0f16160;
T_10 ;
    %pushi/vec4 66, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 77, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 54, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 54, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5bdef0faa1c0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x5bdef0f16160;
T_11 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa9ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bdef0faa970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bdef0faa450_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5bdef0fa9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5bdef0faa450_0;
    %cmpi/e 383, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5bdef0faa450_0, 0;
    %load/vec4 v0x5bdef0faa970_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5bdef0faa970_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5bdef0faa450_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5bdef0faa450_0, 0;
T_11.5 ;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5bdef0f16160;
T_12 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa9ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bdef0faa7b0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x5bdef0faa7b0_0;
    %cmpi/s 1179648, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5bdef0faa7b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
    %load/vec4 v0x5bdef0faa7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bdef0faa7b0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5bdef0fa9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x5bdef0fa9910_0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0faa970_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0faa450_0;
    %muli 6, 0, 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
    %load/vec4 v0x5bdef0fa97a0_0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0faa970_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0faa450_0;
    %muli 6, 0, 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
    %load/vec4 v0x5bdef0fa9620_0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0faa970_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0faa450_0;
    %muli 6, 0, 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
    %load/vec4 v0x5bdef0fa9a00_0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0faa970_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0faa450_0;
    %muli 6, 0, 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
    %load/vec4 v0x5bdef0fa9840_0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0faa970_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0faa450_0;
    %muli 6, 0, 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
    %load/vec4 v0x5bdef0fa9700_0;
    %pushi/vec4 2304, 0, 32;
    %pushi/vec4 512, 0, 32;
    %load/vec4 v0x5bdef0faa970_0;
    %sub;
    %subi 1, 0, 32;
    %mul;
    %load/vec4 v0x5bdef0faa450_0;
    %muli 6, 0, 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5bdef0faa280, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5bdef0f16160;
T_13 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa9ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x5bdef0faa890_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5bdef0fa9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5bdef0faa890_0;
    %addi 1, 0, 19;
    %assign/vec4 v0x5bdef0faa890_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5bdef0f16160;
T_14 ;
    %wait E_0x5bdef0f4b490;
    %load/vec4 v0x5bdef0fa9ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5bdef0faaa50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5bdef0faa530_0;
    %assign/vec4 v0x5bdef0faaa50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5bdef0f16160;
T_15 ;
    %vpi_func 4 141 "$fopen" 32, P_0x5bdef0f8a130, "wb+" {0 0 0};
    %store/vec4 v0x5bdef0faa5f0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x5bdef0f16160;
T_16 ;
    %wait E_0x5bdef0f29670;
    %load/vec4 v0x5bdef0faaa50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bdef0faa6d0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5bdef0faa6d0_0;
    %cmpi/s 54, 0, 32;
    %jmp/0xz T_16.3, 5;
    %ix/getv/s 4, v0x5bdef0faa6d0_0;
    %load/vec4a v0x5bdef0faa1c0, 4;
    %parti/s 8, 0, 2;
    %vpi_call 4 147 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5bdef0faa6d0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5bdef0faa6d0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x5bdef0faa6d0_0;
    %cmpi/s 1179648, 0, 32;
    %jmp/0xz T_16.5, 5;
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0faa280, 4;
    %vpi_call 4 152 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0faa280, 4;
    %vpi_call 4 153 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0faa280, 4;
    %vpi_call 4 154 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0faa280, 4;
    %vpi_call 4 155 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0faa280, 4;
    %vpi_call 4 156 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 5, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5bdef0faa280, 4;
    %vpi_call 4 157 "$fwrite", v0x5bdef0faa5f0_0, "%c", S<0,vec4,u8> {1 0 0};
    %load/vec4 v0x5bdef0faa6d0_0;
    %addi 6, 0, 32;
    %store/vec4 v0x5bdef0faa6d0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdef0faab10_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5bdef0f15c20;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdef0faad90_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5bdef0f15c20;
T_18 ;
    %delay 10, 0;
    %load/vec4 v0x5bdef0faad90_0;
    %inv;
    %store/vec4 v0x5bdef0faad90_0, 0, 1;
    %load/vec4 v0x5bdef0fab7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call 2 51 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5bdef0f15c20;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5bdef0faae50_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5bdef0faae50_0, 0, 1;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "simulation.v";
    "processing.v";
    "image_write.v";
