Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb_isim_beh.exe -prj C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb_beh.prj work.LTC2195_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/ADC_test.v" into library work
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/SPI.v" into library work
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195.v" into library work
Analyzing Verilog file "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195.v" Line 245: Port CLKFBOUTB is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195.v" Line 513: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb.v" Line 70: Size mismatch in connection of port <D0_in_p>. Formal port size is 2-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb.v" Line 71: Size mismatch in connection of port <D0_in_n>. Formal port size is 2-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb.v" Line 72: Size mismatch in connection of port <D1_in_p>. Formal port size is 2-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:189 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb.v" Line 73: Size mismatch in connection of port <D1_in_n>. Formal port size is 2-bit while actual signal size is 4-bit.
Completed static elaboration
Compiling module MMCME2_ADV(CLKFBOUT_USE_FINE_PS=...
Compiling module ODDR(SRTYPE="ASYNC")
Compiling module OBUFDS(IOSTANDARD="LVDS_25")
Compiling module IBUFDS(IOSTANDARD="LVDS_25")
Compiling module BUFG
Compiling module IBUFDS(DIFF_TERM="TRUE",IOSTANDA...
Compiling module IODELAY2(COUNTER_WRAPAROUND="STA...
Compiling module ISERDES2(DATA_WIDTH=4,INTERFACE_...
Compiling module IODELAY2(COUNTER_WRAPAROUND="STA...
WARNING:HDLCompiler:1007 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/SPI.v" Line 133: Element index 2 into spi_sdi_in is out of bounds
WARNING:HDLCompiler:1007 - "C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/SPI.v" Line 134: Element index 1 into spi_sdi_in is out of bounds
Compiling module SPI(TRANSFER_SIZE=16,SPI_CLK_DIV...
Compiling module LTC2195
Compiling module LTC2195_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\LTC2195_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 13 Verilog Units
Built simulation executable C:/Users/dschussheim/Documents/GitHub/digital-servo/M_KX1_DB/Firmware/ADC_test/LTC2195_tb_isim_beh.exe
Fuse Memory Usage: 45508 KB
Fuse CPU Usage: 780 ms
