Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  7 18:06:51 2021
| Host         : Monx-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7a35t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.022        0.000                      0                   14        0.210        0.000                      0                   14        3.000        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_2_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_2_clk_wiz_1_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_1_0        8.022        0.000                      0                   14        0.210        0.000                      0                   14        4.500        0.000                       0                    17  
  clkfbout_design_2_clk_wiz_1_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_1_0
  To Clock:  clk_out1_design_2_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.484ns (28.360%)  route 1.223ns (71.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.608     1.194    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y19          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.321     9.041    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y19          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[0]/C
                         clock pessimism              0.417     9.458    
                         clock uncertainty           -0.074     9.384    
    SLICE_X0Y19          FDRE (Setup_fdre_C_CE)      -0.168     9.216    design_2_i/USB_FIFO_0/inst/reg_logic_reg[0]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.484ns (28.360%)  route 1.223ns (71.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.608     1.194    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y19          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.321     9.041    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y19          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[1]/C
                         clock pessimism              0.417     9.458    
                         clock uncertainty           -0.074     9.384    
    SLICE_X0Y19          FDRE (Setup_fdre_C_CE)      -0.168     9.216    design_2_i/USB_FIFO_0/inst/reg_logic_reg[1]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.022ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.484ns (28.360%)  route 1.223ns (71.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 9.041 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.608     1.194    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y19          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.321     9.041    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y19          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[2]/C
                         clock pessimism              0.417     9.458    
                         clock uncertainty           -0.074     9.384    
    SLICE_X0Y19          FDRE (Setup_fdre_C_CE)      -0.168     9.216    design_2_i/USB_FIFO_0/inst/reg_logic_reg[2]
  -------------------------------------------------------------------
                         required time                          9.216    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  8.022    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.484ns (30.311%)  route 1.113ns (69.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.498     1.084    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.322     9.042    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/C
                         clock pessimism              0.417     9.459    
                         clock uncertainty           -0.074     9.385    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.168     9.217    design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.484ns (30.311%)  route 1.113ns (69.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.498     1.084    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.322     9.042    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/C
                         clock pessimism              0.417     9.459    
                         clock uncertainty           -0.074     9.385    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.168     9.217    design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.484ns (30.311%)  route 1.113ns (69.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.958ns = ( 9.042 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.498     1.084    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.322     9.042    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[7]/C
                         clock pessimism              0.417     9.459    
                         clock uncertainty           -0.074     9.385    
    SLICE_X0Y18          FDRE (Setup_fdre_C_CE)      -0.168     9.217    design_2_i/USB_FIFO_0/inst/reg_logic_reg[7]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.484ns (32.202%)  route 1.019ns (67.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 9.044 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.404     0.990    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X1Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.324     9.044    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X1Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/C
                         clock pessimism              0.417     9.461    
                         clock uncertainty           -0.074     9.387    
    SLICE_X1Y16          FDRE (Setup_fdre_C_CE)      -0.168     9.219    design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -0.990    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.253ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.484ns (32.746%)  route 0.994ns (67.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.957ns = ( 9.043 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.615     0.481    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.105     0.586 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.380     0.966    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y17          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.323     9.043    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y17          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]/C
                         clock pessimism              0.417     9.460    
                         clock uncertainty           -0.074     9.386    
    SLICE_X0Y17          FDRE (Setup_fdre_C_CE)      -0.168     9.218    design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]
  -------------------------------------------------------------------
                         required time                          9.218    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  8.253    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.484ns (39.524%)  route 0.741ns (60.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 9.044 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.741     0.607    design_2_i/USB_FIFO_0/inst/counter_reg_n_0_[0]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.105     0.712 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.324     9.044    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.443     9.487    
                         clock uncertainty           -0.074     9.413    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)        0.030     9.443    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.443    
                         arrival time                          -0.712    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.741ns  (required time - arrival time)
  Source:                 design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@10.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.484ns (39.779%)  route 0.733ns (60.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 9.044 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.450 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.025    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.432    -0.513    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.379    -0.134 r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.733     0.599    design_2_i/USB_FIFO_0/inst/counter_reg_n_0_[0]
    SLICE_X0Y15          LUT5 (Prop_lut5_I2_O)        0.105     0.704 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.704    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y15          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.344    11.344 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.347    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.286 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.643    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.720 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          1.324     9.044    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.443     9.487    
                         clock uncertainty           -0.074     9.413    
    SLICE_X0Y15          FDPE (Setup_fdpe_C_D)        0.032     9.445    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.445    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  8.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/rd_n_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.713%)  route 0.131ns (41.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.590    -0.572    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/Q
                         net (fo=4, routed)           0.131    -0.300    design_2_i/USB_FIFO_0/inst/rxf_n_sync
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045    -0.255 r  design_2_i/USB_FIFO_0/inst/rd_n_q_i_1/O
                         net (fo=1, routed)           0.000    -0.255    design_2_i/USB_FIFO_0/inst/rd_n_q_i_1_n_0
    SLICE_X0Y15          FDPE                                         r  design_2_i/USB_FIFO_0/inst/rd_n_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.860    -0.809    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDPE                                         r  design_2_i/USB_FIFO_0/inst/rd_n_q_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X0Y15          FDPE (Hold_fdpe_C_D)         0.092    -0.465    design_2_i/USB_FIFO_0/inst/rd_n_q_reg
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.347%)  route 0.096ns (29.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.443 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.096    -0.347    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.099    -0.248 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X0Y15          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.860    -0.809    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDPE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y15          FDPE (Hold_fdpe_C_D)         0.092    -0.479    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.309%)  route 0.188ns (50.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.241    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.042    -0.199 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.860    -0.809    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.107    -0.464    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.716%)  route 0.188ns (50.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/Q
                         net (fo=6, routed)           0.188    -0.241    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[1]
    SLICE_X0Y15          LUT5 (Prop_lut5_I4_O)        0.045    -0.196 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_2_i/USB_FIFO_0/inst/FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.860    -0.809    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.091    -0.480    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.227ns (55.544%)  route 0.182ns (44.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.128    -0.443 r  design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.182    -0.261    design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.099    -0.162 r  design_2_i/USB_FIFO_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    design_2_i/USB_FIFO_0/inst/counter[0]_i_1_n_0
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.860    -0.809    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                         clock pessimism              0.238    -0.571    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.092    -0.479    design_2_i/USB_FIFO_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.034%)  route 0.362ns (71.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.590    -0.572    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/Q
                         net (fo=1, routed)           0.362    -0.069    design_2_i/USB_FIFO_0/inst/rxf_n_meta
    SLICE_X0Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.859    -0.810    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg/C
                         clock pessimism              0.238    -0.572    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.066    -0.506    design_2_i/USB_FIFO_0/inst/rxf_n_sync_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.789%)  route 0.438ns (70.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.264    -0.166    design_2_i/USB_FIFO_0/inst/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.121 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.174     0.054    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X1Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.859    -0.810    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X1Y16          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X1Y16          FDRE (Hold_fdre_C_CE)       -0.039    -0.597    design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.691%)  route 0.440ns (70.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.264    -0.166    design_2_i/USB_FIFO_0/inst/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.121 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.177     0.056    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y17          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.858    -0.811    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y17          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X0Y17          FDRE (Hold_fdre_C_CE)       -0.039    -0.598    design_2_i/USB_FIFO_0/inst/reg_logic_reg[4]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.990%)  route 0.503ns (73.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.264    -0.166    design_2_i/USB_FIFO_0/inst/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.121 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.239     0.119    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.857    -0.812    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y18          FDRE (Hold_fdre_C_CE)       -0.039    -0.599    design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_1_0 rise@0.000ns - clk_out1_design_2_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.990%)  route 0.503ns (73.010%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.591    -0.571    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y15          FDCE                                         r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_2_i/USB_FIFO_0/inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.264    -0.166    design_2_i/USB_FIFO_0/inst/counter_reg_n_0_[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.045    -0.121 r  design_2_i/USB_FIFO_0/inst/reg_logic[7]_i_1/O
                         net (fo=8, routed)           0.239     0.119    design_2_i/USB_FIFO_0/inst/reg_logic0
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  design_2_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    design_2_i/clk_wiz_1/inst/clk_in1_design_2_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    design_2_i/clk_wiz_1/inst/clk_out1_design_2_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  design_2_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=15, routed)          0.857    -0.812    design_2_i/USB_FIFO_0/inst/clk
    SLICE_X0Y18          FDRE                                         r  design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/C
                         clock pessimism              0.252    -0.560    
    SLICE_X0Y18          FDRE (Hold_fdre_C_CE)       -0.039    -0.599    design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.717    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    design_2_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/rd_n_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19      design_2_i/USB_FIFO_0/inst/reg_logic_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19      design_2_i/USB_FIFO_0/inst/reg_logic_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y19      design_2_i/USB_FIFO_0/inst/reg_logic_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/rd_n_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19      design_2_i/USB_FIFO_0/inst/reg_logic_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19      design_2_i/USB_FIFO_0/inst/reg_logic_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y19      design_2_i/USB_FIFO_0/inst/reg_logic_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y16      design_2_i/USB_FIFO_0/inst/reg_logic_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y16      design_2_i/USB_FIFO_0/inst/rxf_n_meta_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18      design_2_i/USB_FIFO_0/inst/reg_logic_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18      design_2_i/USB_FIFO_0/inst/reg_logic_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18      design_2_i/USB_FIFO_0/inst/reg_logic_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y15      design_2_i/USB_FIFO_0/inst/counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_1_0
  To Clock:  clkfbout_design_2_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    design_2_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_2_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



