// Seed: 52821282
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    output tri0 id_3,
    output wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9
);
  assign id_4 = id_7;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output wor  id_2,
    input  wor  id_3,
    output tri1 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  module_0(
      id_3, id_3, id_4, id_4, id_4, id_3, id_3, id_3, id_3, id_3
  );
endmodule
