<?xml version="1.0" encoding="UTF-8"?>
<VHDLModel:VHDLSpecification xmi:version="2.0"
    xmlns:xmi="http://www.omg.org/XMI" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns:VHDLModel="platform:/resource/VHDLModel/model/VHDLModel.ecore#/" name="Example">
  <blocks inputs="#//@blocks.0/@ports.1 #//@blocks.0/@ports.2" name="Example">
    <ports xsi:type="VHDLModel:OutputPort" src="#//@blocks.0/@blocks.0/@outputport"
        block="#//@blocks.0" name="ExternalOutput"/>
    <ports xsi:type="VHDLModel:InputPort" block="#//@blocks.0" name="ExternalInput1"/>
    <ports xsi:type="VHDLModel:InputPort" block="#//@blocks.0" name="ExternalInput2"/>
    <blocks xsi:type="VHDLModel:AndGate" inputs="#//@blocks.0/@blocks.0/@inputport2 #//@blocks.0/@blocks.0/@inputport1"
        >
      <inputport2 src="#//@blocks.0/@ports.2" block="#//@blocks.0/@blocks.0" name="AND.in2"/>
      <inputport1 src="#//@blocks.0/@ports.1" block="#//@blocks.0/@blocks.0" name="AND.in1"/>
      <outputport block="#//@blocks.0/@blocks.0" name="AND.out"/>
    </blocks>
  </blocks>
</VHDLModel:VHDLSpecification>
