INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_7seg_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/walke/Documents/VivadoProjects/FinalProject/finalproject/finalproject.srcs/sim_1/new/cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_sim
