{"hands_on_practices": [{"introduction": "At its core, flash memory stores information by altering the electrical properties of individual cells, effectively behaving like switches. This exercise helps bridge the gap between the abstract logical values of '0' and '1' and their physical representation. By modeling memory cells as simple resistors, you will calculate the voltage on a bit line to see how a digital system can read the stored data, providing insight into the analog nature of digital storage [@problem_id:1936150].", "problem": "In a simplified model of a NOR-structured flash memory array, the state of a memory cell is represented by its electrical resistance. An erased cell acts as a closed switch with a low \"on-resistance\" of $R_{on}$, while a programmed cell acts as an open switch with a high \"off-resistance\" of $R_{off}$.\n\nConsider a single bit line (BL) in such an array. The bit line is connected to a supply voltage $V_{dd}$ through a single pull-up resistor, $R_{pullup}$. Two memory cells, Cell 1 and Cell 2, are connected in parallel between this bit line and ground ($V_{ss} = 0 \\text{ V}$). To read the cells, their respective control lines are asserted, connecting them to the bit line.\n\nSuppose Cell 1 is erased and Cell 2 is programmed. Given the following parameters:\n- Supply Voltage, $V_{dd} = 2.5 \\text{ V}$\n- Pull-up Resistance, $R_{pullup} = 50 \\text{ k}\\Omega$\n- Cell On-Resistance, $R_{on} = 10 \\text{ k}\\Omega$\n- Cell Off-Resistance, $R_{off} = 5.0 \\text{ M}\\Omega$\n\nCalculate the steady-state voltage on the bit line, $V_{BL}$. Express your answer in Volts, rounded to three significant figures.", "solution": "The bit line is driven through a pull-up resistor with two cells to ground; with Cell 1 erased and Cell 2 programmed, the equivalent resistance to ground is the parallel combination of $R_{\\text{on}}$ and $R_{\\text{off}}$:\n$$\nR_{\\text{eq}}=\\left(\\frac{1}{R_{\\text{on}}}+\\frac{1}{R_{\\text{off}}}\\right)^{-1}=\\frac{R_{\\text{on}}R_{\\text{off}}}{R_{\\text{on}}+R_{\\text{off}}}.\n$$\nUsing the given values,\n$$\nR_{\\text{eq}}=\\frac{(10\\times 10^{3})(5.0\\times 10^{6})}{10\\times 10^{3}+5.0\\times 10^{6}}=\\frac{5.0\\times 10^{10}}{5.01\\times 10^{6}}=\\left(\\frac{5.0}{5.01}\\right)\\times 10^{4}\\approx 9.98004\\times 10^{3} \\, \\Omega.\n$$\nThe bit-line voltage is set by the voltage divider:\n$$\nV_{\\text{BL}}=V_{\\text{dd}}\\frac{R_{\\text{eq}}}{R_{\\text{pullup}}+R_{\\text{eq}}}.\n$$\nSubstituting,\n$$\nV_{\\text{BL}}=2.5\\times \\frac{9.98004\\times 10^{3}}{5.0\\times 10^{4}+9.98004\\times 10^{3}}=2.5\\times \\frac{1}{6.01}\\approx 0.415973 \\text{ V},\n$$\nwhich rounds to three significant figures as $0.416$.", "answer": "$$\\boxed{0.416}$$", "id": "1936150"}, {"introduction": "A memory chip contains vast arrays of cells, so a mechanism is needed to select the correct location for a read or write operation. This task falls to decoder circuits, which are fundamental components in any memory system. In this practice, you will design the combinational logic for a row decoder, learning how a binary address is translated into a signal that activates a specific word-line [@problem_id:1936179].", "problem": "A crucial component in a flash memory system is the row decoder, which is responsible for selecting a specific word-line to enable reading or writing to a row of memory cells. Consider a simplified model of a flash memory array that contains four distinct word-lines. We need to design the combinational logic for a 2-to-4 row decoder to manage this array.\n\nThe decoder has three inputs:\n1.  Two address lines, $A_1$ and $A_0$, which together form a 2-bit binary number $(A_1A_0)_2$ that specifies which word-line to select.\n2.  An active-high enable signal, $E$. The decoder is only active when $E$ is at a logic high level (1).\n\nThe decoder has four outputs, corresponding to the four word-lines: $WL_0, WL_1, WL_2, WL_3$.\n\nThe behavior of the decoder is as follows:\n- When the enable signal $E$ is low (0), all four word-line outputs must be low (0).\n- When the enable signal $E$ is high (1), the decoder uses the address inputs $(A_1A_0)_2$ to select exactly one word-line. The selected word-line output is driven high (1), while all other word-line outputs remain low (0).\n- The address $(00)_2$ selects $WL_0$.\n- The address $(01)_2$ selects $WL_1$.\n- The address $(10)_2$ selects $WL_2$.\n- The address $(11)_2$ selects $WL_3$.\n\nYour task is to determine the simplified Boolean logic expressions for each of the four word-line outputs in terms of the inputs $A_1, A_0,$ and $E$. Your final answer should be given as a $1 \\times 4$ row matrix containing the expressions for $WL_0, WL_1, WL_2,$ and $WL_3$ in that specific order. Use an overbar for logical NOT (e.g., $\\overline{A}$), the `+` symbol for logical OR, and juxtaposition for logical AND (e.g., $AB$ represents $A$ AND $B$).", "solution": "The decoder must output all zeros when the enable input is low. In Boolean algebra, this requirement is satisfied by multiplying each output by the enable signal $E$. Therefore, for each word-line $WL_k$ we write $WL_k=E\\cdot f_k(A_1,A_0)$, where $f_k$ evaluates to $1$ only for the address that selects $WL_k$ and is $0$ otherwise.\n\nWith the address $(A_1A_0)_2$:\n- $WL_0$ is selected only when $A_1=0$ and $A_0=0$, which is captured by the minterm $\\overline{A_1}\\overline{A_0}$. Thus $WL_0=E\\overline{A_1}\\overline{A_0}$.\n- $WL_1$ is selected only when $A_1=0$ and $A_0=1$, which is captured by the minterm $\\overline{A_1}A_0$. Thus $WL_1=E\\overline{A_1}A_0$.\n- $WL_2$ is selected only when $A_1=1$ and $A_0=0$, which is captured by the minterm $A_1\\overline{A_0}$. Thus $WL_2=EA_1\\overline{A_0}$.\n- $WL_3$ is selected only when $A_1=1$ and $A_0=1$, which is captured by the minterm $A_1A_0$. Thus $WL_3=EA_1A_0$.\n\nThese expressions are already simplified, as each output is a single minterm gated by $E$. The required $1\\times 4$ row matrix in the order $(WL_0,WL_1,WL_2,WL_3)$ is therefore\n$$\\begin{pmatrix}\nE\\overline{A_{1}}\\overline{A_{0}} & E\\overline{A_{1}}A_{0} & EA_{1}\\overline{A_{0}} & EA_{1}A_{0}\n\\end{pmatrix}.$$", "answer": "$$\\boxed{\\begin{pmatrix}E\\overline{A_{1}}\\overline{A_{0}} & E\\overline{A_{1}}A_{0} & EA_{1}\\overline{A_{0}} & EA_{1}A_{0}\\end{pmatrix}}$$", "id": "1936179"}, {"introduction": "Successfully retrieving data from memory requires precise coordination between the processor and the memory chip, governed by strict timing rules. This exercise moves to a system-level perspective, where you will analyze the timing parameters of a complete read cycle. Mastering this concept is critical for understanding the performance limitations and design requirements for interfacing memory in real-world digital systems [@problem_id:1936145].", "problem": "A microprocessor is interfaced with a parallel NOR flash memory chip. To read a byte of data, the microprocessor's read machine cycle follows a specific sequence. A cycle begins at time $t=0$ when the microprocessor outputs a stable memory address. At a time $T_{assertion}$ after the address is stable, the microprocessor asserts both the Chip Enable ($\\overline{CE}$) and Output Enable ($\\overline{OE}$) signals of the memory chip by driving them low. The microprocessor latches the data at a later time $t_{latch}$. For a successful read, the data from the memory must be stable at the microprocessor's input pins for a setup time $T_{setup}$ before $t_{latch}$ and must remain stable for a hold time $T_{hold}$ after $t_{latch}$. The next read machine cycle can only begin after the memory chip has released the data bus, putting it into a high-impedance state.\n\nHere are the relevant timing parameters for the system:\n\n**Microprocessor and Interface Timing:**\n*   Delay for control signal assertion, $T_{assertion} = 15 \\text{ ns}$\n*   Data setup time requirement, $T_{setup} = 5 \\text{ ns}$\n*   Data hold time requirement, $T_{hold} = 2 \\text{ ns}$\n\n**Flash Memory Specifications:**\n*   Address Access Time, $t_{AA} = 70 \\text{ ns}$: Maximum time from a stable address until valid data output.\n*   Chip Enable Access Time, $t_{CE} = 70 \\text{ ns}$: Maximum time from $\\overline{CE}$ assertion until valid data output.\n*   Output Enable Access Time, $t_{OE} = 35 \\text{ ns}$: Maximum time from $\\overline{OE}$ assertion until valid data output.\n*   Output Disable Time, $t_{DF} = 25 \\text{ ns}$: Maximum time for the data output to become high-impedance after $\\overline{OE}$ is de-asserted.\n\nAssume the microprocessor de-asserts $\\overline{CE}$ and $\\overline{OE}$ simultaneously at the earliest possible moment that satisfies its own data hold time requirement. Calculate the minimum possible duration for one full read machine cycle, which is the time from one address becoming stable to the next.\n\nExpress your answer in nanoseconds (ns).", "solution": "Define the following absolute times within one read cycle:\n- Address becomes stable at $t=0$.\n- $\\overline{CE}$ and $\\overline{OE}$ are asserted at $t_{a}=T_{assertion}$.\n- Valid data appears at $t_{v}$, determined by memory access limits.\n- The processor latches data at $t_{l}$ and must meet its setup and hold requirements.\n- $\\overline{CE}$ and $\\overline{OE}$ are de-asserted at the earliest instant that still meets hold time.\n- The data bus is released (high-impedance) at $t_{Z}$, after the output disable time $t_{DF}$.\n- The next cycle can begin only when the bus is high-impedance, so the minimum cycle time is $T_{\\text{cycle}}^{\\text{min}}=t_{Z}$.\n\nData becomes valid no later than the maximum of the three access paths, each referenced to its own event:\n$$\nt_{v}=\\max\\left\\{t_{AA},\\; t_{a}+t_{CE},\\; t_{a}+t_{OE}\\right\\}.\n$$\nWith $t_{a}=T_{assertion}$, the earliest latch time that satisfies setup is\n$$\nt_{l}^{\\text{min}}=t_{v}+T_{setup}.\n$$\nTo satisfy the hold requirement, the earliest de-assertion is\n$$\nt_{d}^{\\text{min}}=t_{l}^{\\text{min}}+T_{hold}.\n$$\nAfter de-assertion, the memory releases the bus within $t_{DF}$, so\n$$\nt_{Z}=t_{d}^{\\text{min}}+t_{DF}.\n$$\nTherefore, the minimum read cycle time is\n$$\nT_{\\text{cycle}}^{\\text{min}}=t_{Z}.\n$$\n\nSubstitute the given numbers:\n- $t_{a}=T_{assertion}=15\\ \\text{ns}$.\n- $t_{v}=\\max\\{70,\\; 15+70,\\; 15+35\\}\\ \\text{ns}=\\max\\{70,\\; 85,\\; 50\\}\\ \\text{ns}=85\\ \\text{ns}$.\n- $t_{l}^{\\text{min}}=85+5=90\\ \\text{ns}$.\n- $t_{d}^{\\text{min}}=90+2=92\\ \\text{ns}$.\n- $t_{Z}=92+25=117\\ \\text{ns}$.\n\nHence,\n$$\nT_{\\text{cycle}}^{\\text{min}}=117\\ \\text{ns}.\n$$", "answer": "$$\\boxed{117}$$", "id": "1936145"}]}