--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab04_kjb5568_rjl5336.twx lab04_kjb5568_rjl5336.ncd -o
lab04_kjb5568_rjl5336.twr lab04_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab04_kjb5568_rjl5336.ncd
Physical constraint file: lab04_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1821 paths analyzed, 663 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.217ns.
--------------------------------------------------------------------------------

Paths for end point Register0/Flip15/Q (SLICE_X81Y64.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip2/Q (FF)
  Destination:          Register0/Flip15/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.155ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (1.457 - 1.484)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip2/Q to Register0/Flip15/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y93.AQ      Tcko                  0.456   Center_debounce/Flip2/Q
                                                       Center_debounce/Flip2/Q
    SLICE_X64Y83.A1      net (fanout=2)        1.640   Center_debounce/Flip2/Q
    SLICE_X64Y83.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X81Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X81Y64.CLK     Tceck                 0.205   Register0/Flip15/Q
                                                       Register0/Flip15/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.155ns (1.015ns logic, 4.140ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip3/Q (FF)
  Destination:          Register0/Flip15/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.874 - 0.822)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip3/Q to Register0/Flip15/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.DQ      Tcko                  0.456   Center_debounce/Flip3/Q
                                                       Center_debounce/Flip3/Q
    SLICE_X64Y83.A2      net (fanout=1)        0.798   Center_debounce/Flip3/Q
    SLICE_X64Y83.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X81Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X81Y64.CLK     Tceck                 0.205   Register0/Flip15/Q
                                                       Register0/Flip15/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.313ns (1.015ns logic, 3.298ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_steady/Flip/Q (FF)
  Destination:          Register0/Flip15/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.874 - 0.822)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_steady/Flip/Q to Register0/Flip15/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.456   Center_steady/Flip/Q
                                                       Center_steady/Flip/Q
    SLICE_X64Y83.A3      net (fanout=1)        0.510   Center_steady/Flip/Q
    SLICE_X64Y83.AMUX    Tilo                  0.352   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X81Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X81Y64.CLK     Tceck                 0.205   Register0/Flip15/Q
                                                       Register0/Flip15/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.023ns (1.013ns logic, 3.010ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point Register0/Flip16/Q (SLICE_X80Y64.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip2/Q (FF)
  Destination:          Register0/Flip16/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (1.457 - 1.484)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip2/Q to Register0/Flip16/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y93.AQ      Tcko                  0.456   Center_debounce/Flip2/Q
                                                       Center_debounce/Flip2/Q
    SLICE_X64Y83.A1      net (fanout=2)        1.640   Center_debounce/Flip2/Q
    SLICE_X64Y83.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X80Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X80Y64.CLK     Tceck                 0.169   Register0/Flip14/Q
                                                       Register0/Flip16/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (0.979ns logic, 4.140ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip3/Q (FF)
  Destination:          Register0/Flip16/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.874 - 0.822)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip3/Q to Register0/Flip16/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.DQ      Tcko                  0.456   Center_debounce/Flip3/Q
                                                       Center_debounce/Flip3/Q
    SLICE_X64Y83.A2      net (fanout=1)        0.798   Center_debounce/Flip3/Q
    SLICE_X64Y83.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X80Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X80Y64.CLK     Tceck                 0.169   Register0/Flip14/Q
                                                       Register0/Flip16/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (0.979ns logic, 3.298ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_steady/Flip/Q (FF)
  Destination:          Register0/Flip16/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.874 - 0.822)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_steady/Flip/Q to Register0/Flip16/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.456   Center_steady/Flip/Q
                                                       Center_steady/Flip/Q
    SLICE_X64Y83.A3      net (fanout=1)        0.510   Center_steady/Flip/Q
    SLICE_X64Y83.AMUX    Tilo                  0.352   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X80Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X80Y64.CLK     Tceck                 0.169   Register0/Flip14/Q
                                                       Register0/Flip16/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.977ns logic, 3.010ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point Register0/Flip14/Q (SLICE_X80Y64.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip2/Q (FF)
  Destination:          Register0/Flip14/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (1.457 - 1.484)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip2/Q to Register0/Flip14/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y93.AQ      Tcko                  0.456   Center_debounce/Flip2/Q
                                                       Center_debounce/Flip2/Q
    SLICE_X64Y83.A1      net (fanout=2)        1.640   Center_debounce/Flip2/Q
    SLICE_X64Y83.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X80Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X80Y64.CLK     Tceck                 0.169   Register0/Flip14/Q
                                                       Register0/Flip14/Q
    -------------------------------------------------  ---------------------------
    Total                                      5.119ns (0.979ns logic, 4.140ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_debounce/Flip3/Q (FF)
  Destination:          Register0/Flip14/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.874 - 0.822)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_debounce/Flip3/Q to Register0/Flip14/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y83.DQ      Tcko                  0.456   Center_debounce/Flip3/Q
                                                       Center_debounce/Flip3/Q
    SLICE_X64Y83.A2      net (fanout=1)        0.798   Center_debounce/Flip3/Q
    SLICE_X64Y83.AMUX    Tilo                  0.354   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X80Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X80Y64.CLK     Tceck                 0.169   Register0/Flip14/Q
                                                       Register0/Flip14/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (0.979ns logic, 3.298ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Center_steady/Flip/Q (FF)
  Destination:          Register0/Flip14/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.987ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.874 - 0.822)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Center_steady/Flip/Q to Register0/Flip14/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y83.AQ      Tcko                  0.456   Center_steady/Flip/Q
                                                       Center_steady/Flip/Q
    SLICE_X64Y83.A3      net (fanout=1)        0.510   Center_steady/Flip/Q
    SLICE_X64Y83.AMUX    Tilo                  0.352   Center_steady/Flip/Q
                                                       Center_steady/Q1
    SLICE_X80Y64.CE      net (fanout=15)       2.500   Center_corrected
    SLICE_X80Y64.CLK     Tceck                 0.169   Register0/Flip14/Q
                                                       Register0/Flip14/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.987ns (0.977ns logic, 3.010ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Register5/Q_7 (SLICE_X71Y72.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register5/count_7 (FF)
  Destination:          Register5/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register5/count_7 to Register5/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y72.DQ      Tcko                  0.141   Register5/count<7>
                                                       Register5/count_7
    SLICE_X71Y72.DX      net (fanout=2)        0.067   Register5/count<7>
    SLICE_X71Y72.CLK     Tckdi       (-Th)     0.078   Register5/count<7>
                                                       Register5/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.063ns logic, 0.067ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point Register5/Q_6 (SLICE_X71Y72.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register5/count_6 (FF)
  Destination:          Register5/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register5/count_6 to Register5/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y72.CQ      Tcko                  0.141   Register5/count<7>
                                                       Register5/count_6
    SLICE_X71Y72.CX      net (fanout=2)        0.067   Register5/count<6>
    SLICE_X71Y72.CLK     Tckdi       (-Th)     0.076   Register5/count<7>
                                                       Register5/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.065ns logic, 0.067ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point Register5/Q_4 (SLICE_X71Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Register5/count_4 (FF)
  Destination:          Register5/Q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Register5/count_4 to Register5/Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y72.AQ      Tcko                  0.141   Register5/count<7>
                                                       Register5/count_4
    SLICE_X71Y72.AX      net (fanout=2)        0.067   Register5/count<4>
    SLICE_X71Y72.CLK     Tckdi       (-Th)     0.075   Register5/count<7>
                                                       Register5/Q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.066ns logic, 0.067ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Register4/count<3>/CLK
  Logical resource: Register4/count_0/CK
  Location pin: SLICE_X58Y79.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Register4/count<3>/CLK
  Logical resource: Register4/count_0/CK
  Location pin: SLICE_X58Y79.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.217|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1821 paths, 0 nets, and 392 connections

Design statistics:
   Minimum period:   5.217ns{1}   (Maximum frequency: 191.681MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 28 15:38:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



