###################################################################

# Created by write_sdc for scenario [FUNC_WORST] on Tue May 9 17:24:50 2023

###################################################################
set sdc_version 2.1

set_units -time ps -resistance kOhm -capacitance fF -voltage V -current mA
#set_operating_conditions -analysis_type on_chip_variation typical_1.00 -library lib224_b0m_6t_108pp_base_hp_psss_0p765v_125c_tttt_ctyp_ccslnt
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_rvalid_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_intg_error_q_reg]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_]
#set_max_time_borrow 0 [get_cells u_mem_tlul_u_sram]
create_clock [get_ports clk_i_PAD]  -period 2500  -waveform {0 1250}
set_clock_latency 500  [get_clocks clk_i_PAD]
set_clock_uncertainty 150  [get_clocks clk_i_PAD]
set_clock_transition -max -rise 200 [get_clocks clk_i_PAD]
set_clock_transition -max -fall 200 [get_clocks clk_i_PAD]
set_clock_transition -min -rise 200 [get_clocks clk_i_PAD]
set_clock_transition -min -fall 200 [get_clocks clk_i_PAD]
group_path -weight 5  -name REG2REG  -from [list [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_intg_error_q_reg] [get_cells u_mem_tlul_u_sram] [get_cells u_mem_tlul_rvalid_reg]]  -to [list [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__1__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__3__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__5__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__6_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__7__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__14__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__16__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__17_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__18__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__19_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__20__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__21_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__22__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__23_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__24__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__25_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__26_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__27__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__28_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__29__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__30_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__31__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__32_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__33__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__34_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__35__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__36_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__37__u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__38_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_reg_0__39_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__2_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__3__u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_reg_0__4_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__0__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__2__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__3_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__4__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__5_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__6__u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__7_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__8_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__9_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__10_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__11_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__12_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__13_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__14_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__15_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_reg_0__16_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_rptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_0_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_wptr_o_reg_1_] [get_cells u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst_reg] [get_cells u_mem_tlul_u_tlul_adapter_sram_intg_error_q_reg] [get_cells u_mem_tlul_u_sram] [get_cells u_mem_tlul_rvalid_reg]]
group_path -name COMB  -from [list [get_ports clk_i_PAD] [get_ports rst_ni_PAD] [get_ports en_ifetch_PAD] [get_ports tl_valid_PAD] [get_ports read_PAD] [get_ports {waddr_PAD[3]}] [get_ports {waddr_PAD[2]}] [get_ports {waddr_PAD[1]}] [get_ports {waddr_PAD[0]}] [get_ports {wdata_PAD[3]}] [get_ports {wdata_PAD[2]}] [get_ports {wdata_PAD[1]}] [get_ports {wdata_PAD[0]}] [get_ports {raddr_PAD[3]}] [get_ports {raddr_PAD[2]}] [get_ports {raddr_PAD[1]}] [get_ports {raddr_PAD[0]}]]  -to [list [get_ports {rdata_PAD[3]}] [get_ports {rdata_PAD[2]}] [get_ports {rdata_PAD[1]}] [get_ports {rdata_PAD[0]}] [get_ports rvalid_PAD]]
group_path -name INPUTS  -from [list [get_ports rst_ni_PAD] [get_ports en_ifetch_PAD] [get_ports tl_valid_PAD] [get_ports read_PAD] [get_ports {waddr_PAD[3]}] [get_ports {waddr_PAD[2]}] [get_ports {waddr_PAD[1]}] [get_ports {waddr_PAD[0]}] [get_ports {wdata_PAD[3]}] [get_ports {wdata_PAD[2]}] [get_ports {wdata_PAD[1]}] [get_ports {wdata_PAD[0]}] [get_ports {raddr_PAD[3]}] [get_ports {raddr_PAD[2]}] [get_ports {raddr_PAD[1]}] [get_ports {raddr_PAD[0]}]]
group_path -name OUTPUTS  -to [list [get_ports {rdata_PAD[3]}] [get_ports {rdata_PAD[2]}] [get_ports {rdata_PAD[1]}] [get_ports {rdata_PAD[0]}] [get_ports rvalid_PAD]]
set_input_delay -clock clk_i_PAD  1500  [get_ports clk_i_PAD]
set_input_delay -clock clk_i_PAD  1500  [get_ports rst_ni_PAD]
set_input_delay -clock clk_i_PAD  1500  [get_ports en_ifetch_PAD]
set_input_delay -clock clk_i_PAD  1500  [get_ports tl_valid_PAD]
set_input_delay -clock clk_i_PAD  1500  [get_ports read_PAD]
set_input_delay -clock clk_i_PAD  1500  [get_ports {waddr_PAD[3]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {waddr_PAD[2]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {waddr_PAD[1]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {waddr_PAD[0]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {wdata_PAD[3]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {wdata_PAD[2]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {wdata_PAD[1]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {wdata_PAD[0]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {raddr_PAD[3]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {raddr_PAD[2]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {raddr_PAD[1]}]
set_input_delay -clock clk_i_PAD  1500  [get_ports {raddr_PAD[0]}]
set_output_delay -clock clk_i_PAD  1500  [get_ports {rdata_PAD[3]}]
set_output_delay -clock clk_i_PAD  1500  [get_ports {rdata_PAD[2]}]
set_output_delay -clock clk_i_PAD  1500  [get_ports {rdata_PAD[1]}]
set_output_delay -clock clk_i_PAD  1500  [get_ports {rdata_PAD[0]}]
set_output_delay -clock clk_i_PAD  1500  [get_ports rvalid_PAD]
#set_load 0.218402  [get_nets clk_i_PAD]
#set_resistance 0.0319392  [get_nets clk_i_PAD]
#set_load 0.234983  [get_nets rst_ni_PAD]
#set_resistance 0.0343509  [get_nets rst_ni_PAD]
#set_load 0.228603  [get_nets en_ifetch_PAD]
#set_resistance 0.0334889  [get_nets en_ifetch_PAD]
#set_load 0.291105  [get_nets tl_valid_PAD]
#set_resistance 0.0424481  [get_nets tl_valid_PAD]
#set_load 0.323514  [get_nets read_PAD]
#set_resistance 0.046154  [get_nets read_PAD]
#set_load 0.958629  [get_nets {waddr_PAD[3]}]
#set_resistance 0.138654  [get_nets {waddr_PAD[3]}]
#set_load 0.960117  [get_nets {waddr_PAD[2]}]
#set_resistance 0.138874  [get_nets {waddr_PAD[2]}]
#set_load 0.939286  [get_nets {waddr_PAD[1]}]
#set_resistance 0.135793  [get_nets {waddr_PAD[1]}]
#set_load 0.940774  [get_nets {waddr_PAD[0]}]
#set_resistance 0.136014  [get_nets {waddr_PAD[0]}]
#set_load 0.934823  [get_nets {wdata_PAD[3]}]
#set_resistance 0.135133  [get_nets {wdata_PAD[3]}]
#set_load 0.951189  [get_nets {wdata_PAD[2]}]
#set_resistance 0.137554  [get_nets {wdata_PAD[2]}]
#set_load 0.415457  [get_nets {wdata_PAD[1]}]
#set_resistance 0.0609139  [get_nets {wdata_PAD[1]}]
#set_load 0.398877  [get_nets {wdata_PAD[0]}]
#set_resistance 0.0585022  [get_nets {wdata_PAD[0]}]
#set_load 0.326489  [get_nets {raddr_PAD[3]}]
#set_resistance 0.0465941  [get_nets {raddr_PAD[3]}]
#set_load 0.338392  [get_nets {raddr_PAD[2]}]
#set_resistance 0.0483547  [get_nets {raddr_PAD[2]}]
#set_load 0.329465  [get_nets {raddr_PAD[1]}]
#set_resistance 0.0470343  [get_nets {raddr_PAD[1]}]
#set_load 0.342856  [get_nets {raddr_PAD[0]}]
#set_resistance 0.0490149  [get_nets {raddr_PAD[0]}]
#set_load 0.348808  [get_nets {rdata_PAD[3]}]
#set_resistance 0.0498952  [get_nets {rdata_PAD[3]}]
#set_load 0.332441  [get_nets {rdata_PAD[2]}]
#set_resistance 0.0474744  [get_nets {rdata_PAD[2]}]
#set_load 0.350295  [get_nets {rdata_PAD[1]}]
#set_resistance 0.0501153  [get_nets {rdata_PAD[1]}]
#set_load 0.359223  [get_nets {rdata_PAD[0]}]
#set_resistance 0.0514358  [get_nets {rdata_PAD[0]}]
#set_load 0.391956  [get_nets rvalid_PAD]
#set_resistance 0.0562774  [get_nets rvalid_PAD]
#set_load 2.87731  [get_nets read]
#set_resistance 0.357665  [get_nets read]
#set_load 2.36234  [get_nets {raddr[3]}]
#set_resistance 0.338126  [get_nets {raddr[3]}]
#set_load 2.55102  [get_nets {raddr[2]}]
#set_resistance 0.365221  [get_nets {raddr[2]}]
#set_load 2.61377  [get_nets {raddr[1]}]
#set_resistance 0.374453  [get_nets {raddr[1]}]
#set_load 2.4954  [get_nets {raddr[0]}]
#set_resistance 0.357386  [get_nets {raddr[0]}]
#set_load 2.50173  [get_nets {waddr[3]}]
#set_resistance 0.360172  [get_nets {waddr[3]}]
#set_load 2.7053  [get_nets {waddr[2]}]
#set_resistance 0.389483  [get_nets {waddr[2]}]
#set_load 2.76805  [get_nets {waddr[1]}]
#set_resistance 0.398715  [get_nets {waddr[1]}]
#set_load 2.64419  [get_nets {waddr[0]}]
#set_resistance 0.38085  [get_nets {waddr[0]}]
#set_load 6.42599  [get_nets rst_ni]
#set_resistance 0.51525  [get_nets rst_ni]
#set_load 7.89865  [get_nets clk_i]
#set_resistance 0.553148  [get_nets clk_i]
#set_load 0.831273  [get_nets n_30_net__3_]
#set_resistance 0.12045  [get_nets n_30_net__3_]
#set_load 0.189383  [get_nets n_30_net__2_]
#set_resistance 0.0272071  [get_nets n_30_net__2_]
#set_load 0.877709  [get_nets n_30_net__1_]
#set_resistance 0.126976  [get_nets n_30_net__1_]
#set_load 2.51265  [get_nets {u_mem_tlul_rdata[0]}]
#set_resistance 0.364533  [get_nets {u_mem_tlul_rdata[0]}]
#set_load 2.54645  [get_nets {u_mem_tlul_rdata[1]}]
#set_resistance 0.369109  [get_nets {u_mem_tlul_rdata[1]}]
#set_load 2.5557  [get_nets {u_mem_tlul_rdata[2]}]
#set_resistance 0.369888  [get_nets {u_mem_tlul_rdata[2]}]
#set_load 2.48705  [get_nets {u_mem_tlul_rdata[3]}]
#set_resistance 0.359734  [get_nets {u_mem_tlul_rdata[3]}]
#set_load 1.21013  [get_nets {u_mem_tlul_rdata[4]}]
#set_resistance 0.177593  [get_nets {u_mem_tlul_rdata[4]}]
#set_load 1.41672  [get_nets {u_mem_tlul_rdata[5]}]
#set_resistance 0.207051  [get_nets {u_mem_tlul_rdata[5]}]
#set_load 0.52584  [get_nets {u_mem_tlul_rdata[6]}]
#set_resistance 0.0759356  [get_nets {u_mem_tlul_rdata[6]}]
#set_load 0.439483  [get_nets {u_mem_tlul_rdata[7]}]
#set_resistance 0.0635754  [get_nets {u_mem_tlul_rdata[7]}]
#set_load 0.598654  [get_nets {u_mem_tlul_rdata[8]}]
#set_resistance 0.0883451  [get_nets {u_mem_tlul_rdata[8]}]
#set_load 0.636058  [get_nets {u_mem_tlul_rdata[9]}]
#set_resistance 0.0939327  [get_nets {u_mem_tlul_rdata[9]}]
#set_load 0.321187  [get_nets {u_mem_tlul_rdata[10]}]
#set_resistance 0.0471665  [get_nets {u_mem_tlul_rdata[10]}]
#set_load 0.565367  [get_nets {u_mem_tlul_rdata[11]}]
#set_resistance 0.0819917  [get_nets {u_mem_tlul_rdata[11]}]
#set_load 0.54806  [get_nets {u_mem_tlul_rdata[12]}]
#set_resistance 0.0796031  [get_nets {u_mem_tlul_rdata[12]}]
#set_load 0.554076  [get_nets {u_mem_tlul_rdata[13]}]
#set_resistance 0.0806066  [get_nets {u_mem_tlul_rdata[13]}]
#set_load 0.458239  [get_nets {u_mem_tlul_rdata[14]}]
#set_resistance 0.066729  [get_nets {u_mem_tlul_rdata[14]}]
#set_load 0.405731  [get_nets {u_mem_tlul_rdata[15]}]
#set_resistance 0.0591944  [get_nets {u_mem_tlul_rdata[15]}]
#set_load 0.269514  [get_nets {u_mem_tlul_rdata[16]}]
#set_resistance 0.0391553  [get_nets {u_mem_tlul_rdata[16]}]
#set_load 0.214268  [get_nets {u_mem_tlul_rdata[17]}]
#set_resistance 0.0310445  [get_nets {u_mem_tlul_rdata[17]}]
#set_load 0.133606  [get_nets {u_mem_tlul_rdata[18]}]
#set_resistance 0.0195204  [get_nets {u_mem_tlul_rdata[18]}]
#set_load 0.298805  [get_nets {u_mem_tlul_rdata[19]}]
#set_resistance 0.0433799  [get_nets {u_mem_tlul_rdata[19]}]
#set_load 0.165248  [get_nets {u_mem_tlul_rdata[20]}]
#set_resistance 0.0242196  [get_nets {u_mem_tlul_rdata[20]}]
#set_load 0.382402  [get_nets {u_mem_tlul_rdata[21]}]
#set_resistance 0.0553616  [get_nets {u_mem_tlul_rdata[21]}]
#set_load 0.143943  [get_nets {u_mem_tlul_rdata[22]}]
#set_resistance 0.0209304  [get_nets {u_mem_tlul_rdata[22]}]
#set_load 0.252375  [get_nets {u_mem_tlul_rdata[23]}]
#set_resistance 0.0366729  [get_nets {u_mem_tlul_rdata[23]}]
#set_load 0.313449  [get_nets {u_mem_tlul_rdata[24]}]
#set_resistance 0.0462048  [get_nets {u_mem_tlul_rdata[24]}]
#set_load 0.167662  [get_nets {u_mem_tlul_rdata[25]}]
#set_resistance 0.0246521  [get_nets {u_mem_tlul_rdata[25]}]
#set_load 0.338084  [get_nets {u_mem_tlul_rdata[26]}]
#set_resistance 0.0495883  [get_nets {u_mem_tlul_rdata[26]}]
#set_load 0.241979  [get_nets {u_mem_tlul_rdata[27]}]
#set_resistance 0.0352969  [get_nets {u_mem_tlul_rdata[27]}]
#set_load 0.368749  [get_nets {u_mem_tlul_rdata[28]}]
#set_resistance 0.0538645  [get_nets {u_mem_tlul_rdata[28]}]
#set_load 0.966432  [get_nets {u_mem_tlul_rdata[29]}]
#set_resistance 0.141314  [get_nets {u_mem_tlul_rdata[29]}]
#set_load 0.412853  [get_nets {u_mem_tlul_rdata[30]}]
#set_resistance 0.0600642  [get_nets {u_mem_tlul_rdata[30]}]
#set_load 0.750142  [get_nets {u_mem_tlul_rdata[31]}]
#set_resistance 0.11023  [get_nets {u_mem_tlul_rdata[31]}]
#set_load 0.774876  [get_nets {u_mem_tlul_wdata[0]}]
#set_resistance 0.113554  [get_nets {u_mem_tlul_wdata[0]}]
#set_load 0.700082  [get_nets {u_mem_tlul_wdata[1]}]
#set_resistance 0.101213  [get_nets {u_mem_tlul_wdata[1]}]
#set_load 0.744885  [get_nets {u_mem_tlul_wdata[2]}]
#set_resistance 0.1078  [get_nets {u_mem_tlul_wdata[2]}]
#set_load 0.719497  [get_nets {u_mem_tlul_wdata[3]}]
#set_resistance 0.103992  [get_nets {u_mem_tlul_wdata[3]}]
#set_load 0.931372  [get_nets {u_mem_tlul_addr[0]}]
#set_resistance 0.135737  [get_nets {u_mem_tlul_addr[0]}]
#set_load 1.07652  [get_nets {u_mem_tlul_addr[1]}]
#set_resistance 0.156765  [get_nets {u_mem_tlul_addr[1]}]
#set_load 1.03163  [get_nets {u_mem_tlul_addr[2]}]
#set_resistance 0.150174  [get_nets {u_mem_tlul_addr[2]}]
#set_load 0.942791  [get_nets {u_mem_tlul_addr[3]}]
#set_resistance 0.137345  [get_nets {u_mem_tlul_addr[3]}]
#set_load 0.117713  [get_nets u_mem_tlul__0_net_]
#set_resistance 0.0173786  [get_nets u_mem_tlul__0_net_]
#set_load 0.127179  [get_nets u_mem_tlul_rvalid]
#set_resistance 0.0183927  [get_nets u_mem_tlul_rvalid]
#set_load 2.21152  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_resistance 0.321945  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[0]}]
#set_load 0.542845  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_resistance 0.0781953  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[4]}]
#set_load 0.402144  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_resistance 0.0584103  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[5]}]
#set_load 0.732887  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_resistance 0.107611  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[6]}]
#set_load 0.689899  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_resistance 0.101481  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[7]}]
#set_load 0.482502  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_resistance 0.0704591  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[8]}]
#set_load 0.399689  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_resistance 0.0583495  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[9]}]
#set_load 0.841593  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_resistance 0.122349  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[10]}]
#set_load 0.566274  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_resistance 0.0831263  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[11]}]
#set_load 0.312723  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_resistance 0.0456767  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[12]}]
#set_load 0.33583  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_resistance 0.0491646  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[13]}]
#set_load 0.485767  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_resistance 0.0700838  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[14]}]
#set_load 0.494741  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_resistance 0.0713629  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[15]}]
#set_load 0.321886  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_resistance 0.0472705  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[16]}]
#set_load 0.263916  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_resistance 0.038819  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[17]}]
#set_load 0.424386  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_resistance 0.0620453  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[18]}]
#set_load 0.145539  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_resistance 0.021327  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[19]}]
#set_load 0.218286  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_resistance 0.0316765  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[20]}]
#set_load 0.305438  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_resistance 0.0449949  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[21]}]
#set_load 0.287657  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_resistance 0.0420753  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[22]}]
#set_load 0.183082  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_resistance 0.0267196  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[23]}]
#set_load 0.183865  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_resistance 0.0264973  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[24]}]
#set_load 0.5925  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_resistance 0.0848515  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[25]}]
#set_load 0.637868  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_resistance 0.0920052  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[26]}]
#set_load 0.456763  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_resistance 0.0652801  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[27]}]
#set_load 0.498816  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_resistance 0.0718428  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[28]}]
#set_load 0.669312  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_resistance 0.0980907  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[29]}]
#set_load 0.335899  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_resistance 0.0483271  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[30]}]
#set_load 0.165086  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_resistance 0.0238013  [get_nets {u_mem_tlul_u_tlul_adapter_sram_rdata_tlword[31]}]
#set_load 0.617624  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__0_]
#set_resistance 0.0890882  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__0_]
#set_load 0.108871  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__1_]
#set_resistance 0.0160703  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__1_]
#set_load 0.482707  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__2_]
#set_resistance 0.0694189  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__2_]
#set_load 0.405648  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__3_]
#set_resistance 0.0585759  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_data__3_]
#set_load 3.45428  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_valid_]
#set_resistance 0.392114  [get_nets u_mem_tlul_u_tlul_adapter_sram_tl_i_int_a_valid_]
#set_load 0.0748004  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0108526  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.155815  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.022771  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.661443  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_resistance 0.0950874  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[12]}]
#set_load 0.0915597  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_resistance 0.013233  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[13]}]
#set_load 0.454662  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_resistance 0.0661491  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[14]}]
#set_load 0.391896  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_resistance 0.0568548  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[15]}]
#set_load 0.905763  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_resistance 0.132954  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_storage_rdata[16]}]
#set_load 0.517926  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0752491  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.216546  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0309553  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.464694  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0672257  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.47986  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0691229  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.554515  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.0801312  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_under_rst]
#set_load 2.21621  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_resistance 0.322234  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[1]}]
#set_load 0.951554  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_resistance 0.137617  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[2]}]
#set_load 0.759988  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_resistance 0.110196  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[3]}]
#set_load 1.06858  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_resistance 0.153813  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_storage_rdata[4]}]
#set_load 0.348737  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0505439  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.20214  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.0293801  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.239332  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0347641  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.396676  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0570606  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 1.39434  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_resistance 0.205343  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_under_rst]
#set_load 1.39086  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_resistance 0.203043  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[0]}]
#set_load 0.178053  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_resistance 0.0258394  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[8]}]
#set_load 0.343886  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_resistance 0.0492624  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[9]}]
#set_load 0.182612  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_resistance 0.0262436  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[10]}]
#set_load 0.452106  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_resistance 0.0645415  [get_nets {u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_storage_rdata[11]}]
#set_load 0.646365  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_resistance 0.0929188  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_rptr_value_0_]
#set_load 0.765995  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_resistance 0.11035  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_wptr_value_0_]
#set_load 0.349094  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_resistance 0.0501114  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_rptr_1_]
#set_load 0.221362  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_resistance 0.0326556  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_fifo_wptr_1_]
#set_load 0.0500733  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_resistance 0.00719737  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_under_rst]
#set_load 0.211404  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.030324  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.346843  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0498372  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_rspfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.409491  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0587114  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.0710779  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.010397  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_sramreqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.286634  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_resistance 0.0412213  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N25]
#set_load 0.26246  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_resistance 0.0381015  [get_nets u_mem_tlul_u_tlul_adapter_sram_u_reqfifo_gen_normal_fifo_u_fifo_cnt_N11]
#set_load 0.0737267  [get_nets n113]
#set_resistance 0.0105912  [get_nets n113]
#set_load 0.219534  [get_nets n116]
#set_resistance 0.0321194  [get_nets n116]
#set_load 0.14805  [get_nets n119]
#set_resistance 0.0218578  [get_nets n119]
#set_load 0.0765198  [get_nets n122]
#set_resistance 0.0112439  [get_nets n122]
#set_load 0.720739  [get_nets n125]
#set_resistance 0.102979  [get_nets n125]
#set_load 0.541994  [get_nets n126]
#set_resistance 0.0773891  [get_nets n126]
#set_load 0.213215  [get_nets n174]
#set_resistance 0.0304595  [get_nets n174]
#set_load 0.1072  [get_nets n207]
#set_resistance 0.0154643  [get_nets n207]
#set_load 0.643692  [get_nets n208]
#set_resistance 0.0943712  [get_nets n208]
#set_load 1.97594  [get_nets n213]
#set_resistance 0.283029  [get_nets n213]
#set_load 2.17767  [get_nets n214]
#set_resistance 0.31508  [get_nets n214]
#set_load 1.906  [get_nets n215]
#set_resistance 0.273292  [get_nets n215]
#set_load 2.33672  [get_nets n216]
#set_resistance 0.335028  [get_nets n216]
#set_load 0.00918436  [get_nets n218]
#set_resistance 0.00130949  [get_nets n218]
#set_load 0.491009  [get_nets n220]
#set_resistance 0.0716163  [get_nets n220]
#set_load 0.0370843  [get_nets n221]
#set_resistance 0.00491882  [get_nets n221]
#set_load 0.140404  [get_nets n223]
#set_resistance 0.0200733  [get_nets n223]
#set_load 0.0833595  [get_nets n225]
#set_resistance 0.0119997  [get_nets n225]
#set_load 0.509032  [get_nets n226]
#set_resistance 0.0672786  [get_nets n226]
#set_load 0.193606  [get_nets n227]
#set_resistance 0.028476  [get_nets n227]
#set_load 1.06971  [get_nets n228]
#set_resistance 0.15726  [get_nets n228]
#set_load 0.0144457  [get_nets n229]
#set_resistance 0.00210109  [get_nets n229]
#set_load 0.294055  [get_nets n230]
#set_resistance 0.0422988  [get_nets n230]
#set_load 0.0688083  [get_nets n231]
#set_resistance 0.00989525  [get_nets n231]
#set_load 0.370005  [get_nets n232]
#set_resistance 0.0536536  [get_nets n232]
#set_load 0.34223  [get_nets n234]
#set_resistance 0.0351535  [get_nets n234]
#set_load 0.544871  [get_nets n238]
#set_resistance 0.0784161  [get_nets n238]
#set_load 0.318285  [get_nets n239]
#set_resistance 0.0461405  [get_nets n239]
#set_load 0.0987442  [get_nets n241]
#set_resistance 0.0141789  [get_nets n241]
#set_load 0.234607  [get_nets n242]
#set_resistance 0.0310526  [get_nets n242]
#set_load 0.224662  [get_nets n243]
#set_resistance 0.0297431  [get_nets n243]
#set_load 0.128933  [get_nets n244]
#set_resistance 0.0183888  [get_nets n244]
#set_load 0.167841  [get_nets n245]
#set_resistance 0.0245264  [get_nets n245]
#set_load 2.28429  [get_nets n246]
#set_resistance 0.33001  [get_nets n246]
#set_load 1.8933  [get_nets n247]
#set_resistance 0.275361  [get_nets n247]
#set_load 0.53987  [get_nets n248]
#set_resistance 0.077763  [get_nets n248]
#set_load 0.206451  [get_nets n249]
#set_resistance 0.0296846  [get_nets n249]
#set_load 0.273352  [get_nets n250]
#set_resistance 0.040165  [get_nets n250]
#set_load 0.829481  [get_nets n251]
#set_resistance 0.119456  [get_nets n251]
#set_load 0.43138  [get_nets n252]
#set_resistance 0.0623458  [get_nets n252]
#set_load 0.539414  [get_nets n253]
#set_resistance 0.0783573  [get_nets n253]
#set_load 0.150743  [get_nets n254]
#set_resistance 0.0220187  [get_nets n254]
#set_load 0.334717  [get_nets n255]
#set_resistance 0.048031  [get_nets n255]
#set_load 0.148042  [get_nets n256]
#set_resistance 0.0217637  [get_nets n256]
#set_load 1.93705  [get_nets n257]
#set_resistance 0.283229  [get_nets n257]
#set_load 1.62153  [get_nets n258]
#set_resistance 0.169016  [get_nets n258]
#set_load 0.890088  [get_nets n259]
#set_resistance 0.0912895  [get_nets n259]
#set_load 2.75992  [get_nets n260]
#set_resistance 0.328824  [get_nets n260]
#set_load 1.65589  [get_nets n261]
#set_resistance 0.172694  [get_nets n261]
#set_load 0.556632  [get_nets n264]
#set_resistance 0.0816473  [get_nets n264]
#set_load 0.446255  [get_nets n265]
#set_resistance 0.0525104  [get_nets n265]
#set_load 2.97391  [get_nets n266]
#set_resistance 0.353599  [get_nets n266]
#set_load 0.453597  [get_nets n267]
#set_resistance 0.0570354  [get_nets n267]
#set_load 0.0243502  [get_nets n269]
#set_resistance 0.00357675  [get_nets n269]
#set_load 0.474339  [get_nets n270]
#set_resistance 0.0595843  [get_nets n270]
#set_load 0.0280911  [get_nets n271]
#set_resistance 0.0040473  [get_nets n271]
#set_load 0.430913  [get_nets n272]
#set_resistance 0.0488798  [get_nets n272]
#set_load 0.967148  [get_nets n275]
#set_resistance 0.137929  [get_nets n275]
#set_load 1.74298  [get_nets n276]
#set_resistance 0.176894  [get_nets n276]
#set_load 3.71987  [get_nets n277]
#set_resistance 0.442688  [get_nets n277]
#set_load 1.16075  [get_nets n278]
#set_resistance 0.119433  [get_nets n278]
#set_load 0.318637  [get_nets n279]
#set_resistance 0.0468105  [get_nets n279]
#set_load 0.60484  [get_nets n280]
#set_resistance 0.0798789  [get_nets n280]
#set_load 0.609846  [get_nets n281]
#set_resistance 0.0771231  [get_nets n281]
#set_load 0.86673  [get_nets n282]
#set_resistance 0.0975574  [get_nets n282]
#set_load 0.0166237  [get_nets n284]
#set_resistance 0.00240987  [get_nets n284]
#set_load 0.388563  [get_nets n285]
#set_resistance 0.0570912  [get_nets n285]
#set_load 0.36394  [get_nets n286]
#set_resistance 0.0536757  [get_nets n286]
#set_load 1.07981  [get_nets n287]
#set_resistance 0.155838  [get_nets n287]
#set_load 0.788497  [get_nets n288]
#set_resistance 0.114769  [get_nets n288]
#set_load 0.00553171  [get_nets n290]
#set_resistance 0.000803695  [get_nets n290]
#set_load 0.174848  [get_nets n292]
#set_resistance 0.0251413  [get_nets n292]
#set_load 0.0387121  [get_nets n293]
#set_resistance 0.00557905  [get_nets n293]
#set_load 0.0239666  [get_nets n295]
#set_resistance 0.00345924  [get_nets n295]
#set_load 0.0221554  [get_nets n296]
#set_resistance 0.00321356  [get_nets n296]
#set_load 0.0203434  [get_nets n298]
#set_resistance 0.00296006  [get_nets n298]
#set_load 0.281322  [get_nets n299]
#set_resistance 0.0402113  [get_nets n299]
#set_load 0.011092  [get_nets n300]
#set_resistance 0.00160617  [get_nets n300]
#set_load 0.0203434  [get_nets n302]
#set_resistance 0.00296006  [get_nets n302]
#set_load 0.0221554  [get_nets n303]
#set_resistance 0.00321356  [get_nets n303]
#set_load 0.0313619  [get_nets n304]
#set_resistance 0.00450637  [get_nets n304]
#set_load 0.245146  [get_nets n305]
#set_resistance 0.0355006  [get_nets n305]
#set_load 0.711841  [get_nets n306]
#set_resistance 0.0958577  [get_nets n306]
#set_load 0.00918436  [get_nets n308]
#set_resistance 0.00130949  [get_nets n308]
#set_load 0.0221554  [get_nets n309]
#set_resistance 0.00321356  [get_nets n309]
#set_load 0.0313619  [get_nets n310]
#set_resistance 0.00450637  [get_nets n310]
#set_load 0.0147161  [get_nets n312]
#set_resistance 0.00211319  [get_nets n312]
#set_load 0.0129518  [get_nets n313]
#set_resistance 0.00188127  [get_nets n313]
#set_load 0.0609382  [get_nets n314]
#set_resistance 0.00869511  [get_nets n314]
#set_load 0.313345  [get_nets n316]
#set_resistance 0.0447211  [get_nets n316]
#set_load 0.387123  [get_nets n317]
#set_resistance 0.0553888  [get_nets n317]
#set_load 0.106093  [get_nets n318]
#set_resistance 0.0151414  [get_nets n318]
#set_load 0.0392172  [get_nets n319]
#set_resistance 0.00560477  [get_nets n319]
#set_load 0.0767216  [get_nets n320]
#set_resistance 0.0109439  [get_nets n320]
#set_load 0.0767216  [get_nets n321]
#set_resistance 0.0109439  [get_nets n321]
#set_load 0.135622  [get_nets n322]
#set_resistance 0.0195526  [get_nets n322]
