Assertion report generated on: 11-Apr-2024 07:53:13 PM

Assertion summary report for design: can_btl
############################################

   Target     | Total | Passed | Failed | Vacuous | Hit | Miss
------------- | ----- | ------ | ------ | ------- | --- | ----
  hard_sync   |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
sample_point  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
 sampled_bit  |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
sampled_bit_q |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 
  tx_point    |  N/A  |  N/A   |  N/A   |   N/A   | N/A | N/A 


Resource usage summary report for the desing: can_btl
#####################################################

      Phase       | Time (in [H]H:MM:SS:UUUUUU) | Memory (in MB)
----------------- | --------------------------- | --------------
V Parse & Ranking |       0:00:02.502607        |     905.28    
   Simulation     |       0:00:02.030435        |     969.78    
     D Parse      |       0:00:11.694283        |     974.83    
     Mining       |       0:00:20.161712        |     974.83    
     Overall      |       0:00:49.066595        |     974.83    
