{"vcs1":{"timestamp_begin":1769660777.119587653, "rt":6.24, "ut":5.93, "st":0.18}}
{"vcselab":{"timestamp_begin":1769660783.413027078, "rt":0.29, "ut":0.22, "st":0.06}}
{"link":{"timestamp_begin":1769660783.741187590, "rt":0.24, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769660776.862309124}
{"VCS_COMP_START_TIME": 1769660776.862309124}
{"VCS_COMP_END_TIME": 1769660784.055168937}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352632}}
{"vcselab": {"peak_mem": 173708}}
