<html>
<head>
<title>RISC-V External Debug Support</title>
</head>
<body>

<table>
<tr><th colspan=2>Metadata Table</th></tr>
<tr><th>Manual Type</th><td> debug</td></tr>
<tr><th>Spec Revision</th><td> 0.13.2</td></tr>
<tr><th>Spec Release Date</th><td> 2019-03-25</td></tr>
<tr><th>Git Revision</th><td> task_group_vote-4-g4e0bb0f</td></tr>
<tr><th>Git URL</th><td><a href=https://github.com/riscv/riscv-debug-spec.git>https://github.com/riscv/riscv-debug-spec.git</a></td></tr>
<tr><th>Source</th><td>hwbp_registers.tex</td></tr>
<tr><th>Conversion Date</th><td>2023/09/28</td></tr>
<tr><th>License</th><td><a href=https://creativecommons.org/licenses/by/4.0/>CC-by-4.0</a></td></tr>
</table>


<p>The trigger registers are only accessible in machine and Debug Mode to
prevent untrusted user code from causing entry into Debug Mode without the
OS’s permission.</p>
<p>In this section XLEN means MXLEN when in M-mode, and DXLEN when in Debug Mode.
Note that this makes several of the fields in <span><span>tdata1</span></span>move around based
on the current execution mode and value of MXLEN.</p>
<p><span>|r|L|</span>
Value &amp; Description<br />
0 &amp; Raise a breakpoint exception. (Used when software wants to use the
trigger module without an external debugger attached.)<br />
1 &amp; Enter Debug Mode. (Only supported when the trigger’s is 1.)<br />
2 – 5 &amp; Reserved for use by the trace specification.<br />
other &amp; Reserved for future use.<br />
</p>
<table>
<thead>
<tr class="header">
<th style="text-align: right;">Address</th>
<th style="text-align: left;">Name</th>
<th style="text-align: left;">Page</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: right;">0x7a0</td>
<td style="text-align: left;">Trigger Select (<span>tselect</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7a1</td>
<td style="text-align: left;">Trigger Data 1 (<span>tdata1</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: right;">0x7a1</td>
<td style="text-align: left;">Match Control (<span>mcontrol</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7a1</td>
<td style="text-align: left;">Instruction Count (<span>icount</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: right;">0x7a1</td>
<td style="text-align: left;">Interrupt Trigger (<span>itrigger</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7a1</td>
<td style="text-align: left;">Exception Trigger (<span>etrigger</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: right;">0x7a2</td>
<td style="text-align: left;">Trigger Data 2 (<span>tdata2</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7a3</td>
<td style="text-align: left;">Trigger Data 3 (<span>tdata3</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: right;">0x7a3</td>
<td style="text-align: left;">Trigger Extra (RV32) (<span>textra32</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7a3</td>
<td style="text-align: left;">Trigger Extra (RV64) (<span>textra64</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: right;">0x7a4</td>
<td style="text-align: left;">Trigger Info (<span>tinfo</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7a5</td>
<td style="text-align: left;">Trigger Control (<span>tcontrol</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: right;">0x7a8</td>
<td style="text-align: left;">Machine Context (<span>mcontext</span>)</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: right;">0x7aa</td>
<td style="text-align: left;">Supervisor Context (<span>scontext</span>)</td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<h2 id="trigger-select-tselect-at-0x7a0">Trigger Select (<span>tselect</span>, at 0x7a0)</h2>
<p><span id="tselect" label="tselect">[tselect]</span>
This register determines which trigger is accessible through the other
trigger registers. The set of accessible triggers must start at 0, and
be contiguous.</p>
<p>Writes of values greater than or equal to the number of supported
triggers may result in a different value in this register than what was
written. To verify that what they wrote is a valid index, debuggers can
read back the value and check that <span><span>tselect</span></span>holds what they wrote.</p>
<p>Since triggers can be used both by Debug Mode and M-mode, the debugger
must restore this register if it modifies it.</p>
<p><img src="hwbp_registers_00.svg" alt="image" /></p>
<h2 id="trigger-data-1-tdata1-at-0x7a1">Trigger Data 1 (<span>tdata1</span>, at 0x7a1)</h2>
<p><span id="tdata1" label="tdata1">[tdata1]</span></p>
<p><img src="hwbp_registers_01.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="type" label="type">[type]</span>
|type|</td>
<td style="text-align: left;"><p>0: There is no trigger at this <span><span>tselect</span></span>.</p>
<p>1: The trigger is a legacy SiFive address match trigger. These
should not be implemented and aren’t further documented here.</p>
<p>2: The trigger is an address/data match trigger. The remaining bits
in this register act as described in <span><span>mcontrol</span></span>.</p>
<p>3: The trigger is an instruction count trigger. The remaining bits
in this register act as described in <span><span>icount</span></span>.</p>
<p>4: The trigger is an interrupt trigger. The remaining bits
in this register act as described in <span><span>itrigger</span></span>.</p>
<p>5: The trigger is an exception trigger. The remaining bits
in this register act as described in <span><span>etrigger</span></span>.</p>
<p>15: This trigger exists (so enumeration shouldn’t terminate), but
is not currently available.</p>
<p>Other values are reserved for future use.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">Preset</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="dmode" label="dmode">[dmode]</span>
|dmode|</td>
<td style="text-align: left;"><p>0: Both Debug and M-mode can write the <span>tdata</span> registers at the
selected <span><span>tselect</span></span>.</p>
<p>1: Only Debug Mode can write the <span>tdata</span> registers at the
selected <span><span>tselect</span></span>. Writes from other modes are ignored.</p>
<p>This bit is only writable from Debug Mode.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="data" label="data">[data]</span>
|data|</td>
<td style="text-align: left;">Trigger-specific data.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">Preset</td>
</tr>
</tbody>
</table>
<h2 id="trigger-data-2-tdata2-at-0x7a2">Trigger Data 2 (<span>tdata2</span>, at 0x7a2)</h2>
<p><span id="tdata2" label="tdata2">[tdata2]</span>
Trigger-specific data.</p>
<p>If XLEN is less than DXLEN, writes to this register are sign-extended.</p>
<p><img src="hwbp_registers_02.svg" alt="image" /></p>
<h2 id="trigger-data-3-tdata3-at-0x7a3">Trigger Data 3 (<span>tdata3</span>, at 0x7a3)</h2>
<p><span id="tdata3" label="tdata3">[tdata3]</span>
Trigger-specific data.</p>
<p>If XLEN is less than DXLEN, writes to this register are sign-extended.</p>
<p><img src="hwbp_registers_03.svg" alt="image" /></p>
<h2 id="trigger-info-tinfo-at-0x7a4">Trigger Info (<span>tinfo</span>, at 0x7a4)</h2>
<p><span id="tinfo" label="tinfo">[tinfo]</span></p>
<p>This entire register is read-only.</p>
<p><img src="hwbp_registers_04.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="info" label="info">[info]</span>
|info|</td>
<td style="text-align: left;"><p>One bit for each possible enumerated in <span><span>tdata1</span></span>. Bit N
corresponds to type N. If the bit is set, then that type is
supported by the currently selected trigger.</p>
<p>If the currently selected trigger doesn’t exist, this field
contains 1.</p>
<p>If is not writable, this register may be unimplemented, in
which case reading it causes an illegal instruction exception. In
this case the debugger can read the only supported type from
<span><span>tdata1</span></span>.</p></td>
<td style="text-align: center;">R</td>
<td style="text-align: left;">Preset</td>
</tr>
</tbody>
</table>
<h2 id="trigger-control-tcontrol-at-0x7a5">Trigger Control (<span>tcontrol</span>, at 0x7a5)</h2>
<p><span id="tcontrol" label="tcontrol">[tcontrol]</span>
This optional register is one solution to a problem regarding triggers
with action=0 firing in M-mode trap handlers. See
Section <a href="trigger.html#sec:mmtrigger" data-reference-type="ref" data-reference="sec:mmtrigger">[sec:mmtrigger]</a> for more details.</p>
<p><img src="hwbp_registers_05.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="mpte" label="mpte">[mpte]</span>
|mpte|</td>
<td style="text-align: left;"><p>M-mode previous trigger enable field.</p>
<p>When a trap into M-mode is taken, is set to the value of
.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="mte" label="mte">[mte]</span>
|mte|</td>
<td style="text-align: left;"><p>M-mode trigger enable field.</p>
<p>0: Triggers with action=0 do not match/fire while the hart is in M-mode.</p>
<p>1: Triggers do match/fire while the hart is in M-mode.</p>
<p>When a trap into M-mode is taken, is set to 0. When <span>
mret</span> is executed, is set to the value of .</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="machine-context-mcontext-at-0x7a8">Machine Context (<span>mcontext</span>, at 0x7a8)</h2>
<p><span id="mcontext" label="mcontext">[mcontext]</span>
This register is only writable in M mode and Debug Mode.</p>
<p><img src="hwbp_registers_06.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="mcontext" label="mcontext">[mcontext]</span>
|mcontext|</td>
<td style="text-align: left;"><p>Machine mode software can write a context number to this register,
which can be used to set triggers that only fire in that specific
context.</p>
<p>An implementation may tie any number of upper bits in this field to
0. It’s recommended to implement no more than 6 bits on RV32, and
13 on RV64.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="supervisor-context-scontext-at-0x7aa">Supervisor Context (<span>scontext</span>, at 0x7aa)</h2>
<p><span id="scontext" label="scontext">[scontext]</span>
This register is only writable in S mode, M mode and Debug Mode.</p>
<p><img src="hwbp_registers_07.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="data" label="data">[data]</span>
|data|</td>
<td style="text-align: left;"><p>Supervisor mode software can write a context number to this
register, which can be used to set triggers that only fire in that
specific context.</p>
<p>An implementation may tie any number of high bits in this field to
0. It’s recommended to implement no more than 16 bits on RV32, and
34 on RV64.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="match-control-mcontrol-at-0x7a1">Match Control (<span>mcontrol</span>, at 0x7a1)</h2>
<p><span id="mcontrol" label="mcontrol">[mcontrol]</span>
This register is accessible as <span><span>tdata1</span></span>when is 2.</p>
<p>Address and data trigger implementation are heavily dependent on how
the processor core is implemented. To accommodate various
implementations, execute, load, and store address/data triggers may fire at
whatever point in time is most convenient for the implementation.
The debugger may request specific timings as described in .
Table <a href="hwbp_registers.html#tab:hwbp_timing" data-reference-type="ref" data-reference="tab:hwbp_timing">[tab:hwbp_timing]</a> suggests timings for the best user experience.</p>
<table>
<thead>
<tr class="header">
<th style="text-align: right;">Match Type</th>
<th style="text-align: left;">Suggested Trigger Timing</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: right;">Execute Address</td>
<td style="text-align: left;">Before</td>
</tr>
<tr class="even">
<td style="text-align: right;">Execute Instruction</td>
<td style="text-align: left;">Before</td>
</tr>
<tr class="odd">
<td style="text-align: right;">Execute Address+Instruction</td>
<td style="text-align: left;">Before</td>
</tr>
<tr class="even">
<td style="text-align: right;">Load Address</td>
<td style="text-align: left;">Before</td>
</tr>
<tr class="odd">
<td style="text-align: right;">Load Data</td>
<td style="text-align: left;">After</td>
</tr>
<tr class="even">
<td style="text-align: right;">Load Address+Data</td>
<td style="text-align: left;">After</td>
</tr>
<tr class="odd">
<td style="text-align: right;">Store Address</td>
<td style="text-align: left;">Before</td>
</tr>
<tr class="even">
<td style="text-align: right;">Store Data</td>
<td style="text-align: left;">Before</td>
</tr>
<tr class="odd">
<td style="text-align: right;">Store Address+Data</td>
<td style="text-align: left;">Before</td>
</tr>
</tbody>
</table>
<p><span id="tab:hwbp_timing" label="tab:hwbp_timing">[tab:hwbp_timing]</span></p>
<p>This trigger type may be limited to address comparisons (is
always 0) only. If that is the case, then <span><span>tdata2</span></span>must be able to
hold all valid virtual addresses but it need not be capable of holding
other values.</p>
<p><img src="hwbp_registers_08.svg" alt="image" /></p>
<p><img src="hwbp_registers_09.svg" alt="image" /></p>
<p><img src="hwbp_registers_10.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="maskmax" label="maskmax">[maskmax]</span>
|maskmax|</td>
<td style="text-align: left;">Specifies the largest naturally aligned powers-of-two (NAPOT) range
supported by the hardware when is 1. The value is the
logarithm base 2 of the
number of bytes in that range. A value of 0 indicates that only
exact value matches are supported (one byte range). A value of 63
corresponds to the maximum NAPOT range, which is <span class="math inline">2<sup>63</sup></span> bytes in
size.</td>
<td style="text-align: center;">R</td>
<td style="text-align: left;">Preset</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="sizehi" label="sizehi">[sizehi]</span>
|sizehi|</td>
<td style="text-align: left;">This field only exists if XLEN is greater than 32. In that case it
extends . If it does not exist then hardware operates as if
the field contains 0.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="hit" label="hit">[hit]</span>
|hit|</td>
<td style="text-align: left;">If this optional bit is implemented, the hardware sets it when this
trigger matches. The trigger’s user can set or clear it at any
time. It is used to determine which
trigger(s) matched. If the bit is not implemented, it is always 0
and writing it has no effect.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="select" label="select">[select]</span>
|select|</td>
<td style="text-align: left;"><p>0: Perform a match on the virtual address.</p>
<p>1: Perform a match on the data value loaded or stored, or the
instruction executed.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="timing" label="timing">[timing]</span>
|timing|</td>
<td style="text-align: left;"><p>0: The action for this trigger will be taken just before the
instruction that triggered it is executed, but after all preceding
instructions are committed.</p>
<p>1: The action for this trigger will be taken after the instruction
that triggered it is executed. It should be taken before the next
instruction is executed, but it is better to implement triggers and
not implement that suggestion than to not implement them at all.</p>
<p>Most hardware will only implement one timing or the other, possibly
dependent on , , , and . This bit
primarily exists for the hardware to communicate to the debugger
what will happen. Hardware may implement the bit fully writable, in
which case the debugger has a little more control.</p>
<p>Data load triggers with of 0 will result in the same load
happening again when the debugger lets the hart run. For data load
triggers, debuggers must first attempt to set the breakpoint with
of 1.</p>
<p>A chain of triggers that don’t all have the same value
will never fire (unless consecutive instructions match the
appropriate triggers).</p>
<p>If a trigger with of 0 matches, it is
implementation-dependent whether that prevents a trigger with
of 1 matching as well.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="sizelo" label="sizelo">[sizelo]</span>
|sizelo|</td>
<td style="text-align: left;"><p>This field contains the 2 low bits of . The high bits come
from . The combined value is interpreted as follows:</p>
<p>0: The trigger will attempt to match against an access of any size.
The behavior is only well-defined if <span class="math inline">|<em>s</em><em>e</em><em>l</em><em>e</em><em>c</em><em>t</em>| = 0</span>, or if the access
size is XLEN.</p>
<p>1: The trigger will only match against 8-bit memory accesses.</p>
<p>2: The trigger will only match against 16-bit memory accesses or
execution of 16-bit instructions.</p>
<p>3: The trigger will only match against 32-bit memory accesses or
execution of 32-bit instructions.</p>
<p>4: The trigger will only match against execution of 48-bit instructions.</p>
<p>5: The trigger will only match against 64-bit memory accesses or
execution of 64-bit instructions.</p>
<p>6: The trigger will only match against execution of 80-bit instructions.</p>
<p>7: The trigger will only match against execution of 96-bit instructions.</p>
<p>8: The trigger will only match against execution of 112-bit instructions.</p>
<p>9: The trigger will only match against 128-bit memory accesses or
execution of 128-bit instructions.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="action" label="action">[action]</span>
|action|</td>
<td style="text-align: left;">The action to take when the trigger fires. The values are explained
in Table <a href="hwbp_registers.html#tab:action" data-reference-type="ref" data-reference="tab:action">[tab:action]</a>.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="chain" label="chain">[chain]</span>
|chain|</td>
<td style="text-align: left;"><p>0: When this trigger matches, the configured action is taken.</p>
<p>1: While this trigger does not match, it prevents the trigger with
the next index from matching.</p>
<p>A trigger chain starts on the first trigger with <span class="math inline">|<em>c</em><em>h</em><em>a</em><em>i</em><em>n</em>| = 1</span> after
a trigger with <span class="math inline">|<em>c</em><em>h</em><em>a</em><em>i</em><em>n</em>| = 0</span>, or simply on the first trigger if that
has <span class="math inline">|<em>c</em><em>h</em><em>a</em><em>i</em><em>n</em>| = 1</span>. It ends on the first trigger after that which has
<span class="math inline">|<em>c</em><em>h</em><em>a</em><em>i</em><em>n</em>| = 0</span>. This final trigger is part of the chain. The action
on all but the final trigger is ignored. The action on that final
trigger will be taken if and only if all the triggers in the chain
match at the same time.</p>
<p>Because affects the next trigger, hardware must zero it in
writes to <span><span>mcontrol</span></span>that set to 0 if the next trigger has
of 1.
In addition hardware should ignore writes to <span><span>mcontrol</span></span>that set
to 1 if the previous trigger has both of 0 and
of 1. Debuggers must avoid the latter case by checking
on the previous trigger if they’re writing <span><span>mcontrol</span></span>.</p>
<p>Implementations that wish to limit the maximum length of a trigger
chain (eg. to meet timing requirements) may do so by zeroing
in writes to <span><span>mcontrol</span></span>that would make the chain too long.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="match" label="match">[match]</span>
|match|</td>
<td style="text-align: left;"><p>0: Matches when the value equals <span><span>tdata2</span></span>.</p>
<p>1: Matches when the top M bits of the value match the top M bits of
<span><span>tdata2</span></span>. M is XLEN-1 minus the index of the least-significant
bit containing 0 in <span><span>tdata2</span></span>.</p>
<p>2: Matches when the value is greater than (unsigned) or equal to
<span><span>tdata2</span></span>.</p>
<p>3: Matches when the value is less than (unsigned) <span><span>tdata2</span></span>.</p>
<p>4: Matches when the lower half of the value equals the lower half
of <span><span>tdata2</span></span>after the lower half of the value is ANDed with the
upper half of <span><span>tdata2</span></span>.</p>
<p>5: Matches when the upper half of the value equals the lower half
of <span><span>tdata2</span></span>after the upper half of the value is ANDed with the
upper half of <span><span>tdata2</span></span>.</p>
<p>Other values are reserved for future use.</p></td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="m" label="m">[m]</span>
|m|</td>
<td style="text-align: left;">When set, enable this trigger in M-mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="s" label="s">[s]</span>
|s|</td>
<td style="text-align: left;">When set, enable this trigger in S-mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="u" label="u">[u]</span>
|u|</td>
<td style="text-align: left;">When set, enable this trigger in U-mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="execute" label="execute">[execute]</span>
|execute|</td>
<td style="text-align: left;">When set, the trigger fires on the virtual address or opcode of an
instruction that is executed.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="store" label="store">[store]</span>
|store|</td>
<td style="text-align: left;">When set, the trigger fires on the virtual address or data of a store.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="load" label="load">[load]</span>
|load|</td>
<td style="text-align: left;">When set, the trigger fires on the virtual address or data of a load.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="instruction-count-icount-at-0x7a1">Instruction Count (<span>icount</span>, at 0x7a1)</h2>
<p><span id="icount" label="icount">[icount]</span>
This register is accessible as <span><span>tdata1</span></span>when is 3.</p>
<p>CUSTOMTAGBEGINCOMMENTARY
This trigger type is intended to be used as a single
step that’s useful both for external debuggers and for software monitor
programs. For that case it is not necessary to support greater
than
1. The only two combinations of the mode bits that are useful in those
scenarios are by itself, or , , and all set.</p>
<p>If the hardware limits to 1, and changes mode bits instead of
decrementing , this register can be implemented with just 2
bits. One for , and one for and tied together. If
only the external debugger or only a software monitor needs to be
supported, a single bit is enough.</p>
</div>
<p><img src="hwbp_registers_11.svg" alt="image" /></p>
<p><img src="hwbp_registers_12.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="hit" label="hit">[hit]</span>
|hit|</td>
<td style="text-align: left;">If this optional bit is implemented, the hardware sets it when this
trigger matches. The trigger’s user can set or clear it at any
time. It is used to determine which
trigger(s) matched. If the bit is not implemented, it is always 0
and writing it has no effect.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="count" label="count">[count]</span>
|count|</td>
<td style="text-align: left;">When count is decremented to 0, the trigger fires. Instead of
changing from 1 to 0, it is also acceptable for hardware to
clear , , and . This allows to be hard-wired
to 1 if this register just exists for single step.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">1</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="m" label="m">[m]</span>
|m|</td>
<td style="text-align: left;">When set, every instruction completed or exception taken in M-mode decrements
by 1.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="s" label="s">[s]</span>
|s|</td>
<td style="text-align: left;">When set, every instruction completed or exception taken in S-mode decrements
by 1.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="u" label="u">[u]</span>
|u|</td>
<td style="text-align: left;">When set, every instruction completed or exception taken in U-mode decrements
by 1.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="action" label="action">[action]</span>
|action|</td>
<td style="text-align: left;">The action to take when the trigger fires. The values are explained
in Table <a href="hwbp_registers.html#tab:action" data-reference-type="ref" data-reference="tab:action">[tab:action]</a>.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="interrupt-trigger-itrigger-at-0x7a1">Interrupt Trigger (<span>itrigger</span>, at 0x7a1)</h2>
<p><span id="itrigger" label="itrigger">[itrigger]</span>
This register is accessible as <span><span>tdata1</span></span>when is 4.</p>
<p>This trigger may fire on any of the interrupts configurable in <span>mie</span>
(described in the Privileged Spec). The interrupts to fire on are
configured by setting the same bit in <span><span>tdata2</span></span>as would be set in
<span>mie</span>to enable the interrupt.</p>
<p>Hardware may only support a subset of interrupts for this trigger. A
debugger must read back <span><span>tdata2</span></span>after writing it to confirm the
requested functionality is actually supported.</p>
<p>The trigger only fires if the hart takes a trap because of the
interrupt. (E.g. it does not fire when a timer interrupt occurs but that
interrupt is not enabled in <span>mie</span>.)</p>
<p>When the trigger fires, all CSRs are updated as defined by the
Privileged Spec, and the requested action is taken just before the
first instruction of the interrupt/exception handler is executed.</p>
<p><img src="hwbp_registers_13.svg" alt="image" /></p>
<p><img src="hwbp_registers_14.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="hit" label="hit">[hit]</span>
|hit|</td>
<td style="text-align: left;">If this optional bit is implemented, the hardware sets it when this
trigger matches. The trigger’s user can set or clear it at any
time. It is used to determine which
trigger(s) matched. If the bit is not implemented, it is always 0
and writing it has no effect.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="m" label="m">[m]</span>
|m|</td>
<td style="text-align: left;">When set, enable this trigger for interrupts that are taken from M
mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="s" label="s">[s]</span>
|s|</td>
<td style="text-align: left;">When set, enable this trigger for interrupts that are taken from S
mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="u" label="u">[u]</span>
|u|</td>
<td style="text-align: left;">When set, enable this trigger for interrupts that are taken from U
mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="action" label="action">[action]</span>
|action|</td>
<td style="text-align: left;">The action to take when the trigger fires. The values are explained
in Table <a href="hwbp_registers.html#tab:action" data-reference-type="ref" data-reference="tab:action">[tab:action]</a>.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="exception-trigger-etrigger-at-0x7a1">Exception Trigger (<span>etrigger</span>, at 0x7a1)</h2>
<p><span id="etrigger" label="etrigger">[etrigger]</span>
This register is accessible as <span><span>tdata1</span></span>when is 5.</p>
<p>This trigger may fire on up to XLEN of the Exception Codes defined in
<span>mcause</span>(described in the Privileged Spec, with Interrupt=0). Those
causes are configured by writing the corresponding bit in <span><span>tdata2</span></span>.
(E.g. to trap on an illegal instruction, the debugger sets bit 2 in
<span><span>tdata2</span></span>.)</p>
<p>Hardware may support only a subset of exceptions. A debugger must read
back <span><span>tdata2</span></span>after writing it to confirm the requested functionality
is actually supported.</p>
<p>When the trigger fires, all CSRs are updated as defined by the
Privileged Spec, and the requested action is taken just before the
first instruction of the interrupt/exception handler is executed.</p>
<p><img src="hwbp_registers_15.svg" alt="image" /></p>
<p><img src="hwbp_registers_16.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="hit" label="hit">[hit]</span>
|hit|</td>
<td style="text-align: left;">If this optional bit is implemented, the hardware sets it when this
trigger matches. The trigger’s user can set or clear it at any
time. It is used to determine which
trigger(s) matched. If the bit is not implemented, it is always 0
and writing it has no effect.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="m" label="m">[m]</span>
|m|</td>
<td style="text-align: left;">When set, enable this trigger for exceptions that are taken from M
mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="s" label="s">[s]</span>
|s|</td>
<td style="text-align: left;">When set, enable this trigger for exceptions that are taken from S
mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="u" label="u">[u]</span>
|u|</td>
<td style="text-align: left;">When set, enable this trigger for exceptions that are taken from U
mode.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="action" label="action">[action]</span>
|action|</td>
<td style="text-align: left;">The action to take when the trigger fires. The values are explained
in Table <a href="hwbp_registers.html#tab:action" data-reference-type="ref" data-reference="tab:action">[tab:action]</a>.</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="trigger-extra-rv32-textra32-at-0x7a3">Trigger Extra (RV32) (<span>textra32</span>, at 0x7a3)</h2>
<p><span id="textra32" label="textra32">[textra32]</span>
This register is accessible as <span><span>tdata3</span></span>when is 2, 3, 4, or
5.</p>
<p>All functionality in this register is optional. The <span class="math inline">|<em>v</em><em>a</em><em>l</em><em>u</em><em>e</em>|</span> bits may
tie any number of upper bits to 0. The <span class="math inline">|<em>s</em><em>e</em><em>l</em><em>e</em><em>c</em><em>t</em>|</span> bits may only support
0 (ignore).</p>
<p><img src="hwbp_registers_17.svg" alt="image" /></p>
<table>
<thead>
<tr class="header">
<th style="text-align: left;">Field</th>
<th style="text-align: left;">Description</th>
<th style="text-align: center;">Access</th>
<th style="text-align: left;">Reset</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;"></td>
<td style="text-align: center;"></td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="mvalue" label="mvalue">[mvalue]</span>
|mvalue|</td>
<td style="text-align: left;">Data used together with .</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="mselect" label="mselect">[mselect]</span>
|mselect|</td>
<td style="text-align: left;"><p>0: Ignore .</p>
<p>1: This trigger will only match if the low bits of
<span><span>mcontext</span></span>equal .</p></td>
<td style="text-align: center;">WARL</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="even">
<td style="text-align: left;"><span id="svalue" label="svalue">[svalue]</span>
|svalue|</td>
<td style="text-align: left;">Data used together with .</td>
<td style="text-align: center;">R/W</td>
<td style="text-align: left;">0</td>
</tr>
<tr class="odd">
<td style="text-align: left;"><span id="sselect" label="sselect">[sselect]</span>
|sselect|</td>
<td style="text-align: left;"><p>0: Ignore .</p>
<p>1: This trigger will only match if the low bits of
<span><span>scontext</span></span>equal .</p>
<p>2: This trigger will only match if in <span>satp</span>
equals the lower ASIDMAX (defined in the Privileged Spec) bits of
.</p></td>
<td style="text-align: center;">WARL</td>
<td style="text-align: left;">0</td>
</tr>
</tbody>
</table>
<h2 id="trigger-extra-rv64-textra64-at-0x7a3">Trigger Extra (RV64) (<span>textra64</span>, at 0x7a3)</h2>
<p><span id="textra64" label="textra64">[textra64]</span>
This is the layout of <span>textra</span> if XLEN is 64. The fields are defined
above, in <span><span>textra32</span></span>.</p>
<p><img src="hwbp_registers_18.svg" alt="image" /></p>
<p><img src="hwbp_registers_19.svg" alt="image" /></p>

</body>
</html>
