# Lab 3 - Counters and Shifters I Report

106033233 資工大四 周聖諺

---

## Lab 3 - 1: $1/2^{27}$ Frequency Divider

### Design Specification

[Source Code](./lab3_1/)

Input: rst_n, clk

Output: clk_out

### Design Implementation



**Boolean Equation:**


**Verilog Code**

```verilog

```

**I/O Pin Assignment**

| I/O | clk | rst_n | clk_out |
|-----|----|-----|-----|
| LOC | W5 | V17 | U16 |

**Block Diagram**

![Lab 3-1 Logic Diagram](img/lab3-1_diag.jpg)

## Lab 3 - 2: Count-for-50M Frequency Divider

### Design Specification

[Source Code](./lab3_2/)

Input: rst_n, clk

Output: clk_out

### Design Implementation



**Boolean Equation:**


**Verilog Code**

```verilog

```

**I/O Pin Assignment**

| I/O | clk | rst_n | clk_out |
|-----|----|-----|-----|
| LOC | W5 | V17 | U16 |

**Block Diagram**

![Lab 3-2 Logic Diagram](img/lab3-2_diag.jpg)

