Reading OpenROAD database at '/home/g/my_designs/eth_phy_1g/runs/RUN_2026-02-12_20-25-23/37-openroad-repairantennas/1-diodeinsertion/eth_phy_1g.odb'…
Reading library file at '/home/g/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/h0ldzjka94yryiq8yxbxmwargpnmwhx6-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   eth_phy_1g
Die area:                 ( 0 0 ) ( 40335 51055 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     102
Number of terminals:      24
Number of snets:          2
Number of nets:           81

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 45.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1936.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 338.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 39.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 49.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 118 pins.
[INFO DRT-0081]   Complete 39 unique inst patterns.
[INFO DRT-0084]   Complete 31 groups.
#scanned instances     = 102
#unique  instances     = 45
#stdCellGenAp          = 983
#stdCellValidPlanarAp  = 12
#stdCellValidViaAp     = 740
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 190
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 136.12 (MB), peak = 135.98 (MB)

[INFO DRT-0157] Number of guides:     415

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 5 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 142.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 106.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 60.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 17.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 202 vertical wires in 1 frboxes and 123 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 16 vertical wires in 1 frboxes and 30 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.23 (MB), peak = 136.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.29 (MB), peak = 137.11 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 143.30 (MB).
[INFO DRT-0199]   Number of violations = 13.
Viol/Layer        met1   met2   met3
Metal Spacing        1      1      1
Short               10      0      0
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 499.79 (MB), peak = 499.56 (MB)
Total wire length = 1119 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 496 um.
Total wire length on LAYER met2 = 480 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 374.
Up-via summary (total 374):

----------------------
 FR_MASTERSLICE      0
            li1    182
           met1    172
           met2     20
           met3      0
           met4      0
----------------------
                   374


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 13 violations.
    elapsed time = 00:00:00, memory = 499.86 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 500.84 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        3
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.96 (MB), peak = 500.68 (MB)
Total wire length = 1126 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 500 um.
Total wire length on LAYER met2 = 479 um.
Total wire length on LAYER met3 = 146 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 382.
Up-via summary (total 382):

----------------------
 FR_MASTERSLICE      0
            li1    182
           met1    180
           met2     20
           met3      0
           met4      0
----------------------
                   382


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 500.96 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 500.96 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 500.96 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 500.96 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 503.78 (MB), peak = 503.43 (MB)
Total wire length = 1122 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 490 um.
Total wire length on LAYER met2 = 484 um.
Total wire length on LAYER met3 = 147 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 383.
Up-via summary (total 383):

----------------------
 FR_MASTERSLICE      0
            li1    182
           met1    181
           met2     20
           met3      0
           met4      0
----------------------
                   383


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 503.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 503.78 (MB), peak = 503.43 (MB)
Total wire length = 1123 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 490 um.
Total wire length on LAYER met2 = 485 um.
Total wire length on LAYER met3 = 147 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 385.
Up-via summary (total 385):

----------------------
 FR_MASTERSLICE      0
            li1    182
           met1    183
           met2     20
           met3      0
           met4      0
----------------------
                   385


[INFO DRT-0198] Complete detail routing.
Total wire length = 1123 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 490 um.
Total wire length on LAYER met2 = 485 um.
Total wire length on LAYER met3 = 147 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 385.
Up-via summary (total 385):

----------------------
 FR_MASTERSLICE      0
            li1    182
           met1    183
           met2     20
           met3      0
           met4      0
----------------------
                   385


[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 503.78 (MB), peak = 503.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Buffer                                    4      15.01
  Clock buffer                              3      75.07
  Timing Repair Buffer                     28     166.41
  Inverter                                 11      41.29
  Sequential cell                           8     200.19
  Multi-Input combinational cell           16     121.37
  Total                                   102     709.43
Writing OpenROAD database to '/home/g/my_designs/eth_phy_1g/runs/RUN_2026-02-12_20-25-23/39-openroad-detailedrouting/eth_phy_1g.odb'…
Writing netlist to '/home/g/my_designs/eth_phy_1g/runs/RUN_2026-02-12_20-25-23/39-openroad-detailedrouting/eth_phy_1g.nl.v'…
Writing powered netlist to '/home/g/my_designs/eth_phy_1g/runs/RUN_2026-02-12_20-25-23/39-openroad-detailedrouting/eth_phy_1g.pnl.v'…
Writing layout to '/home/g/my_designs/eth_phy_1g/runs/RUN_2026-02-12_20-25-23/39-openroad-detailedrouting/eth_phy_1g.def'…
Writing timing constraints to '/home/g/my_designs/eth_phy_1g/runs/RUN_2026-02-12_20-25-23/39-openroad-detailedrouting/eth_phy_1g.sdc'…
