mem_init(pri_mem, 0x80000400, 0x8, ALL_ZERO);
mem_load(pri_mem, 0x80000400, "sdp_1x1x1_pass_through_int8.dat");
mem_init(pri_mem, 0x90000040, 0x8, ALL_ZERO);
reg_write(NVDLA_SDP.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_OFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_PERF_LUT_LO_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_CHANNEL_0, 0x0);
reg_write(NVDLA_SDP.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_ALU_SRC_VALUE_0, 0x437d5c5c);
reg_write(NVDLA_SDP.D_STATUS_NAN_OUTPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_OFFSET_0, 0x558fbb6e);
reg_write(NVDLA_SDP.D_DP_BN_ALU_SRC_VALUE_0, 0x68a5);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_SCALE_VALUE_0, 0xdcda);
reg_write(NVDLA_SDP.D_PERF_ENABLE_0, 0xe);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_CFG_0, 0x1900);
reg_write(NVDLA_SDP.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP.D_DP_EW_TRUNCATE_VALUE_0, 0x3c);
reg_write(NVDLA_SDP.D_DP_BS_MUL_CFG_0, 0x3a00);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_OFFSET_VALUE_0, 0xaffe9286);
reg_write(NVDLA_SDP.D_FEATURE_MODE_CFG_0, 0x8);
reg_write(NVDLA_SDP.D_DP_BN_ALU_CFG_0, 0x3201);
reg_write(NVDLA_SDP.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP.D_DST_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_DST_BASE_ADDR_LOW_0, 0x90000040);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DST_BATCH_STRIDE_0, 0xc9a678a0);
reg_write(NVDLA_SDP.D_DATA_FORMAT_0, 0x0);
reg_write(NVDLA_SDP.D_STATUS_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_MUL_SRC_VALUE_0, 0x689f);
reg_write(NVDLA_SDP.D_CVT_SHIFT_0, 0xa);
reg_write(NVDLA_SDP.D_DP_EW_MUL_SRC_VALUE_0, 0xbb23747b);
reg_write(NVDLA_SDP.D_PERF_LUT_HYBRID_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_CFG_0, 0x2400);
reg_write(NVDLA_SDP.D_DP_BN_CFG_0, 0x33);
reg_write(NVDLA_SDP.D_DST_LINE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP.D_PERF_LUT_LE_HIT_0, 0x0);
reg_write(NVDLA_SDP.D_CVT_SCALE_0, 0x16cc);
reg_write(NVDLA_SDP.D_PERF_OUT_SATURATION_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BN_MUL_SRC_VALUE_0, 0x6604);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_SCALE_VALUE_0, 0x371f);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0, 0x27);
reg_write(NVDLA_SDP.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_CFG_0, 0x27);
reg_write(NVDLA_SDP.D_DP_EW_CFG_0, 0x67);
reg_write(NVDLA_SDP.D_DP_EW_MUL_CFG_0, 0x1);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_OFFSET_VALUE_0, 0xf3eadfed);
reg_write(NVDLA_SDP.D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0, 0x2b);
reg_write(NVDLA_SDP.D_PERF_LUT_UFLOW_0, 0x0);
reg_write(NVDLA_SDP.D_DP_BS_ALU_SRC_VALUE_0, 0x8924);
reg_write(NVDLA_SDP.D_PERF_WDMA_WRITE_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.S_POINTER_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_SURFACE_STRIDE_0, 0x8);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_WIDTH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_LINE_STRIDE_0, 0x120);
reg_write(NVDLA_SDP_RDMA.D_EW_LINE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_ERDMA_CFG_0, 0x3);
reg_write(NVDLA_SDP_RDMA.D_PERF_NRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_PERF_BRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_NRDMA_CFG_0, 0xd);
reg_write(NVDLA_SDP_RDMA.S_STATUS_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_HIGH_0, 0x2f);
reg_write(NVDLA_SDP_RDMA.D_BN_SURFACE_STRIDE_0, 0x80);
reg_write(NVDLA_SDP_RDMA.D_FEATURE_MODE_CFG_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_LINE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_BRDMA_CFG_0, 0x13);
reg_write(NVDLA_SDP_RDMA.D_BN_LINE_STRIDE_0, 0x80);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_HEIGHT_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BN_BATCH_STRIDE_0, 0x3cbe42a0);
reg_write(NVDLA_SDP_RDMA.D_BN_BASE_ADDR_LOW_0, 0xd5077bc0);
reg_write(NVDLA_SDP_RDMA.D_PERF_MRDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_LOW_0, 0x80000400);
reg_write(NVDLA_SDP_RDMA.D_STATUS_INF_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_SRC_BASE_ADDR_HIGH_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_HIGH_0, 0xa3);
reg_write(NVDLA_SDP_RDMA.D_EW_SURFACE_STRIDE_0, 0x20);
reg_write(NVDLA_SDP_RDMA.D_SRC_DMA_CFG_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_PERF_ERDMA_READ_STALL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_EW_BATCH_STRIDE_0, 0x59850460);
reg_write(NVDLA_SDP_RDMA.D_BS_BATCH_STRIDE_0, 0x6d6d2800);
reg_write(NVDLA_SDP_RDMA.D_PERF_ENABLE_0, 0x2);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_LOW_0, 0x31315180);
reg_write(NVDLA_SDP_RDMA.D_BS_BASE_ADDR_LOW_0, 0x19135720);
reg_write(NVDLA_SDP_RDMA.D_EW_BASE_ADDR_HIGH_0, 0x97);
reg_write(NVDLA_SDP_RDMA.D_STATUS_NAN_INPUT_NUM_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_DATA_CUBE_CHANNEL_0, 0x0);
reg_write(NVDLA_SDP_RDMA.D_BS_SURFACE_STRIDE_0, 0x1e0);
reg_write(NVDLA_SDP.D_OP_ENABLE_0, 0x1);
reg_write(NVDLA_SDP_RDMA.D_OP_ENABLE_0, 0x1);
intr_notify(SDP_0, sync_id_0);
check_crc(sync_id_0, 1, 0x90000040, 0x8, 0xcb0ea2db);
