
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: C:\Program Files\Lattice\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: GLEN

Implementation : Implementation

# Written on Tue Aug 27 19:00:09 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                              Requested     Requested     Clock        Clock          Clock
Level     Clock                              Frequency     Period        Type         Group          Load 
----------------------------------------------------------------------------------------------------------
0 -       Fipsy_Top|PIN11_inferred_clock     2.1 MHz       480.769       inferred     (multiple)     20   
==========================================================================================================


Clock Load Summary
******************

                                   Clock     Source                  Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                              Load      Pin                     Seq Example                         Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------------------------------
Fipsy_Top|PIN11_inferred_clock     20        OSCH_inst.OSC(OSCH)     FreqDiv20Bit_inst.count[19:0].C     -                 -            
========================================================================================================================================
