<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_port.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_port.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for PORT.  
<a href="#details">More...</a></p>

<p><a href="ins__port_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97266c43309c6d9ae5e9b0b7fade9b88"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIR0" ref="a97266c43309c6d9ae5e9b0b7fade9b88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a97266c43309c6d9ae5e9b0b7fade9b88">REG_PORT_DIR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004400U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a202e7577e003ee206321199cc1425730"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRCLR0" ref="a202e7577e003ee206321199cc1425730" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a202e7577e003ee206321199cc1425730">REG_PORT_DIRCLR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004404U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Clear 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfceb6d4e4c262cf212b9be2109e989f"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRSET0" ref="adfceb6d4e4c262cf212b9be2109e989f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#adfceb6d4e4c262cf212b9be2109e989f">REG_PORT_DIRSET0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004408U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Set 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44d946752b1e9c699bd69918081579a4"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRTGL0" ref="a44d946752b1e9c699bd69918081579a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a44d946752b1e9c699bd69918081579a4">REG_PORT_DIRTGL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100440CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Toggle 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0e9c345de1c1ea20a4634012545a4de"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUT0" ref="ac0e9c345de1c1ea20a4634012545a4de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ac0e9c345de1c1ea20a4634012545a4de">REG_PORT_OUT0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004410U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7a6aa55482c6e92ed66a6deeca0b0b5"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTCLR0" ref="ad7a6aa55482c6e92ed66a6deeca0b0b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ad7a6aa55482c6e92ed66a6deeca0b0b5">REG_PORT_OUTCLR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004414U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Clear 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3481abedeb8460f687c1a19ec8433dd9"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTSET0" ref="a3481abedeb8460f687c1a19ec8433dd9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a3481abedeb8460f687c1a19ec8433dd9">REG_PORT_OUTSET0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004418U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Set 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a078c4860bbcb38bdc972ae229eeea08e"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTTGL0" ref="a078c4860bbcb38bdc972ae229eeea08e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a078c4860bbcb38bdc972ae229eeea08e">REG_PORT_OUTTGL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100441CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Toggle 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80079360b9d522773b1793da944d3f10"></a><!-- doxytag: member="ins_port.h::REG_PORT_IN0" ref="a80079360b9d522773b1793da944d3f10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a80079360b9d522773b1793da944d3f10">REG_PORT_IN0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004420U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Input Value 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2078f225a38de014a88804d31e7c032"></a><!-- doxytag: member="ins_port.h::REG_PORT_CTRL0" ref="af2078f225a38de014a88804d31e7c032" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#af2078f225a38de014a88804d31e7c032">REG_PORT_CTRL0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004424U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Control 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91ac37967534f1755cdf49b6bb3bc559"></a><!-- doxytag: member="ins_port.h::REG_PORT_WRCONFIG0" ref="a91ac37967534f1755cdf49b6bb3bc559" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a91ac37967534f1755cdf49b6bb3bc559">REG_PORT_WRCONFIG0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>  *)0x41004428U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Write Configuration 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb037cc9cda118676dff8ad7505ddc2f"></a><!-- doxytag: member="ins_port.h::REG_PORT_PMUX0" ref="aeb037cc9cda118676dff8ad7505ddc2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#aeb037cc9cda118676dff8ad7505ddc2f">REG_PORT_PMUX0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004430U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Peripheral Multiplexing 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e31b23171a494bff836994fa537f731"></a><!-- doxytag: member="ins_port.h::REG_PORT_PINCFG0" ref="a2e31b23171a494bff836994fa537f731" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a2e31b23171a494bff836994fa537f731">REG_PORT_PINCFG0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004440U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Pin Configuration 0 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8dc6913719cf8cf84d5b902bb08b3e5"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIR1" ref="ac8dc6913719cf8cf84d5b902bb08b3e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ac8dc6913719cf8cf84d5b902bb08b3e5">REG_PORT_DIR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004480U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05a281f12c37a0d891edb87e4e3f44f0"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRCLR1" ref="a05a281f12c37a0d891edb87e4e3f44f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a05a281f12c37a0d891edb87e4e3f44f0">REG_PORT_DIRCLR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004484U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Clear 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad08b54a1cadc6153671bd02995e7fdf9"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRSET1" ref="ad08b54a1cadc6153671bd02995e7fdf9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ad08b54a1cadc6153671bd02995e7fdf9">REG_PORT_DIRSET1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004488U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Set 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f243c3e1324bf63fe615463fd7da9ec"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRTGL1" ref="a3f243c3e1324bf63fe615463fd7da9ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a3f243c3e1324bf63fe615463fd7da9ec">REG_PORT_DIRTGL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100448CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Toggle 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a675f28e419b3dad129f7d2866a37e957"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUT1" ref="a675f28e419b3dad129f7d2866a37e957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a675f28e419b3dad129f7d2866a37e957">REG_PORT_OUT1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004490U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa231b8a484b2b2e25e024529ab0bdaa4"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTCLR1" ref="aa231b8a484b2b2e25e024529ab0bdaa4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#aa231b8a484b2b2e25e024529ab0bdaa4">REG_PORT_OUTCLR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004494U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Clear 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accd4c6ca59c7375653168f8cd3f7695e"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTSET1" ref="accd4c6ca59c7375653168f8cd3f7695e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#accd4c6ca59c7375653168f8cd3f7695e">REG_PORT_OUTSET1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004498U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Set 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ef8a41ab86b47ac05ed1de8cc0442f1"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTTGL1" ref="a6ef8a41ab86b47ac05ed1de8cc0442f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a6ef8a41ab86b47ac05ed1de8cc0442f1">REG_PORT_OUTTGL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100449CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Toggle 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94288e15fe3ce4c8b1a968396de063ae"></a><!-- doxytag: member="ins_port.h::REG_PORT_IN1" ref="a94288e15fe3ce4c8b1a968396de063ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a94288e15fe3ce4c8b1a968396de063ae">REG_PORT_IN1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x410044A0U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Input Value 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada81fa07af25afdc8437a28f6835784a"></a><!-- doxytag: member="ins_port.h::REG_PORT_CTRL1" ref="ada81fa07af25afdc8437a28f6835784a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ada81fa07af25afdc8437a28f6835784a">REG_PORT_CTRL1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410044A4U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Control 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf1cf6e3d72650defd52025c13333f75"></a><!-- doxytag: member="ins_port.h::REG_PORT_WRCONFIG1" ref="adf1cf6e3d72650defd52025c13333f75" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#adf1cf6e3d72650defd52025c13333f75">REG_PORT_WRCONFIG1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>  *)0x410044A8U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Write Configuration 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7045d8c7fbb9ac73235016d1f4c8e4f4"></a><!-- doxytag: member="ins_port.h::REG_PORT_PMUX1" ref="a7045d8c7fbb9ac73235016d1f4c8e4f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a7045d8c7fbb9ac73235016d1f4c8e4f4">REG_PORT_PMUX1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410044B0U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Peripheral Multiplexing 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e44ef756e8a9b0af90efe44ba34987"></a><!-- doxytag: member="ins_port.h::REG_PORT_PINCFG1" ref="a66e44ef756e8a9b0af90efe44ba34987" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a66e44ef756e8a9b0af90efe44ba34987">REG_PORT_PINCFG1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x410044C0U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Pin Configuration 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a872afd5fcbef3b6ee9ee6fb44add7146"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIR2" ref="a872afd5fcbef3b6ee9ee6fb44add7146" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a872afd5fcbef3b6ee9ee6fb44add7146">REG_PORT_DIR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004500U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad38fc174d5931ccec83836e2612de56c"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRCLR2" ref="ad38fc174d5931ccec83836e2612de56c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ad38fc174d5931ccec83836e2612de56c">REG_PORT_DIRCLR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004504U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Clear 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adce4f38c02a8477a5cb2f9c33f0b13d5"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRSET2" ref="adce4f38c02a8477a5cb2f9c33f0b13d5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#adce4f38c02a8477a5cb2f9c33f0b13d5">REG_PORT_DIRSET2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004508U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Set 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ff43e4151c08f13eb157f2e66a40245"></a><!-- doxytag: member="ins_port.h::REG_PORT_DIRTGL2" ref="a6ff43e4151c08f13eb157f2e66a40245" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a6ff43e4151c08f13eb157f2e66a40245">REG_PORT_DIRTGL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100450CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Direction Toggle 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a507d998c5cc641f434475cbcae20f5d0"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUT2" ref="a507d998c5cc641f434475cbcae20f5d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a507d998c5cc641f434475cbcae20f5d0">REG_PORT_OUT2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004510U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dbb89796636fd5c6dfb34c06cbb49b7"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTCLR2" ref="a4dbb89796636fd5c6dfb34c06cbb49b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a4dbb89796636fd5c6dfb34c06cbb49b7">REG_PORT_OUTCLR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004514U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Clear 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c956e8d7634fb454c1a84ea67634b88"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTSET2" ref="a2c956e8d7634fb454c1a84ea67634b88" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a2c956e8d7634fb454c1a84ea67634b88">REG_PORT_OUTSET2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004518U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Set 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba863da2144fcdc3b7d8e123f4092277"></a><!-- doxytag: member="ins_port.h::REG_PORT_OUTTGL2" ref="aba863da2144fcdc3b7d8e123f4092277" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#aba863da2144fcdc3b7d8e123f4092277">REG_PORT_OUTTGL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x4100451CU)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Output Value Toggle 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76da99db4e2d836ad27f8803a0252ffc"></a><!-- doxytag: member="ins_port.h::REG_PORT_IN2" ref="a76da99db4e2d836ad27f8803a0252ffc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a76da99db4e2d836ad27f8803a0252ffc">REG_PORT_IN2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>  *)0x41004520U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Data Input Value 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa36d2fd0669cc9c6dc7999c6f67f0ea2"></a><!-- doxytag: member="ins_port.h::REG_PORT_CTRL2" ref="aa36d2fd0669cc9c6dc7999c6f67f0ea2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#aa36d2fd0669cc9c6dc7999c6f67f0ea2">REG_PORT_CTRL2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004524U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Control 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e146dee7a6dd42fa8a1e991fd949474"></a><!-- doxytag: member="ins_port.h::REG_PORT_WRCONFIG2" ref="a8e146dee7a6dd42fa8a1e991fd949474" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a8e146dee7a6dd42fa8a1e991fd949474">REG_PORT_WRCONFIG2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>  *)0x41004528U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Write Configuration 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a861b7f546ae0bb7f02905f5a30cd1c67"></a><!-- doxytag: member="ins_port.h::REG_PORT_PMUX2" ref="a861b7f546ae0bb7f02905f5a30cd1c67" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#a861b7f546ae0bb7f02905f5a30cd1c67">REG_PORT_PMUX2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004530U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Peripheral Multiplexing 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac17d95425b4880233144f4a9fda3f12b"></a><!-- doxytag: member="ins_port.h::REG_PORT_PINCFG2" ref="ac17d95425b4880233144f4a9fda3f12b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ins__port_8h.html#ac17d95425b4880233144f4a9fda3f12b">REG_PORT_PINCFG2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_r21_e16_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x41004540U)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">(PORT) Pin Configuration 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a108355009766d90bac37c294fad39ca5"></a><!-- doxytag: member="ins_port.h::PORT_BITS" ref="a108355009766d90bac37c294fad39ca5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_BITS</b>&#160;&#160;&#160;84</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af35308b5676631ef93a605aadc6b8fa3"></a><!-- doxytag: member="ins_port.h::PORT_DIR_DEFAULT_VAL" ref="af35308b5676631ef93a605aadc6b8fa3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_DIR_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed3571ae30bfd475f338a8e0405f44bf"></a><!-- doxytag: member="ins_port.h::PORT_DIR_IMPLEMENTED" ref="aed3571ae30bfd475f338a8e0405f44bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_DIR_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a9b97ea98e9ff54a57e515b471446bc"></a><!-- doxytag: member="ins_port.h::PORT_DRVSTR" ref="a0a9b97ea98e9ff54a57e515b471446bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_DRVSTR</b>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0de17a59016df06f9eb2f30f81f9a1d2"></a><!-- doxytag: member="ins_port.h::PORT_DRVSTR_DEFAULT_VAL" ref="a0de17a59016df06f9eb2f30f81f9a1d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_DRVSTR_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29743b20fe94f722e725c573ad5291ee"></a><!-- doxytag: member="ins_port.h::PORT_DRVSTR_IMPLEMENTED" ref="a29743b20fe94f722e725c573ad5291ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_DRVSTR_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5af913fc10c2af2a00eb1e9e8d663e93"></a><!-- doxytag: member="ins_port.h::PORT_EVENT_IMPLEMENTED" ref="a5af913fc10c2af2a00eb1e9e8d663e93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_EVENT_IMPLEMENTED</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd4af8f89bda0b310c1126bd4b852932"></a><!-- doxytag: member="ins_port.h::PORT_INEN_DEFAULT_VAL" ref="abd4af8f89bda0b310c1126bd4b852932" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_INEN_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01514846baea78c2bf128ac4e52920d9"></a><!-- doxytag: member="ins_port.h::PORT_INEN_IMPLEMENTED" ref="a01514846baea78c2bf128ac4e52920d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_INEN_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6f92c9535b0a11b9f68ad164d9b65b1"></a><!-- doxytag: member="ins_port.h::PORT_ODRAIN" ref="af6f92c9535b0a11b9f68ad164d9b65b1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_ODRAIN</b>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bad589458245b39eb99941949141dca"></a><!-- doxytag: member="ins_port.h::PORT_ODRAIN_DEFAULT_VAL" ref="a1bad589458245b39eb99941949141dca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_ODRAIN_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c1a628312fae8b4b986c34bc9dbd1a4"></a><!-- doxytag: member="ins_port.h::PORT_ODRAIN_IMPLEMENTED" ref="a5c1a628312fae8b4b986c34bc9dbd1a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_ODRAIN_IMPLEMENTED</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc57f650f9f7b0df5922cb8173fc2dc0"></a><!-- doxytag: member="ins_port.h::PORT_OUT_DEFAULT_VAL" ref="acc57f650f9f7b0df5922cb8173fc2dc0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_OUT_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fc15edfdf94c8abed0afaaff8dc7240"></a><!-- doxytag: member="ins_port.h::PORT_OUT_IMPLEMENTED" ref="a6fc15edfdf94c8abed0afaaff8dc7240" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_OUT_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6260d5ab94402da0ee3ff84ec12fb776"></a><!-- doxytag: member="ins_port.h::PORT_PIN_IMPLEMENTED" ref="a6260d5ab94402da0ee3ff84ec12fb776" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PIN_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3249c95a7ea25926722286d8d9662b18"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT0_DEFAULT_VAL" ref="a3249c95a7ea25926722286d8d9662b18" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT0_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67c615949f64d8133db323a81ce36a64"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT0_IMPLEMENTED" ref="a67c615949f64d8133db323a81ce36a64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT0_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFFF, 0xC0C3FFFF, 0x000D0000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad44e50d9c838ae9fb1653194bdac46ba"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT1_DEFAULT_VAL" ref="ad44e50d9c838ae9fb1653194bdac46ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT1_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x40000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c07ddf5efcaaec18059806ffba9d645"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT1_IMPLEMENTED" ref="a4c07ddf5efcaaec18059806ffba9d645" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT1_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFF3, 0xC0C3FF0F, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28183bf8a1f48c2ee9830c3984f41b91"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT2_DEFAULT_VAL" ref="a28183bf8a1f48c2ee9830c3984f41b91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT2_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x40000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fca565e25fee996160a96bed502f7f8"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT2_IMPLEMENTED" ref="a6fca565e25fee996160a96bed502f7f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT2_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFF3, 0xC0C3FF0F, 0x000D0000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f7c5d6003a98b0322a273ae35c4cf57"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT3_DEFAULT_VAL" ref="a1f7c5d6003a98b0322a273ae35c4cf57" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT3_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad47d79c51875355cabbe91b790be1ced"></a><!-- doxytag: member="ins_port.h::PORT_PMUXBIT3_IMPLEMENTED" ref="ad47d79c51875355cabbe91b790be1ced" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXBIT3_IMPLEMENTED</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7ca878682ce9bcf7224ad35fbb3e207"></a><!-- doxytag: member="ins_port.h::PORT_PMUXEN_DEFAULT_VAL" ref="af7ca878682ce9bcf7224ad35fbb3e207" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXEN_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x64000000, 0x3F3C0000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03807024b771aab5517f294c03428289"></a><!-- doxytag: member="ins_port.h::PORT_PMUXEN_IMPLEMENTED" ref="a03807024b771aab5517f294c03428289" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PMUXEN_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFFF, 0xC0C3FFFF, 0x000F7FFE }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a151ac8ec2dbf4c508720499d59c29c3f"></a><!-- doxytag: member="ins_port.h::PORT_PULLEN_DEFAULT_VAL" ref="a151ac8ec2dbf4c508720499d59c29c3f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PULLEN_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a847bb6c2eb088bd0ced3f6cc48f0ffd2"></a><!-- doxytag: member="ins_port.h::PORT_PULLEN_IMPLEMENTED" ref="a847bb6c2eb088bd0ced3f6cc48f0ffd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_PULLEN_IMPLEMENTED</b>&#160;&#160;&#160;{ 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6127560cb5e14032802d7d9d5f7dfdf"></a><!-- doxytag: member="ins_port.h::PORT_SLEWLIM" ref="aa6127560cb5e14032802d7d9d5f7dfdf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_SLEWLIM</b>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fbe4c8f1489188aaeaf5d1c86c2d3a4"></a><!-- doxytag: member="ins_port.h::PORT_SLEWLIM_DEFAULT_VAL" ref="a6fbe4c8f1489188aaeaf5d1c86c2d3a4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_SLEWLIM_DEFAULT_VAL</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab345cb20e5b1b20e1926142fbe81ba85"></a><!-- doxytag: member="ins_port.h::PORT_SLEWLIM_IMPLEMENTED" ref="ab345cb20e5b1b20e1926142fbe81ba85" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PORT_SLEWLIM_IMPLEMENTED</b>&#160;&#160;&#160;{ 0x00000000, 0x00000000, 0x00000000 }</td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Instance description for PORT. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:10 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
