/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [5:0] _02_;
  wire [4:0] _03_;
  wire [2:0] _04_;
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [35:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_94z;
  wire celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_15z | celloutsig_0_21z);
  assign celloutsig_0_38z = ~(celloutsig_0_18z | celloutsig_0_20z);
  assign celloutsig_0_64z = ~(celloutsig_0_1z | celloutsig_0_49z);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_5z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z | celloutsig_0_4z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z[3] | celloutsig_1_9z[0]);
  assign celloutsig_0_13z = ~(celloutsig_0_6z | celloutsig_0_10z);
  assign celloutsig_0_16z = ~(celloutsig_0_13z | celloutsig_0_0z[11]);
  assign celloutsig_0_23z = ~(celloutsig_0_4z | celloutsig_0_9z);
  assign celloutsig_0_94z = ~_01_;
  assign celloutsig_0_11z = ~in_data[55];
  assign celloutsig_1_13z = ~celloutsig_1_4z;
  assign celloutsig_0_21z = ~((celloutsig_0_15z | celloutsig_0_11z) & celloutsig_0_2z);
  assign celloutsig_0_5z = celloutsig_0_4z | in_data[57];
  assign celloutsig_0_95z = celloutsig_0_53z[3] | celloutsig_0_58z;
  assign celloutsig_1_2z = celloutsig_1_1z | celloutsig_1_0z;
  assign celloutsig_1_4z = celloutsig_1_3z | celloutsig_1_2z;
  assign celloutsig_0_19z = celloutsig_0_6z | celloutsig_0_17z[2];
  assign celloutsig_0_31z = celloutsig_0_30z | celloutsig_0_10z;
  assign celloutsig_0_37z = celloutsig_0_2z ^ celloutsig_0_29z;
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[160];
  assign celloutsig_0_1z = in_data[73] ^ celloutsig_0_0z[20];
  assign celloutsig_1_8z = celloutsig_1_2z ^ celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_8z ^ in_data[85];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_17z[10:6], celloutsig_0_20z };
  reg [4:0] _30_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _30_ <= 5'h00;
    else _30_ <= { celloutsig_0_9z, celloutsig_0_64z, celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_11z };
  assign { _01_, _03_[3:0] } = _30_;
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _31_ <= 6'h00;
    else _31_ <= { celloutsig_1_9z[3], celloutsig_1_16z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_8z };
  assign out_data[101:96] = _31_;
  reg [2:0] _32_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[96])
    if (clkin_data[96]) _32_ <= 3'h0;
    else _32_ <= { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_10z };
  assign { _00_, _04_[1:0] } = _32_;
  assign celloutsig_0_34z = { celloutsig_0_3z[15:11], celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_10z } == { celloutsig_0_17z[9:2], celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z } == { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_0_96z = { celloutsig_0_39z[11:0], celloutsig_0_27z } === { celloutsig_0_17z, celloutsig_0_94z };
  assign celloutsig_0_49z = { _02_[3:0], celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_37z } > { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_34z, celloutsig_0_12z, celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_3z = { in_data[144:131], celloutsig_1_2z } > { in_data[166:153], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[110:104], celloutsig_1_1z, celloutsig_1_0z } > { in_data[148:141], celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_9z } > { celloutsig_0_3z[5:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_14z = { celloutsig_1_9z[4:3], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z } > { celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_58z = { celloutsig_0_28z[16:10], celloutsig_0_4z } <= { celloutsig_0_39z[9:3], celloutsig_0_37z };
  assign celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_15z } <= celloutsig_0_17z[7:0];
  assign celloutsig_0_10z = ! in_data[70:64];
  assign celloutsig_0_29z = ! { in_data[38:37], celloutsig_0_5z };
  assign celloutsig_0_28z = { celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z } % { 1'h1, celloutsig_0_13z, celloutsig_0_2z, _00_, _04_[1:0], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z, _00_, _04_[1:0] };
  assign celloutsig_0_32z = { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, in_data[16:15], celloutsig_0_8z };
  assign celloutsig_1_9z = { in_data[101:98], celloutsig_1_6z } % { 1'h1, in_data[163:162], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[24:11], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[80:66] };
  assign celloutsig_0_39z = { celloutsig_0_17z[11:1], celloutsig_0_23z, celloutsig_0_21z } * { celloutsig_0_3z[9:8], celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_36z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_38z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_13z } * { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_25z = { celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_19z } * { celloutsig_0_3z[10:5], celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_3z[10:2] != celloutsig_0_0z[16:8];
  assign celloutsig_0_6z = celloutsig_0_0z[9:3] != in_data[28:22];
  assign celloutsig_0_0z = ~ in_data[88:65];
  assign celloutsig_0_15z = | { celloutsig_0_0z[17:12], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_2z = | in_data[50:47];
  assign celloutsig_0_22z = | { _00_, _04_[1:0], celloutsig_0_7z };
  assign celloutsig_0_30z = | celloutsig_0_28z[19:6];
  assign celloutsig_0_33z = | celloutsig_0_0z[21:15];
  assign celloutsig_0_9z = ^ celloutsig_0_0z[11:8];
  assign celloutsig_1_7z = ^ { in_data[148:145], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_16z = ^ { celloutsig_1_9z[1:0], celloutsig_1_15z };
  assign celloutsig_0_53z = { celloutsig_0_34z, celloutsig_0_38z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_49z, celloutsig_0_33z } <<< { celloutsig_0_25z[6], celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_0_17z = { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_8z } <<< { celloutsig_0_3z[7], celloutsig_0_8z, _00_, _04_[1:0], _00_, _04_[1:0], _00_, _04_[1:0], celloutsig_0_12z };
  assign celloutsig_1_15z = ~((celloutsig_1_14z & celloutsig_1_0z) | celloutsig_1_12z);
  assign celloutsig_0_27z = ~((celloutsig_0_6z & celloutsig_0_25z[5]) | celloutsig_0_0z[9]);
  assign celloutsig_1_0z = ~((in_data[128] & in_data[103]) | (in_data[140] & in_data[187]));
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_3z) | (celloutsig_1_6z & celloutsig_1_3z));
  assign celloutsig_0_24z = ~((celloutsig_0_17z[2] & celloutsig_0_23z) | (celloutsig_0_23z & in_data[31]));
  assign celloutsig_0_26z = ~((in_data[6] & celloutsig_0_7z) | (celloutsig_0_3z[11] & celloutsig_0_1z));
  assign _03_[4] = _01_;
  assign _04_[2] = _00_;
  assign { out_data[143:128], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
