{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696648384383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696648384387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 20:13:04 2023 " "Processing started: Fri Oct 06 20:13:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696648384387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648384387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648384387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696648384637 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696648384637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_lot_occupancy.sv 2 2 " "Found 2 design units, including 2 entities, in source file parking_lot_occupancy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parking_lot_occupancy " "Found entity 1: parking_lot_occupancy" {  } { { "parking_lot_occupancy.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/parking_lot_occupancy.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391036 ""} { "Info" "ISGN_ENTITY_NAME" "2 parking_lot_occupancy_tb " "Found entity 2: parking_lot_occupancy_tb" {  } { { "parking_lot_occupancy.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/parking_lot_occupancy.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648391036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391037 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_tb " "Found entity 2: DE1_SoC_tb" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648391037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_detection.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_detection " "Found entity 1: car_detection" {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391038 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_detection_tb " "Found entity 2: car_detection_tb" {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648391038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_counter " "Found entity 1: car_counter" {  } { { "car_counter.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391039 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_counter_tb " "Found entity 2: car_counter_tb" {  } { { "car_counter.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_counter.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696648391039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648391039 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk car_detection.sv(4) " "Verilog HDL error at car_detection.sv(4): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391040 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(4) " "Verilog HDL error at car_detection.sv(4): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 4 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391040 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "innerclk car_detection.sv(5) " "Verilog HDL Module Declaration error at car_detection.sv(5): top module port \"innerclk\" is not found in the port list" {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(16) " "Verilog HDL error at car_detection.sv(16): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(21) " "Verilog HDL error at car_detection.sv(21): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(22) " "Verilog HDL error at car_detection.sv(22): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(23) " "Verilog HDL error at car_detection.sv(23): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(28) " "Verilog HDL error at car_detection.sv(28): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(29) " "Verilog HDL error at car_detection.sv(29): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(30) " "Verilog HDL error at car_detection.sv(30): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(35) " "Verilog HDL error at car_detection.sv(35): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 35 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(36) " "Verilog HDL error at car_detection.sv(36): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 36 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(37) " "Verilog HDL error at car_detection.sv(37): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 37 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(42) " "Verilog HDL error at car_detection.sv(42): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 42 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(43) " "Verilog HDL error at car_detection.sv(43): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 43 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(44) " "Verilog HDL error at car_detection.sv(44): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 44 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(49) " "Verilog HDL error at car_detection.sv(49): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(54) " "Verilog HDL error at car_detection.sv(54): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "inner car_detection.sv(59) " "Verilog HDL error at car_detection.sv(59): object \"inner\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "car_detection.sv" "" { Text "C:/Users/Jiova/OneDrive/04. University of Washington Career/04-Fourth Year/Quarter 1/EE 371/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696648391041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696648391083 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 06 20:13:11 2023 " "Processing ended: Fri Oct 06 20:13:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696648391083 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696648391083 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696648391083 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648391083 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696648391686 ""}
