<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › tty › serial › amba-pl011.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>amba-pl011.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for AMBA serial ports</span>
<span class="cm"> *</span>
<span class="cm"> *  Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts&#39;o.</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 1999 ARM Limited</span>
<span class="cm"> *  Copyright (C) 2000 Deep Blue Solutions Ltd.</span>
<span class="cm"> *  Copyright (C) 2010 ST-Ericsson SA</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> *</span>
<span class="cm"> * This is a generic driver for ARM AMBA-type serial ports.  They</span>
<span class="cm"> * have a lot of 16550-like features, but are not register compatible.</span>
<span class="cm"> * Note that although they do have CTS, DCD and DSR inputs, they do</span>
<span class="cm"> * not have an RI input, nor do they have DTR or RTS outputs.  If</span>
<span class="cm"> * required, these have to be supplied via some other means (eg, GPIO)</span>
<span class="cm"> * and hooked into this driver.</span>
<span class="cm"> */</span>

<span class="cp">#if defined(CONFIG_SERIAL_AMBA_PL011_CONSOLE) &amp;&amp; defined(CONFIG_MAGIC_SYSRQ)</span>
<span class="cp">#define SUPPORT_SYSRQ</span>
<span class="cp">#endif</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/console.h&gt;</span>
<span class="cp">#include &lt;linux/sysrq.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/tty.h&gt;</span>
<span class="cp">#include &lt;linux/tty_flip.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/amba/bus.h&gt;</span>
<span class="cp">#include &lt;linux/amba/serial.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/scatterlist.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/consumer.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/sizes.h&gt;</span>

<span class="cp">#define UART_NR			14</span>

<span class="cp">#define SERIAL_AMBA_MAJOR	204</span>
<span class="cp">#define SERIAL_AMBA_MINOR	64</span>
<span class="cp">#define SERIAL_AMBA_NR		UART_NR</span>

<span class="cp">#define AMBA_ISR_PASS_LIMIT	256</span>

<span class="cp">#define UART_DR_ERROR		(UART011_DR_OE|UART011_DR_BE|UART011_DR_PE|UART011_DR_FE)</span>
<span class="cp">#define UART_DUMMY_DR_RX	(1 &lt;&lt; 16)</span>

<span class="cm">/* There is by now at least one vendor with differing details, so handle it */</span>
<span class="k">struct</span> <span class="n">vendor_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">ifls</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">fifosize</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">lcrh_tx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">lcrh_rx</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">oversampling</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">interrupt_may_hang</span><span class="p">;</span>   <span class="cm">/* vendor-specific */</span>
	<span class="n">bool</span>			<span class="n">dma_threshold</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">cts_event_workaround</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">vendor_data</span> <span class="n">vendor_arm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ifls</span>			<span class="o">=</span> <span class="n">UART011_IFLS_RX4_8</span><span class="o">|</span><span class="n">UART011_IFLS_TX4_8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fifosize</span>		<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lcrh_tx</span>		<span class="o">=</span> <span class="n">UART011_LCRH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lcrh_rx</span>		<span class="o">=</span> <span class="n">UART011_LCRH</span><span class="p">,</span>
	<span class="p">.</span><span class="n">oversampling</span>		<span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_threshold</span>		<span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cts_event_workaround</span>	<span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">vendor_data</span> <span class="n">vendor_st</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ifls</span>			<span class="o">=</span> <span class="n">UART011_IFLS_RX_HALF</span><span class="o">|</span><span class="n">UART011_IFLS_TX_HALF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fifosize</span>		<span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lcrh_tx</span>		<span class="o">=</span> <span class="n">ST_UART011_LCRH_TX</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lcrh_rx</span>		<span class="o">=</span> <span class="n">ST_UART011_LCRH_RX</span><span class="p">,</span>
	<span class="p">.</span><span class="n">oversampling</span>		<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">interrupt_may_hang</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_threshold</span>		<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cts_event_workaround</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">amba_ports</span><span class="p">[</span><span class="n">UART_NR</span><span class="p">];</span>

<span class="cm">/* Deals with DMA transactions */</span>

<span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="n">sg</span><span class="p">;</span>
	<span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pl011_dmarx_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">complete</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">use_buf_b</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_sgbuf</span>	<span class="n">sgbuf_a</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_sgbuf</span>	<span class="n">sgbuf_b</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span>		<span class="n">cookie</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">running</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pl011_dmatx_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>		<span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span>	<span class="n">sg</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">queued</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * We wrap our port structure around the generic uart_port.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_port</span>	<span class="n">port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="cm">/* Two optional pin states - default &amp; sleep */</span>
	<span class="k">struct</span> <span class="n">pinctrl</span>		<span class="o">*</span><span class="n">pinctrl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pinctrl_state</span>	<span class="o">*</span><span class="n">pins_default</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pinctrl_state</span>	<span class="o">*</span><span class="n">pins_sleep</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">vendor_data</span> <span class="o">*</span><span class="n">vendor</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">dmacr</span><span class="p">;</span>		<span class="cm">/* dma control reg */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">im</span><span class="p">;</span>		<span class="cm">/* interrupt mask */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">old_status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">fifosize</span><span class="p">;</span>	<span class="cm">/* vendor-specific */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">lcrh_tx</span><span class="p">;</span>	<span class="cm">/* vendor-specific */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">lcrh_rx</span><span class="p">;</span>	<span class="cm">/* vendor-specific */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">old_cr</span><span class="p">;</span>		<span class="cm">/* state during shutdown */</span>
	<span class="n">bool</span>			<span class="n">autorts</span><span class="p">;</span>
	<span class="kt">char</span>			<span class="n">type</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
	<span class="n">bool</span>			<span class="n">interrupt_may_hang</span><span class="p">;</span> <span class="cm">/* vendor-specific */</span>
<span class="cp">#ifdef CONFIG_DMA_ENGINE</span>
	<span class="cm">/* DMA stuff */</span>
	<span class="n">bool</span>			<span class="n">using_tx_dma</span><span class="p">;</span>
	<span class="n">bool</span>			<span class="n">using_rx_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_dmarx_data</span> <span class="n">dmarx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_dmatx_data</span>	<span class="n">dmatx</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Reads up to 256 characters from the FIFO or until it&#39;s empty and</span>
<span class="cm"> * inserts them into the TTY layer. Returns the number of characters</span>
<span class="cm"> * read from the FIFO.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_fifo_to_tty</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">status</span><span class="p">,</span> <span class="n">ch</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flag</span><span class="p">,</span> <span class="n">max_count</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fifotaken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">max_count</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_RXFE</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/* Take chars from the FIFO and update status */</span>
		<span class="n">ch</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">UART_DUMMY_DR_RX</span><span class="p">;</span>
		<span class="n">flag</span> <span class="o">=</span> <span class="n">TTY_NORMAL</span><span class="p">;</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">rx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">fifotaken</span><span class="o">++</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART_DR_ERROR</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_BE</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ch</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UART011_DR_FE</span> <span class="o">|</span> <span class="n">UART011_DR_PE</span><span class="p">);</span>
				<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">brk</span><span class="o">++</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">uart_handle_break</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">))</span>
					<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_PE</span><span class="p">)</span>
				<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">parity</span><span class="o">++</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_FE</span><span class="p">)</span>
				<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">frame</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_OE</span><span class="p">)</span>
				<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">overrun</span><span class="o">++</span><span class="p">;</span>

			<span class="n">ch</span> <span class="o">&amp;=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">read_status_mask</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_BE</span><span class="p">)</span>
				<span class="n">flag</span> <span class="o">=</span> <span class="n">TTY_BREAK</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_PE</span><span class="p">)</span>
				<span class="n">flag</span> <span class="o">=</span> <span class="n">TTY_PARITY</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&amp;</span> <span class="n">UART011_DR_FE</span><span class="p">)</span>
				<span class="n">flag</span> <span class="o">=</span> <span class="n">TTY_FRAME</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">uart_handle_sysrq_char</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">ch</span> <span class="o">&amp;</span> <span class="mi">255</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">uart_insert_char</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">ch</span><span class="p">,</span> <span class="n">UART011_DR_OE</span><span class="p">,</span> <span class="n">ch</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">fifotaken</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * All the DMA operation mode stuff goes inside this ifdef.</span>
<span class="cm"> * This assumes that you have a generic DMA device interface,</span>
<span class="cm"> * no custom DMA interfaces are supported.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_DMA_ENGINE</span>

<span class="cp">#define PL011_DMA_BUFFER_SIZE PAGE_SIZE</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_sgbuf_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="o">*</span><span class="n">sg</span><span class="p">,</span>
	<span class="k">enum</span> <span class="n">dma_data_direction</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sg</span><span class="o">-&gt;</span><span class="n">buf</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">sg_init_one</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">,</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_map_sg</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">dir</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_sgbuf_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="o">*</span><span class="n">sg</span><span class="p">,</span>
	<span class="k">enum</span> <span class="n">dma_data_direction</span> <span class="n">dir</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_unmap_sg</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">dir</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">sg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_probe_initcall</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* DMA is the sole user of the platform data right now */</span>
	<span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="o">*</span><span class="n">plat</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">tx_conf</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">dst_addr</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">mapbase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dst_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_1_BYTE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dst_maxburst</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">device_fc</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
	<span class="p">};</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>
	<span class="n">dma_cap_mask_t</span> <span class="n">mask</span><span class="p">;</span>

	<span class="cm">/* We need platform data */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">plat</span> <span class="o">||</span> <span class="o">!</span><span class="n">plat</span><span class="o">-&gt;</span><span class="n">dma_filter</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no DMA platform data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Try to acquire a generic DMA engine slave TX channel */</span>
	<span class="n">dma_cap_zero</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="n">chan</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">plat</span><span class="o">-&gt;</span><span class="n">dma_filter</span><span class="p">,</span> <span class="n">plat</span><span class="o">-&gt;</span><span class="n">dma_tx_param</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no TX DMA channel!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dmaengine_slave_config</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tx_conf</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span> <span class="o">=</span> <span class="n">chan</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA channel TX %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">dma_chan_name</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="p">));</span>

	<span class="cm">/* Optionally make use of an RX channel as well */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">plat</span><span class="o">-&gt;</span><span class="n">dma_rx_param</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">rx_conf</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">src_addr</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">mapbase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">src_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_1_BYTE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">,</span>
			<span class="p">.</span><span class="n">src_maxburst</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">device_fc</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
		<span class="p">};</span>

		<span class="n">chan</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">plat</span><span class="o">-&gt;</span><span class="n">dma_filter</span><span class="p">,</span> <span class="n">plat</span><span class="o">-&gt;</span><span class="n">dma_rx_param</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no RX DMA channel!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">dmaengine_slave_config</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rx_conf</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span> <span class="o">=</span> <span class="n">chan</span><span class="p">;</span>

		<span class="n">dev_info</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA channel RX %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">dma_chan_name</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#ifndef MODULE</span>
<span class="cm">/*</span>
<span class="cm"> * Stack up the UARTs and let the above initcall be done at device</span>
<span class="cm"> * initcall time, because the serial driver is called as an arch</span>
<span class="cm"> * initcall, and at this time the DMA subsystem is not yet registered.</span>
<span class="cm"> * At this point the driver will switch over to using DMA where desired.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dma_uap</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">pl011_dma_uarts</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pl011_dma_initcall</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span> <span class="o">*</span><span class="n">tmp</span><span class="p">;</span>

	<span class="n">list_for_each_safe</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pl011_dma_uarts</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_uap</span> <span class="o">*</span><span class="n">dmau</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_uap</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
		<span class="n">pl011_dma_probe_initcall</span><span class="p">(</span><span class="n">dmau</span><span class="o">-&gt;</span><span class="n">uap</span><span class="p">);</span>
		<span class="n">list_del</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">dmau</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">device_initcall</span><span class="p">(</span><span class="n">pl011_dma_initcall</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_uap</span> <span class="o">*</span><span class="n">dmau</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_uap</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmau</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dmau</span><span class="o">-&gt;</span><span class="n">uap</span> <span class="o">=</span> <span class="n">uap</span><span class="p">;</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmau</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pl011_dma_uarts</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pl011_dma_probe_initcall</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* TODO: remove the initcall if it has not yet executed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="p">)</span>
		<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">)</span>
		<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Forward declare this for the refill routine */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">pl011_dma_tx_refill</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * The current DMA TX buffer has been sent.</span>
<span class="cm"> * Try to queue up another DMA buffer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_tx_callback</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_dmatx_data</span> <span class="o">*</span><span class="n">dmatx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">dmacr</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span><span class="p">)</span>
		<span class="n">dma_unmap_sg</span><span class="p">(</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
			     <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

	<span class="n">dmacr</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">=</span> <span class="n">dmacr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">UART011_TXDMAE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If TX DMA was disabled, it means that we&#39;ve stopped the DMA for</span>
<span class="cm">	 * some reason (eg, XOFF received, or we want to send an X-char.)</span>
<span class="cm">	 *</span>
<span class="cm">	 * Note: we need to be careful here of a potential race between DMA</span>
<span class="cm">	 * and the rest of the driver - if the driver disables TX DMA while</span>
<span class="cm">	 * a TX buffer completing, we must update the tx queued status to</span>
<span class="cm">	 * get further refills (hence we check dmacr).</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dmacr</span> <span class="o">&amp;</span> <span class="n">UART011_TXDMAE</span><span class="p">)</span> <span class="o">||</span> <span class="n">uart_tx_stopped</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">uart_circ_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">xmit</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_tx_refill</span><span class="p">(</span><span class="n">uap</span><span class="p">)</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * We didn&#39;t queue a DMA buffer for some reason, but we</span>
<span class="cm">		 * have data pending to be sent.  Re-enable the TX IRQ.</span>
<span class="cm">		 */</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_TXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Try to refill the TX DMA buffer.</span>
<span class="cm"> * Locking: called with port lock held and IRQs disabled.</span>
<span class="cm"> * Returns:</span>
<span class="cm"> *   1 if we queued up a TX DMA buffer.</span>
<span class="cm"> *   0 if we didn&#39;t want to handle this by DMA</span>
<span class="cm"> *  &lt;0 on error</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_dma_tx_refill</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pl011_dmatx_data</span> <span class="o">*</span><span class="n">dmatx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dma_dev</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">circ_buf</span> <span class="o">*</span><span class="n">xmit</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">xmit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Try to avoid the overhead involved in using DMA if the</span>
<span class="cm">	 * transaction fits in the first half of the FIFO, by using</span>
<span class="cm">	 * the standard interrupt handling.  This ensures that we</span>
<span class="cm">	 * issue a uart_write_wakeup() at the appropriate time.</span>
<span class="cm">	 */</span>
	<span class="n">count</span> <span class="o">=</span> <span class="n">uart_circ_chars_pending</span><span class="p">(</span><span class="n">xmit</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Bodge: don&#39;t send the last character by DMA, as this</span>
<span class="cm">	 * will prevent XON from notifying us to restart DMA.</span>
<span class="cm">	 */</span>
	<span class="n">count</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Else proceed to copy the TX chars to the DMA buffer and fire DMA */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">)</span>
		<span class="n">count</span> <span class="o">=</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">&lt;</span> <span class="n">xmit</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">)</span>
		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">],</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="kt">size_t</span> <span class="n">first</span> <span class="o">=</span> <span class="n">UART_XMIT_SIZE</span> <span class="o">-</span> <span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">;</span>
		<span class="kt">size_t</span> <span class="n">second</span> <span class="o">=</span> <span class="n">xmit</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">;</span>

		<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">],</span> <span class="n">first</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">second</span><span class="p">)</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">first</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">second</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">.</span><span class="n">length</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_map_sg</span><span class="p">(</span><span class="n">dma_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to map TX DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">desc</span> <span class="o">=</span> <span class="n">dmaengine_prep_slave_sg</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">,</span>
					     <span class="n">DMA_PREP_INTERRUPT</span> <span class="o">|</span> <span class="n">DMA_CTRL_ACK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_unmap_sg</span><span class="p">(</span><span class="n">dma_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmatx</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * If DMA cannot be used right now, we complete this</span>
<span class="cm">		 * transaction via IRQ and let the TTY layer retry.</span>
<span class="cm">		 */</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX DMA busy</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Some data to go along to the callback */</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">pl011_dma_tx_callback</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="n">uap</span><span class="p">;</span>

	<span class="cm">/* All errors should happen at prepare time */</span>
	<span class="n">dmaengine_submit</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>

	<span class="cm">/* Fire the DMA transaction */</span>
	<span class="n">dma_dev</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">|=</span> <span class="n">UART011_TXDMAE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now we know that DMA will fire, so advance the ring buffer</span>
<span class="cm">	 * with the stuff we just dispatched.</span>
<span class="cm">	 */</span>
	<span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">=</span> <span class="p">(</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">+</span> <span class="n">count</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART_XMIT_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">tx</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_chars_pending</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">WAKEUP_CHARS</span><span class="p">)</span>
		<span class="n">uart_write_wakeup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * We received a transmit interrupt without a pending X-char but with</span>
<span class="cm"> * pending characters.</span>
<span class="cm"> * Locking: called with port lock held and IRQs disabled.</span>
<span class="cm"> * Returns:</span>
<span class="cm"> *   false if we want to use PIO to transmit</span>
<span class="cm"> *   true if we queued a DMA buffer</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">pl011_dma_tx_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we already have a TX buffer queued, but received a</span>
<span class="cm">	 * TX interrupt, it will be because we&#39;ve just sent an X-char.</span>
<span class="cm">	 * Ensure the TX DMA is enabled and the TX IRQ is disabled.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">|=</span> <span class="n">UART011_TXDMAE</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We don&#39;t have a TX buffer queued, so try to queue one.</span>
<span class="cm">	 * If we successfully queued a buffer, mask the TX IRQ.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_tx_refill</span><span class="p">(</span><span class="n">uap</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Stop the DMA transmit (eg, due to received XOFF).</span>
<span class="cm"> * Locking: called with port lock held and IRQs disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_tx_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXDMAE</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Try to start a DMA transmit, or in the case of an XON/OFF</span>
<span class="cm"> * character queued for send, try to get that character out ASAP.</span>
<span class="cm"> * Locking: called with port lock held and IRQs disabled.</span>
<span class="cm"> * Returns:</span>
<span class="cm"> *   false if we want the TX IRQ to be enabled</span>
<span class="cm"> *   true if we have a buffer queued</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_tx_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">dmacr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* no X-char, try to push chars out in DMA mode */</span>
		<span class="n">bool</span> <span class="n">ret</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_tx_refill</span><span class="p">(</span><span class="n">uap</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXIM</span><span class="p">;</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_TXIM</span><span class="p">;</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;</span> <span class="n">UART011_TXDMAE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">|=</span> <span class="n">UART011_TXDMAE</span><span class="p">;</span>
			<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span>
				       <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We have an X-char to send.  Disable DMA to prevent it loading</span>
<span class="cm">	 * the TX fifo, and then see if we can stuff it into the FIFO.</span>
<span class="cm">	 */</span>
	<span class="n">dmacr</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXDMAE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_TXFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * No space in the FIFO, so enable the transmit interrupt</span>
<span class="cm">		 * so we know when there is space.  Note that once we&#39;ve</span>
<span class="cm">		 * loaded the character, we should just re-enable DMA.</span>
<span class="cm">		 */</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Success - restore the DMA state */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">=</span> <span class="n">dmacr</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Flush the transmit buffer.</span>
<span class="cm"> * Locking: called with port lock held and IRQs disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_flush_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Avoid deadlock with the DMA engine callback */</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="p">);</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_unmap_sg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
			     <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXDMAE</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">pl011_dma_rx_callback</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_dma_rx_trigger_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">rxchan</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_dmarx_data</span> <span class="o">*</span><span class="n">dmarx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="o">*</span><span class="n">sgbuf</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rxchan</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="cm">/* Start the RX DMA job */</span>
	<span class="n">sgbuf</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">use_buf_b</span> <span class="o">?</span>
		<span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_b</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_a</span><span class="p">;</span>
	<span class="n">desc</span> <span class="o">=</span> <span class="n">dmaengine_prep_slave_sg</span><span class="p">(</span><span class="n">rxchan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sgbuf</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
					<span class="n">DMA_DEV_TO_MEM</span><span class="p">,</span>
					<span class="n">DMA_PREP_INTERRUPT</span> <span class="o">|</span> <span class="n">DMA_CTRL_ACK</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * If the DMA engine is busy and cannot prepare a</span>
<span class="cm">	 * channel, no big deal, the driver will fall back</span>
<span class="cm">	 * to interrupt mode as a result of this error code.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">running</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">rxchan</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Some data to go along to the callback */</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback</span> <span class="o">=</span> <span class="n">pl011_dma_rx_callback</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback_param</span> <span class="o">=</span> <span class="n">uap</span><span class="p">;</span>
	<span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">cookie</span> <span class="o">=</span> <span class="n">dmaengine_submit</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="n">dma_async_issue_pending</span><span class="p">(</span><span class="n">rxchan</span><span class="p">);</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">|=</span> <span class="n">UART011_RXDMAE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">running</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_RXIM</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is called when either the DMA job is complete, or</span>
<span class="cm"> * the FIFO timeout interrupt occurred. This must be called</span>
<span class="cm"> * with the port spinlock uap-&gt;port.lock held.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_rx_chars</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">,</span>
			       <span class="n">u32</span> <span class="n">pending</span><span class="p">,</span> <span class="n">bool</span> <span class="n">use_buf_b</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">readfifo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tty_struct</span> <span class="o">*</span><span class="n">tty</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">tty</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="o">*</span><span class="n">sgbuf</span> <span class="o">=</span> <span class="n">use_buf_b</span> <span class="o">?</span>
		<span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_b</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_a</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fifotaken</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* only used for vdbg() */</span>

	<span class="cm">/* Pick everything from the DMA first */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pending</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Sync in buffer */</span>
		<span class="n">dma_sync_sg_for_cpu</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sgbuf</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * First take all chars in the DMA pipe, then look in the FIFO.</span>
<span class="cm">		 * Note that tty_insert_flip_buf() tries to take as many chars</span>
<span class="cm">		 * as it can.</span>
<span class="cm">		 */</span>
		<span class="n">dma_count</span> <span class="o">=</span> <span class="n">tty_insert_flip_string</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">tty</span><span class="p">,</span>
						   <span class="n">sgbuf</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">,</span> <span class="n">pending</span><span class="p">);</span>

		<span class="cm">/* Return buffer to device */</span>
		<span class="n">dma_sync_sg_for_device</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sgbuf</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">rx</span> <span class="o">+=</span> <span class="n">dma_count</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_count</span> <span class="o">&lt;</span> <span class="n">pending</span><span class="p">)</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
				 <span class="s">&quot;couldn&#39;t insert all characters (TTY is full?)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Only continue with trying to read the FIFO if all DMA chars have</span>
<span class="cm">	 * been taken first.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_count</span> <span class="o">==</span> <span class="n">pending</span> <span class="o">&amp;&amp;</span> <span class="n">readfifo</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear any error flags */</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">UART011_OEIS</span> <span class="o">|</span> <span class="n">UART011_BEIS</span> <span class="o">|</span> <span class="n">UART011_PEIS</span> <span class="o">|</span> <span class="n">UART011_FEIS</span><span class="p">,</span>
		       <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * If we read all the DMA&#39;d characters, and we had an</span>
<span class="cm">		 * incomplete buffer, that could be due to an rx error, or</span>
<span class="cm">		 * maybe we just timed out. Read any pending chars and check</span>
<span class="cm">		 * the error status.</span>
<span class="cm">		 *</span>
<span class="cm">		 * Error conditions will only occur in the FIFO, these will</span>
<span class="cm">		 * trigger an immediate interrupt and stop the DMA job, so we</span>
<span class="cm">		 * will always find the error in the FIFO, never in the DMA</span>
<span class="cm">		 * buffer.</span>
<span class="cm">		 */</span>
		<span class="n">fifotaken</span> <span class="o">=</span> <span class="n">pl011_fifo_to_tty</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">dev_vdbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
		 <span class="s">&quot;Took %d chars from DMA buffer and %d chars from the FIFO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">dma_count</span><span class="p">,</span> <span class="n">fifotaken</span><span class="p">);</span>
	<span class="n">tty_flip_buffer_push</span><span class="p">(</span><span class="n">tty</span><span class="p">);</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_rx_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pl011_dmarx_data</span> <span class="o">*</span><span class="n">dmarx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">rxchan</span> <span class="o">=</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="o">*</span><span class="n">sgbuf</span> <span class="o">=</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span> <span class="o">?</span>
		<span class="o">&amp;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">sgbuf_b</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">sgbuf_a</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">pending</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="n">state</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_status</span> <span class="n">dmastat</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Pause the transfer so we can trust the current counter,</span>
<span class="cm">	 * do this before we pause the PL011 block, else we may</span>
<span class="cm">	 * overflow the FIFO.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmaengine_pause</span><span class="p">(</span><span class="n">rxchan</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to pause DMA transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dmastat</span> <span class="o">=</span> <span class="n">rxchan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_tx_status</span><span class="p">(</span><span class="n">rxchan</span><span class="p">,</span>
						   <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">state</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmastat</span> <span class="o">!=</span> <span class="n">DMA_PAUSED</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to pause DMA transfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Disable RX DMA - incoming data will wait in the FIFO */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_RXDMAE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">running</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">pending</span> <span class="o">=</span> <span class="n">sgbuf</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">.</span><span class="n">length</span> <span class="o">-</span> <span class="n">state</span><span class="p">.</span><span class="n">residue</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">pending</span> <span class="o">&gt;</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">);</span>
	<span class="cm">/* Then we terminate the transfer - we now know our residue */</span>
	<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">rxchan</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * This will take the chars we have so far and insert</span>
<span class="cm">	 * into the framework.</span>
<span class="cm">	 */</span>
	<span class="n">pl011_dma_rx_chars</span><span class="p">(</span><span class="n">uap</span><span class="p">,</span> <span class="n">pending</span><span class="p">,</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="cm">/* Switch buffer &amp; re-trigger DMA job */</span>
	<span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span> <span class="o">=</span> <span class="o">!</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_rx_trigger_dma</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not retrigger RX DMA job &quot;</span>
			<span class="s">&quot;fall back to interrupt mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_RXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_rx_callback</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_dmarx_data</span> <span class="o">*</span><span class="n">dmarx</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">rxchan</span> <span class="o">=</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">lastbuf</span> <span class="o">=</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pl011_sgbuf</span> <span class="o">*</span><span class="n">sgbuf</span> <span class="o">=</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span> <span class="o">?</span>
		<span class="o">&amp;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">sgbuf_b</span> <span class="o">:</span> <span class="o">&amp;</span><span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">sgbuf_a</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">pending</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="n">state</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This completion interrupt occurs typically when the</span>
<span class="cm">	 * RX buffer is totally stuffed but no timeout has yet</span>
<span class="cm">	 * occurred. When that happens, we just want the RX</span>
<span class="cm">	 * routine to flush out the secondary DMA buffer while</span>
<span class="cm">	 * we immediately trigger the next DMA job.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Rx data can be taken by the UART interrupts during</span>
<span class="cm">	 * the DMA irq handler. So we check the residue here.</span>
<span class="cm">	 */</span>
	<span class="n">rxchan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_tx_status</span><span class="p">(</span><span class="n">rxchan</span><span class="p">,</span> <span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">state</span><span class="p">);</span>
	<span class="n">pending</span> <span class="o">=</span> <span class="n">sgbuf</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">.</span><span class="n">length</span> <span class="o">-</span> <span class="n">state</span><span class="p">.</span><span class="n">residue</span><span class="p">;</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">pending</span> <span class="o">&gt;</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">);</span>
	<span class="cm">/* Then we terminate the transfer - we now know our residue */</span>
	<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">rxchan</span><span class="p">);</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">running</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">dmarx</span><span class="o">-&gt;</span><span class="n">use_buf_b</span> <span class="o">=</span> <span class="o">!</span><span class="n">lastbuf</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">pl011_dma_rx_trigger_dma</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>

	<span class="n">pl011_dma_rx_chars</span><span class="p">(</span><span class="n">uap</span><span class="p">,</span> <span class="n">pending</span><span class="p">,</span> <span class="n">lastbuf</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Do this check after we picked the DMA chars so we don&#39;t</span>
<span class="cm">	 * get some IRQ immediately from RX.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not retrigger RX DMA job &quot;</span>
			<span class="s">&quot;fall back to interrupt mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_RXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Stop accepting received characters, when we&#39;re shutting down or</span>
<span class="cm"> * suspending this port.</span>
<span class="cm"> * Locking: called with port lock held and IRQs disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_rx_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* FIXME.  Just disable the DMA enable */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_RXDMAE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">buf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no memory for DMA TX buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">fifosize</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sg_init_one</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">sg</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">buf</span><span class="p">,</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">);</span>

	<span class="cm">/* The DMA buffer is now the FIFO the TTY subsystem can use */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">fifosize</span> <span class="o">=</span> <span class="n">PL011_DMA_BUFFER_SIZE</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">skip_rx</span><span class="p">;</span>

	<span class="cm">/* Allocate and map DMA RX buffers */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">pl011_sgbuf_init</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_a</span><span class="p">,</span>
			       <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to init DMA %s: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="s">&quot;RX buffer A&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">skip_rx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pl011_sgbuf_init</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_b</span><span class="p">,</span>
			       <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to init DMA %s: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="s">&quot;RX buffer B&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="n">pl011_sgbuf_free</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_a</span><span class="p">,</span>
				 <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">skip_rx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

<span class="nl">skip_rx:</span>
	<span class="cm">/* Turn on DMA error (RX/TX will be enabled on demand) */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">|=</span> <span class="n">UART011_DMAONERR</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * ST Micro variants has some specific dma burst threshold</span>
<span class="cm">	 * compensation. Set this to 16 bytes, so burst will only</span>
<span class="cm">	 * be issued above/below 16 bytes.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="o">-&gt;</span><span class="n">dma_threshold</span><span class="p">)</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">ST_UART011_DMAWM_RX_16</span> <span class="o">|</span> <span class="n">ST_UART011_DMAWM_TX_16</span><span class="p">,</span>
			       <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">ST_UART011_DMAWM</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_rx_trigger_dma</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not trigger initial &quot;</span>
				<span class="s">&quot;RX DMA job, fall back to interrupt mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_dma_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span> <span class="o">||</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Disable RX and TX DMA */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_BUSY</span><span class="p">)</span>
		<span class="n">barrier</span><span class="p">();</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UART011_DMAONERR</span> <span class="o">|</span> <span class="n">UART011_RXDMAE</span> <span class="o">|</span> <span class="n">UART011_TXDMAE</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmacr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_DMACR</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* In theory, this should already be done by pl011_dma_flush_buffer */</span>
		<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dma_unmap_sg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">sg</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span>
				     <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">queued</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">kfree</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmatx</span><span class="p">.</span><span class="n">buf</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_tx_dma</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dmaengine_terminate_all</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">);</span>
		<span class="cm">/* Clean up the RX DMA */</span>
		<span class="n">pl011_sgbuf_free</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_a</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">pl011_sgbuf_free</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">chan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">sgbuf_b</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_rx_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_rx_running</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">using_rx_dma</span> <span class="o">&amp;&amp;</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">dmarx</span><span class="p">.</span><span class="n">running</span><span class="p">;</span>
<span class="p">}</span>


<span class="cp">#else</span>
<span class="cm">/* Blank functions if the DMA engine is not available */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_tx_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_tx_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_tx_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_rx_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">pl011_dma_rx_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pl011_dma_rx_trigger_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_rx_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">pl011_dma_rx_running</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define pl011_dma_flush_buffer	NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_stop_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_TXIM</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="n">pl011_dma_tx_stop</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_start_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pl011_dma_tx_start</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_TXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_stop_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UART011_RXIM</span><span class="o">|</span><span class="n">UART011_RTIM</span><span class="o">|</span><span class="n">UART011_FEIM</span><span class="o">|</span>
		     <span class="n">UART011_PEIM</span><span class="o">|</span><span class="n">UART011_BEIM</span><span class="o">|</span><span class="n">UART011_OEIM</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>

	<span class="n">pl011_dma_rx_stop</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_enable_ms</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_RIMIM</span><span class="o">|</span><span class="n">UART011_CTSMIM</span><span class="o">|</span><span class="n">UART011_DCDMIM</span><span class="o">|</span><span class="n">UART011_DSRMIM</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_rx_chars</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">tty_struct</span> <span class="o">*</span><span class="n">tty</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">tty</span><span class="p">;</span>

	<span class="n">pl011_fifo_to_tty</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">tty_flip_buffer_push</span><span class="p">(</span><span class="n">tty</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * If we were temporarily out of DMA mode for a while,</span>
<span class="cm">	 * attempt to switch back to DMA mode again.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_rx_available</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_rx_trigger_dma</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not trigger RX DMA job &quot;</span>
				<span class="s">&quot;fall back to interrupt mode again</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_RXIM</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART011_RXIM</span><span class="p">;</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_tx_chars</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">circ_buf</span> <span class="o">*</span><span class="n">xmit</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">xmit</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_empty</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">||</span> <span class="n">uart_tx_stopped</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pl011_stop_tx</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* If we are using DMA mode, try to send some characters. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_tx_irq</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">],</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
		<span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">=</span> <span class="p">(</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART_XMIT_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_empty</span><span class="p">(</span><span class="n">xmit</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_chars_pending</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">WAKEUP_CHARS</span><span class="p">)</span>
		<span class="n">uart_write_wakeup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_empty</span><span class="p">(</span><span class="n">xmit</span><span class="p">))</span>
		<span class="n">pl011_stop_tx</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_modem_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="n">delta</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_MODEM_ANY</span><span class="p">;</span>

	<span class="n">delta</span> <span class="o">=</span> <span class="n">status</span> <span class="o">^</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">old_status</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">old_status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">delta</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_DCD</span><span class="p">)</span>
		<span class="n">uart_handle_dcd_change</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_DCD</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_DSR</span><span class="p">)</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">dsr</span><span class="o">++</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">delta</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_CTS</span><span class="p">)</span>
		<span class="n">uart_handle_cts_change</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_CTS</span><span class="p">);</span>

	<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">delta_msr_wait</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pl011_int</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="n">pass_counter</span> <span class="o">=</span> <span class="n">AMBA_ISR_PASS_LIMIT</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummy_read</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_MIS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="o">-&gt;</span><span class="n">cts_event_workaround</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* workaround to make sure that all bits are unlocked.. */</span>
				<span class="n">writew</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>

				<span class="cm">/*</span>
<span class="cm">				 * WA: introduce 26ns(1 uart clk) delay before W1C;</span>
<span class="cm">				 * single apb access will incur 2 pclk(133.12Mhz) delay,</span>
<span class="cm">				 * so add 2 dummy reads</span>
<span class="cm">				 */</span>
				<span class="n">dummy_read</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>
				<span class="n">dummy_read</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="n">writew</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">UART011_TXIS</span><span class="o">|</span><span class="n">UART011_RTIS</span><span class="o">|</span>
					  <span class="n">UART011_RXIS</span><span class="p">),</span>
			       <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART011_RTIS</span><span class="o">|</span><span class="n">UART011_RXIS</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">pl011_dma_rx_running</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span>
					<span class="n">pl011_dma_rx_irq</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
				<span class="k">else</span>
					<span class="n">pl011_rx_chars</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART011_DSRMIS</span><span class="o">|</span><span class="n">UART011_DCDMIS</span><span class="o">|</span>
				      <span class="n">UART011_CTSMIS</span><span class="o">|</span><span class="n">UART011_RIMIS</span><span class="p">))</span>
				<span class="n">pl011_modem_status</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UART011_TXIS</span><span class="p">)</span>
				<span class="n">pl011_tx_chars</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">pass_counter</span><span class="o">--</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_MIS</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">pl01x_tx_empty</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART01x_FR_BUSY</span><span class="o">|</span><span class="n">UART01x_FR_TXFF</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="n">TIOCSER_TEMT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">pl01x_get_mctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">);</span>

<span class="cp">#define TIOCMBIT(uartbit, tiocmbit)	\</span>
<span class="cp">	if (status &amp; uartbit)		\</span>
<span class="cp">		result |= tiocmbit</span>

	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">UART01x_FR_DCD</span><span class="p">,</span> <span class="n">TIOCM_CAR</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">UART01x_FR_DSR</span><span class="p">,</span> <span class="n">TIOCM_DSR</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">UART01x_FR_CTS</span><span class="p">,</span> <span class="n">TIOCM_CTS</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">UART011_FR_RI</span><span class="p">,</span> <span class="n">TIOCM_RNG</span><span class="p">);</span>
<span class="cp">#undef TIOCMBIT</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_set_mctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cr</span><span class="p">;</span>

	<span class="n">cr</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

<span class="cp">#define	TIOCMBIT(tiocmbit, uartbit)		\</span>
<span class="cp">	if (mctrl &amp; tiocmbit)		\</span>
<span class="cp">		cr |= uartbit;		\</span>
<span class="cp">	else				\</span>
<span class="cp">		cr &amp;= ~uartbit</span>

	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">TIOCM_RTS</span><span class="p">,</span> <span class="n">UART011_CR_RTS</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">TIOCM_DTR</span><span class="p">,</span> <span class="n">UART011_CR_DTR</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">TIOCM_OUT1</span><span class="p">,</span> <span class="n">UART011_CR_OUT1</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">TIOCM_OUT2</span><span class="p">,</span> <span class="n">UART011_CR_OUT2</span><span class="p">);</span>
	<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">TIOCM_LOOP</span><span class="p">,</span> <span class="n">UART011_CR_LBE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">autorts</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* We need to disable auto-RTS if we want to turn RTS off */</span>
		<span class="n">TIOCMBIT</span><span class="p">(</span><span class="n">TIOCM_RTS</span><span class="p">,</span> <span class="n">UART011_CR_RTSEN</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#undef TIOCMBIT</span>

	<span class="n">writew</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_break_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">break_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lcr_h</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">lcr_h</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">break_state</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">lcr_h</span> <span class="o">|=</span> <span class="n">UART01x_LCRH_BRK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">lcr_h</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UART01x_LCRH_BRK</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">lcr_h</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_CONSOLE_POLL</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl010_get_poll_char</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_RXFE</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NO_POLL_CHAR</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl010_put_poll_char</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_TXFF</span><span class="p">)</span>
		<span class="n">barrier</span><span class="p">();</span>

	<span class="n">writew</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_CONSOLE_POLL */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/* Optionaly enable pins to be muxed in and configured */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_default</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">pinctrl_select_state</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_default</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;could not set default pins</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">clk_prepare</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Try to enable the clock producer.</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">clk_unprep</span><span class="p">;</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* Clear pending error and receive interrupts */</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">UART011_OEIS</span> <span class="o">|</span> <span class="n">UART011_BEIS</span> <span class="o">|</span> <span class="n">UART011_PEIS</span> <span class="o">|</span> <span class="n">UART011_FEIS</span> <span class="o">|</span>
	       <span class="n">UART011_RTIS</span> <span class="o">|</span> <span class="n">UART011_RXIS</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate the IRQ</span>
<span class="cm">	 */</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="n">pl011_int</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;uart-pl011&quot;</span><span class="p">,</span> <span class="n">uap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">clk_dis</span><span class="p">;</span>

	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="o">-&gt;</span><span class="n">ifls</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IFLS</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Provoke TX FIFO interrupt into asserting.</span>
<span class="cm">	 */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">UART01x_CR_UARTEN</span> <span class="o">|</span> <span class="n">UART011_CR_TXE</span> <span class="o">|</span> <span class="n">UART011_CR_LBE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_FBRD</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IBRD</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span> <span class="o">!=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Wait 10 PCLKs before writing LCRH_TX register,</span>
<span class="cm">		 * to get this delay write read only register 10 times</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">writew</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_MIS</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_BUSY</span><span class="p">)</span>
		<span class="n">barrier</span><span class="p">();</span>

	<span class="cm">/* restore RTS and DTR */</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">old_cr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART011_CR_RTS</span> <span class="o">|</span> <span class="n">UART011_CR_DTR</span><span class="p">);</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">UART01x_CR_UARTEN</span> <span class="o">|</span> <span class="n">UART011_CR_RXE</span> <span class="o">|</span> <span class="n">UART011_CR_TXE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * initialise the old status of the modem signals</span>
<span class="cm">	 */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">old_status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_MODEM_ANY</span><span class="p">;</span>

	<span class="cm">/* Startup DMA */</span>
	<span class="n">pl011_dma_startup</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Finally, enable interrupts, only timeouts when using DMA</span>
<span class="cm">	 * if initial RX DMA job failed, start in interrupt mode</span>
<span class="cm">	 * as well.</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="cm">/* Clear out any spuriously appearing RX interrupts */</span>
	 <span class="n">writew</span><span class="p">(</span><span class="n">UART011_RTIS</span> <span class="o">|</span> <span class="n">UART011_RXIS</span><span class="p">,</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">=</span> <span class="n">UART011_RTIM</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pl011_dma_rx_running</span><span class="p">(</span><span class="n">uap</span><span class="p">))</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">|=</span> <span class="n">UART011_RXIM</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="o">*</span><span class="n">plat</span><span class="p">;</span>

		<span class="n">plat</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">plat</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span>
			<span class="n">plat</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">clk_dis:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
 <span class="nl">clk_unprep:</span>
	<span class="n">clk_unprepare</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
 <span class="nl">out:</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_shutdown_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lcrh</span><span class="p">)</span>
<span class="p">{</span>
      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

      <span class="n">val</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">lcrh</span><span class="p">);</span>
      <span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UART01x_LCRH_BRK</span> <span class="o">|</span> <span class="n">UART01x_LCRH_FEN</span><span class="p">);</span>
      <span class="n">writew</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">lcrh</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * disable all interrupts</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">im</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">pl011_dma_shutdown</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Free the interrupt</span>
<span class="cm">	 */</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="n">uap</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * disable the port</span>
<span class="cm">	 * disable the port. It should not disable RTS and DTR.</span>
<span class="cm">	 * Also RTS and DTR state should be preserved to restore</span>
<span class="cm">	 * it during startup().</span>
<span class="cm">	 */</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">autorts</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">cr</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">old_cr</span> <span class="o">=</span> <span class="n">cr</span><span class="p">;</span>
	<span class="n">cr</span> <span class="o">&amp;=</span> <span class="n">UART011_CR_RTS</span> <span class="o">|</span> <span class="n">UART011_CR_DTR</span><span class="p">;</span>
	<span class="n">cr</span> <span class="o">|=</span> <span class="n">UART01x_CR_UARTEN</span> <span class="o">|</span> <span class="n">UART011_CR_TXE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">cr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * disable break condition and fifos</span>
<span class="cm">	 */</span>
	<span class="n">pl011_shutdown_channel</span><span class="p">(</span><span class="n">uap</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span> <span class="o">!=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">)</span>
		<span class="n">pl011_shutdown_channel</span><span class="p">(</span><span class="n">uap</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Shut down the clock producer</span>
<span class="cm">	 */</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_unprepare</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="cm">/* Optionally let pins go into sleep states */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_sleep</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">pinctrl_select_state</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_sleep</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;could not set pins to sleep state</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>


	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="o">*</span><span class="n">plat</span><span class="p">;</span>

		<span class="n">plat</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">plat</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">)</span>
			<span class="n">plat</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">();</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">pl011_set_termios</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ktermios</span> <span class="o">*</span><span class="n">termios</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">ktermios</span> <span class="o">*</span><span class="n">old</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lcr_h</span><span class="p">,</span> <span class="n">old_cr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">baud</span><span class="p">,</span> <span class="n">quot</span><span class="p">,</span> <span class="n">clkdiv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="o">-&gt;</span><span class="n">oversampling</span><span class="p">)</span>
		<span class="n">clkdiv</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clkdiv</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Ask the core to calculate the divisor for us.</span>
<span class="cm">	 */</span>
	<span class="n">baud</span> <span class="o">=</span> <span class="n">uart_get_baud_rate</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">termios</span><span class="p">,</span> <span class="n">old</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				  <span class="n">port</span><span class="o">-&gt;</span><span class="n">uartclk</span> <span class="o">/</span> <span class="n">clkdiv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">baud</span> <span class="o">&gt;</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">uartclk</span><span class="o">/</span><span class="mi">16</span><span class="p">)</span>
		<span class="n">quot</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">uartclk</span> <span class="o">*</span> <span class="mi">8</span><span class="p">,</span> <span class="n">baud</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">quot</span> <span class="o">=</span> <span class="n">DIV_ROUND_CLOSEST</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">uartclk</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">baud</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSIZE</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CS5</span>:
		<span class="n">lcr_h</span> <span class="o">=</span> <span class="n">UART01x_LCRH_WLEN_5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CS6</span>:
		<span class="n">lcr_h</span> <span class="o">=</span> <span class="n">UART01x_LCRH_WLEN_6</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CS7</span>:
		<span class="n">lcr_h</span> <span class="o">=</span> <span class="n">UART01x_LCRH_WLEN_7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span> <span class="c1">// CS8</span>
		<span class="n">lcr_h</span> <span class="o">=</span> <span class="n">UART01x_LCRH_WLEN_8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSTOPB</span><span class="p">)</span>
		<span class="n">lcr_h</span> <span class="o">|=</span> <span class="n">UART01x_LCRH_STP2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">PARENB</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">lcr_h</span> <span class="o">|=</span> <span class="n">UART01x_LCRH_PEN</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">PARODD</span><span class="p">))</span>
			<span class="n">lcr_h</span> <span class="o">|=</span> <span class="n">UART01x_LCRH_EPS</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">lcr_h</span> <span class="o">|=</span> <span class="n">UART01x_LCRH_FEN</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update the per-port timeout.</span>
<span class="cm">	 */</span>
	<span class="n">uart_update_timeout</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span><span class="p">,</span> <span class="n">baud</span><span class="p">);</span>

	<span class="n">port</span><span class="o">-&gt;</span><span class="n">read_status_mask</span> <span class="o">=</span> <span class="n">UART011_DR_OE</span> <span class="o">|</span> <span class="mi">255</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">INPCK</span><span class="p">)</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">read_status_mask</span> <span class="o">|=</span> <span class="n">UART011_DR_FE</span> <span class="o">|</span> <span class="n">UART011_DR_PE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BRKINT</span> <span class="o">|</span> <span class="n">PARMRK</span><span class="p">))</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">read_status_mask</span> <span class="o">|=</span> <span class="n">UART011_DR_BE</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Characters to ignore</span>
<span class="cm">	 */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">ignore_status_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">IGNPAR</span><span class="p">)</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">UART011_DR_FE</span> <span class="o">|</span> <span class="n">UART011_DR_PE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">IGNBRK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">UART011_DR_BE</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * If we&#39;re ignoring parity and break indicators,</span>
<span class="cm">		 * ignore overruns too (for real raw support).</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">IGNPAR</span><span class="p">)</span>
			<span class="n">port</span><span class="o">-&gt;</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">UART011_DR_OE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Ignore all characters if CREAD is not set.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CREAD</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">UART_DUMMY_DR_RX</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">UART_ENABLE_MS</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span><span class="p">))</span>
		<span class="n">pl011_enable_ms</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>

	<span class="cm">/* first, disable everything */</span>
	<span class="n">old_cr</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CRTSCTS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">old_cr</span> <span class="o">&amp;</span> <span class="n">UART011_CR_RTS</span><span class="p">)</span>
			<span class="n">old_cr</span> <span class="o">|=</span> <span class="n">UART011_CR_RTSEN</span><span class="p">;</span>

		<span class="n">old_cr</span> <span class="o">|=</span> <span class="n">UART011_CR_CTSEN</span><span class="p">;</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">autorts</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">old_cr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UART011_CR_CTSEN</span> <span class="o">|</span> <span class="n">UART011_CR_RTSEN</span><span class="p">);</span>
		<span class="n">uap</span><span class="o">-&gt;</span><span class="n">autorts</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="o">-&gt;</span><span class="n">oversampling</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">baud</span> <span class="o">&gt;</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">uartclk</span> <span class="o">/</span> <span class="mi">16</span><span class="p">)</span>
			<span class="n">old_cr</span> <span class="o">|=</span> <span class="n">ST_UART011_CR_OVSFACT</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">old_cr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ST_UART011_CR_OVSFACT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Set baud rate */</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">quot</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_FBRD</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">quot</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IBRD</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * ----------v----------v----------v----------v-----</span>
<span class="cm">	 * NOTE: MUST BE WRITTEN AFTER UARTLCR_M &amp; UARTLCR_L</span>
<span class="cm">	 * ----------^----------^----------^----------^-----</span>
<span class="cm">	 */</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">lcr_h</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span> <span class="o">!=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Wait 10 PCLKs before writing LCRH_TX register,</span>
<span class="cm">		 * to get this delay write read only register 10 times</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">writew</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_MIS</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="n">lcr_h</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">old_cr</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">pl011_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">PORT_AMBA</span> <span class="o">?</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Release the memory region(s) being used by &#39;port&#39;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl010_release_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">mapbase</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Request the memory region(s) being used by &#39;port&#39;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl010_request_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">mapbase</span><span class="p">,</span> <span class="n">SZ_4K</span><span class="p">,</span> <span class="s">&quot;uart-pl011&quot;</span><span class="p">)</span>
			<span class="o">!=</span> <span class="nb">NULL</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Configure/autoconfigure the port.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl010_config_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">UART_CONFIG_TYPE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">port</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">PORT_AMBA</span><span class="p">;</span>
		<span class="n">pl010_request_port</span><span class="p">(</span><span class="n">port</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * verify the new serial_struct (for TIOCSSERIAL).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl010_verify_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="k">struct</span> <span class="n">serial_struct</span> <span class="o">*</span><span class="n">ser</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ser</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">!=</span> <span class="n">PORT_UNKNOWN</span> <span class="o">&amp;&amp;</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">!=</span> <span class="n">PORT_AMBA</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ser</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="n">nr_irqs</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ser</span><span class="o">-&gt;</span><span class="n">baud_base</span> <span class="o">&lt;</span> <span class="mi">9600</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_ops</span> <span class="n">amba_pl011_pops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">tx_empty</span>	<span class="o">=</span> <span class="n">pl01x_tx_empty</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mctrl</span>	<span class="o">=</span> <span class="n">pl011_set_mctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_mctrl</span>	<span class="o">=</span> <span class="n">pl01x_get_mctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_tx</span>	<span class="o">=</span> <span class="n">pl011_stop_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_tx</span>	<span class="o">=</span> <span class="n">pl011_start_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_rx</span>	<span class="o">=</span> <span class="n">pl011_stop_rx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_ms</span>	<span class="o">=</span> <span class="n">pl011_enable_ms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">break_ctl</span>	<span class="o">=</span> <span class="n">pl011_break_ctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">startup</span>	<span class="o">=</span> <span class="n">pl011_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">pl011_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flush_buffer</span>	<span class="o">=</span> <span class="n">pl011_dma_flush_buffer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_termios</span>	<span class="o">=</span> <span class="n">pl011_set_termios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">pl011_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release_port</span>	<span class="o">=</span> <span class="n">pl010_release_port</span><span class="p">,</span>
	<span class="p">.</span><span class="n">request_port</span>	<span class="o">=</span> <span class="n">pl010_request_port</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_port</span>	<span class="o">=</span> <span class="n">pl010_config_port</span><span class="p">,</span>
	<span class="p">.</span><span class="n">verify_port</span>	<span class="o">=</span> <span class="n">pl010_verify_port</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_CONSOLE_POLL</span>
	<span class="p">.</span><span class="n">poll_get_char</span> <span class="o">=</span> <span class="n">pl010_get_poll_char</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poll_put_char</span> <span class="o">=</span> <span class="n">pl010_put_poll_char</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">amba_ports</span><span class="p">[</span><span class="n">UART_NR</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_SERIAL_AMBA_PL011_CONSOLE</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pl011_console_putchar</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_TXFF</span><span class="p">)</span>
		<span class="n">barrier</span><span class="p">();</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_DR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">pl011_console_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">console</span> <span class="o">*</span><span class="n">co</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">amba_ports</span><span class="p">[</span><span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="n">old_cr</span><span class="p">,</span> <span class="n">new_cr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">locked</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">sysrq</span><span class="p">)</span>
		<span class="n">locked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">oops_in_progress</span><span class="p">)</span>
		<span class="n">locked</span> <span class="o">=</span> <span class="n">spin_trylock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 *	First save the CR then disable the interrupts</span>
<span class="cm">	 */</span>
	<span class="n">old_cr</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>
	<span class="n">new_cr</span> <span class="o">=</span> <span class="n">old_cr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">UART011_CR_CTSEN</span><span class="p">;</span>
	<span class="n">new_cr</span> <span class="o">|=</span> <span class="n">UART01x_CR_UARTEN</span> <span class="o">|</span> <span class="n">UART011_CR_TXE</span><span class="p">;</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">new_cr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

	<span class="n">uart_console_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">pl011_console_putchar</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Finally, wait for transmitter to become empty</span>
<span class="cm">	 *	and restore the TCR</span>
<span class="cm">	 */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART01x_FR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">UART01x_FR_BUSY</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">old_cr</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">locked</span><span class="p">)</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">pl011_console_get_options</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">baud</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="o">*</span><span class="n">parity</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UART01x_CR_UARTEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lcr_h</span><span class="p">,</span> <span class="n">ibrd</span><span class="p">,</span> <span class="n">fbrd</span><span class="p">;</span>

		<span class="n">lcr_h</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">);</span>

		<span class="o">*</span><span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;n&#39;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lcr_h</span> <span class="o">&amp;</span> <span class="n">UART01x_LCRH_PEN</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lcr_h</span> <span class="o">&amp;</span> <span class="n">UART01x_LCRH_EPS</span><span class="p">)</span>
				<span class="o">*</span><span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;e&#39;</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="o">*</span><span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;o&#39;</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">lcr_h</span> <span class="o">&amp;</span> <span class="mh">0x60</span><span class="p">)</span> <span class="o">==</span> <span class="n">UART01x_LCRH_WLEN_7</span><span class="p">)</span>
			<span class="o">*</span><span class="n">bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

		<span class="n">ibrd</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IBRD</span><span class="p">);</span>
		<span class="n">fbrd</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_FBRD</span><span class="p">);</span>

		<span class="o">*</span><span class="n">baud</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">/</span> <span class="p">(</span><span class="mi">64</span> <span class="o">*</span> <span class="n">ibrd</span> <span class="o">+</span> <span class="n">fbrd</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span><span class="o">-&gt;</span><span class="n">oversampling</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">readw</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_CR</span><span class="p">)</span>
				  <span class="o">&amp;</span> <span class="n">ST_UART011_CR_OVSFACT</span><span class="p">)</span>
				<span class="o">*</span><span class="n">baud</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pl011_console_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">console</span> <span class="o">*</span><span class="n">co</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">options</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">baud</span> <span class="o">=</span> <span class="mi">38400</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;n&#39;</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flow</span> <span class="o">=</span> <span class="sc">&#39;n&#39;</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check whether an invalid uart number has been specified, and</span>
<span class="cm">	 * if so, search for the first available port that does have</span>
<span class="cm">	 * console support.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">UART_NR</span><span class="p">)</span>
		<span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">uap</span> <span class="o">=</span> <span class="n">amba_ports</span><span class="p">[</span><span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="cm">/* Allow pins to be muxed in and configured */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_default</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pinctrl_select_state</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_default</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;could not set default pins</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_prepare</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">amba_pl011_data</span> <span class="o">*</span><span class="n">plat</span><span class="p">;</span>

		<span class="n">plat</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">plat</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span>
			<span class="n">plat</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">options</span><span class="p">)</span>
		<span class="n">uart_parse_options</span><span class="p">(</span><span class="n">options</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">baud</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parity</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bits</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flow</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pl011_console_get_options</span><span class="p">(</span><span class="n">uap</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">baud</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parity</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bits</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">uart_set_options</span><span class="p">(</span><span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">co</span><span class="p">,</span> <span class="n">baud</span><span class="p">,</span> <span class="n">parity</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">flow</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_driver</span> <span class="n">amba_reg</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">console</span> <span class="n">amba_console</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ttyAMA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">pl011_console_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">uart_console_device</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>		<span class="o">=</span> <span class="n">pl011_console_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CON_PRINTBUFFER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">index</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define AMBA_CONSOLE	(&amp;amba_console)</span>
<span class="cp">#else</span>
<span class="cp">#define AMBA_CONSOLE	NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_driver</span> <span class="n">amba_reg</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_name</span>		<span class="o">=</span> <span class="s">&quot;ttyAMA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_name</span>		<span class="o">=</span> <span class="s">&quot;ttyAMA&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">major</span>			<span class="o">=</span> <span class="n">SERIAL_AMBA_MAJOR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">minor</span>			<span class="o">=</span> <span class="n">SERIAL_AMBA_MINOR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr</span>			<span class="o">=</span> <span class="n">UART_NR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cons</span>			<span class="o">=</span> <span class="n">AMBA_CONSOLE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">amba_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vendor_data</span> <span class="o">*</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">amba_ports</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">amba_ports</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">amba_ports</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">uap</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_amba_port</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">uap</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span> <span class="o">=</span> <span class="n">devm_pinctrl_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_default</span> <span class="o">=</span> <span class="n">pinctrl_lookup_state</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">,</span>
						 <span class="n">PINCTRL_STATE_DEFAULT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_default</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not get default pinstate</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_sleep</span> <span class="o">=</span> <span class="n">pinctrl_lookup_state</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pinctrl</span><span class="p">,</span>
					       <span class="n">PINCTRL_STATE_SLEEP</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">pins_sleep</span><span class="p">))</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;could not get sleep pinstate</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">=</span> <span class="n">vendor</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span> <span class="o">=</span> <span class="n">vendor</span><span class="o">-&gt;</span><span class="n">lcrh_rx</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span> <span class="o">=</span> <span class="n">vendor</span><span class="o">-&gt;</span><span class="n">lcrh_tx</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">old_cr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span> <span class="o">=</span> <span class="n">vendor</span><span class="o">-&gt;</span><span class="n">fifosize</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">interrupt_may_hang</span> <span class="o">=</span> <span class="n">vendor</span><span class="o">-&gt;</span><span class="n">interrupt_may_hang</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">mapbase</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">iotype</span> <span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">fifosize</span> <span class="o">=</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">fifosize</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">amba_pl011_pops</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">;</span>
	<span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">line</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">pl011_dma_probe</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>

	<span class="cm">/* Ensure interrupts from this UART are masked and cleared */</span>
	<span class="n">writew</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_IMSC</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="mh">0xffff</span><span class="p">,</span> <span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UART011_ICR</span><span class="p">);</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">),</span> <span class="s">&quot;PL011 rev%u&quot;</span><span class="p">,</span> <span class="n">amba_rev</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>

	<span class="n">amba_ports</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">uap</span><span class="p">;</span>

	<span class="n">amba_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">uap</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">uart_add_one_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">amba_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">amba_ports</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">pl011_dma_remove</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
 <span class="nl">unmap:</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
 <span class="nl">free:</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
	<span class="p">}</span>
 <span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">amba_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">amba_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">uart_remove_one_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">amba_ports</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">amba_ports</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="n">uap</span><span class="p">)</span>
			<span class="n">amba_ports</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">pl011_dma_remove</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">uap</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">amba_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">uart_suspend_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pl011_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">amba_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_amba_port</span> <span class="o">*</span><span class="n">uap</span> <span class="o">=</span> <span class="n">amba_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">uap</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">uart_resume_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uap</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">amba_id</span> <span class="n">pl011_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mh">0x00041011</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="mh">0x000fffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">vendor_arm</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">id</span>	<span class="o">=</span> <span class="mh">0x00380802</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span>	<span class="o">=</span> <span class="mh">0x00ffffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">vendor_st</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">},</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">amba</span><span class="p">,</span> <span class="n">pl011_ids</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">amba_driver</span> <span class="n">pl011_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">drv</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;uart-pl011&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">pl011_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pl011_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">pl011_remove</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">pl011_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">pl011_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pl011_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Serial: AMBA PL011 UART driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">uart_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">amba_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pl011_driver</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">uart_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">pl011_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">amba_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pl011_driver</span><span class="p">);</span>
	<span class="n">uart_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">amba_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * While this can be a module, if builtin it&#39;s most likely the console</span>
<span class="cm"> * So let&#39;s leave module_exit but move module_init to an earlier place</span>
<span class="cm"> */</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">pl011_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">pl011_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;ARM Ltd/Deep Blue Solutions Ltd&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ARM AMBA serial port driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
