============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 17:17:14 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U3/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 39 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 283 instances
RUN-0007 : 138 luts, 78 seqs, 23 mslices, 14 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 338 nets
RUN-1001 : 198 nets have 2 pins
RUN-1001 : 106 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     26      
RUN-1001 :   No   |  No   |  Yes  |     36      
RUN-1001 :   No   |  Yes  |  No   |     16      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   1   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 7
PHY-3001 : Initial placement ...
PHY-3001 : design contains 281 instances, 138 luts, 78 seqs, 37 slices, 8 macros(37 instances: 23 mslices 14 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 74469.8
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 281.
PHY-3001 : End clustering;  0.000035s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 49201.3, overlap = 0
PHY-3002 : Step(2): len = 33713.1, overlap = 0
PHY-3002 : Step(3): len = 24621.3, overlap = 0
PHY-3002 : Step(4): len = 20047.2, overlap = 0
PHY-3002 : Step(5): len = 17647.7, overlap = 0
PHY-3002 : Step(6): len = 16171.4, overlap = 0
PHY-3002 : Step(7): len = 14898.1, overlap = 0
PHY-3002 : Step(8): len = 14638.6, overlap = 0
PHY-3002 : Step(9): len = 13420.9, overlap = 0
PHY-3002 : Step(10): len = 12602.3, overlap = 0
PHY-3002 : Step(11): len = 12941.7, overlap = 0
PHY-3002 : Step(12): len = 12611.8, overlap = 0
PHY-3002 : Step(13): len = 11800.7, overlap = 0
PHY-3002 : Step(14): len = 12181.1, overlap = 0
PHY-3002 : Step(15): len = 11964, overlap = 0
PHY-3002 : Step(16): len = 11375.3, overlap = 0
PHY-3002 : Step(17): len = 11095.9, overlap = 0
PHY-3002 : Step(18): len = 11389.9, overlap = 0
PHY-3002 : Step(19): len = 10633.3, overlap = 0
PHY-3002 : Step(20): len = 10025, overlap = 0
PHY-3002 : Step(21): len = 10068.5, overlap = 0
PHY-3002 : Step(22): len = 9975.8, overlap = 0
PHY-3002 : Step(23): len = 9523, overlap = 0
PHY-3002 : Step(24): len = 8823.6, overlap = 0
PHY-3002 : Step(25): len = 8486.4, overlap = 0
PHY-3002 : Step(26): len = 8079.5, overlap = 0
PHY-3002 : Step(27): len = 6465.5, overlap = 0
PHY-3002 : Step(28): len = 5780.1, overlap = 0
PHY-3002 : Step(29): len = 5865.9, overlap = 0
PHY-3002 : Step(30): len = 5474.4, overlap = 0
PHY-3002 : Step(31): len = 5288.6, overlap = 0
PHY-3002 : Step(32): len = 5264.5, overlap = 0
PHY-3002 : Step(33): len = 5228.7, overlap = 0
PHY-3002 : Step(34): len = 5128.2, overlap = 0
PHY-3002 : Step(35): len = 4726, overlap = 0
PHY-3002 : Step(36): len = 4674.6, overlap = 0
PHY-3002 : Step(37): len = 4717.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (549.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(38): len = 4420, overlap = 0
PHY-3002 : Step(39): len = 4422.4, overlap = 0
PHY-3002 : Step(40): len = 4411.9, overlap = 0
PHY-3002 : Step(41): len = 4401.9, overlap = 0
PHY-3002 : Step(42): len = 4397.6, overlap = 0
PHY-3002 : Step(43): len = 4397.6, overlap = 0
PHY-3002 : Step(44): len = 4280.2, overlap = 0
PHY-3002 : Step(45): len = 4298.8, overlap = 0
PHY-3002 : Step(46): len = 4315.3, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109912
PHY-3002 : Step(47): len = 4286.9, overlap = 7.125
PHY-3002 : Step(48): len = 4286.9, overlap = 7.125
PHY-3002 : Step(49): len = 4329.2, overlap = 8.28125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000219823
PHY-3002 : Step(50): len = 4250.4, overlap = 8.90625
PHY-3002 : Step(51): len = 4250.4, overlap = 8.90625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000439647
PHY-3002 : Step(52): len = 4321.6, overlap = 8.46875
PHY-3002 : Step(53): len = 4321.6, overlap = 8.46875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000879293
PHY-3002 : Step(54): len = 4219.2, overlap = 8.375
PHY-3002 : Step(55): len = 4219.2, overlap = 8.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00175859
PHY-3002 : Step(56): len = 4229.7, overlap = 8.28125
PHY-3002 : Step(57): len = 4229.7, overlap = 8.28125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 15.53 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 4352, over cnt = 16(0%), over = 42, worst = 8
PHY-1001 : End global iterations;  0.020314s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (307.7%)

PHY-1001 : Congestion index: top1 = 9.90, top5 = 3.18, top10 = 1.58, top15 = 1.06.
PHY-1001 : End incremental global routing;  0.071231s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (153.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1205, tnet num: 336, tinst num: 281, tnode num: 1463, tedge num: 1893.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.134410s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.208934s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (119.7%)

OPT-1001 : Current memory(MB): used = 143, reserve = 113, peak = 143.
OPT-1001 : End physical optimization;  0.213887s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (204.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 138 LUT to BLE ...
SYN-4008 : Packed 138 LUT and 51 SEQ to BLE.
SYN-4003 : Packing 27 remaining SEQ's ...
SYN-4005 : Packed 25 SEQ with LUT/SLICE
SYN-4006 : 66 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 140/219 primitive instances ...
PHY-3001 : End packing;  0.007614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.2%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 145 instances
RUN-1001 : 58 mslices, 57 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 151 nets have 2 pins
RUN-1001 : 107 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
PHY-3001 : design contains 143 instances, 115 slices, 8 macros(37 instances: 23 mslices 14 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 4504.6, Over = 6.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.53733e-05
PHY-3002 : Step(58): len = 4525.8, overlap = 5.5
PHY-3002 : Step(59): len = 4553.8, overlap = 5.75
PHY-3002 : Step(60): len = 4549.1, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000190747
PHY-3002 : Step(61): len = 4389.2, overlap = 4.75
PHY-3002 : Step(62): len = 4386.3, overlap = 5
PHY-3002 : Step(63): len = 4388.7, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000381493
PHY-3002 : Step(64): len = 4343.5, overlap = 3.5
PHY-3002 : Step(65): len = 4348.6, overlap = 3.5
PHY-3002 : Step(66): len = 4357.9, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048269s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (323.7%)

PHY-3001 : Trial Legalized: Len = 6731.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.282259
PHY-3002 : Step(67): len = 5878, overlap = 0.5
PHY-3002 : Step(68): len = 4995.1, overlap = 2
PHY-3002 : Step(69): len = 4927.6, overlap = 2
PHY-3002 : Step(70): len = 4881.4, overlap = 2
PHY-3002 : Step(71): len = 4815.2, overlap = 1.75
PHY-3002 : Step(72): len = 4815.2, overlap = 1.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003997s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5956.6, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.001964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 5, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 6194.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 20/292.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6784, over cnt = 23(0%), over = 38, worst = 4
PHY-1002 : len = 7040, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 7128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030072s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (207.8%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.31, top10 = 2.65, top15 = 1.77.
PHY-1001 : End incremental global routing;  0.084635s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (147.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1088, tnet num: 290, tinst num: 143, tnode num: 1298, tedge num: 1802.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.122298s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.210023s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (119.0%)

OPT-1001 : Current memory(MB): used = 145, reserve = 114, peak = 145.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000197s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 221/292.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 7128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.001683s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.31, top10 = 2.65, top15 = 1.77.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000441s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 15.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.262879s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (112.9%)

RUN-1003 : finish command "place" in  2.334731s wall, 3.000000s user + 3.312500s system = 6.312500s CPU (270.4%)

RUN-1004 : used memory is 129 MB, reserved memory is 98 MB, peak memory is 145 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 145 instances
RUN-1001 : 58 mslices, 57 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 151 nets have 2 pins
RUN-1001 : 107 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 1088, tnet num: 290, tinst num: 143, tnode num: 1298, tedge num: 1802.
TMR-2508 : Levelizing timing graph completed, there are 24 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 58 mslices, 57 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 290 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 126 clock pins, and constraint 210 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 6688, over cnt = 21(0%), over = 35, worst = 4
PHY-1002 : len = 6912, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 7016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032101s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (97.3%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.23, top10 = 2.61, top15 = 1.74.
PHY-1001 : End global routing;  0.080721s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 169, reserve = 139, peak = 182.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : Current memory(MB): used = 437, reserve = 411, peak = 437.
PHY-1001 : End build detailed router design. 3.020809s wall, 3.031250s user + 0.000000s system = 3.031250s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 1% nets.
PHY-1022 : len = 8432, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.583945s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 467, reserve = 442, peak = 467.
PHY-1001 : End phase 1; 0.589798s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 80% nets.
PHY-1022 : len = 23440, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 467, reserve = 442, peak = 467.
PHY-1001 : End initial routed; 0.120099s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (221.2%)

PHY-1001 : Current memory(MB): used = 467, reserve = 442, peak = 467.
PHY-1001 : End phase 2; 0.120191s wall, 0.187500s user + 0.078125s system = 0.265625s CPU (221.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 23456, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.010630s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 23488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.008498s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.027444s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.9%)

PHY-1001 : Current memory(MB): used = 476, reserve = 451, peak = 476.
PHY-1001 : End phase 3; 0.142359s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.8%)

PHY-1003 : Routed, final wirelength = 23488
PHY-1001 : Current memory(MB): used = 476, reserve = 451, peak = 476.
PHY-1001 : End export database. 0.006136s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.6%)

PHY-1001 : End detail routing;  4.065646s wall, 4.093750s user + 0.109375s system = 4.203125s CPU (103.4%)

RUN-1003 : finish command "route" in  4.325517s wall, 4.343750s user + 0.125000s system = 4.468750s CPU (103.3%)

RUN-1004 : used memory is 417 MB, reserved memory is 392 MB, peak memory is 476 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      219   out of  19600    1.12%
#reg                       84   out of  19600    0.43%
#le                       221
  #lut only               137   out of    221   61.99%
  #reg only                 2   out of    221    0.90%
  #lut&reg                 82   out of    221   37.10%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    12
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet          Type               DriverType         Driver                     Fanout
#1        CLK_500K          GCLK               lslice             CLK_500K_reg_syn_5.q1      30
#2        CLK_dup_1         GCLK               io                 CLK_syn_2.di               28
#3        U5/SingleNum_n    GCLK               mslice             U5/SingleNum_n_syn_7.f0    8


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------+
|Instance |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------+
|top      |rx_top              |221    |182     |37      |97      |0       |0       |
|  U2     |rx_bps_module       |27     |23      |4       |13      |0       |0       |
|  U3     |rx_control_module   |37     |32      |5       |17      |0       |0       |
|  U5     |Digitron_NumDisplay |124    |104     |18      |40      |0       |0       |
|  U6     |tx_control_module   |3      |3       |0       |2       |0       |0       |
+-----------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       125   
    #2         2        64   
    #3         3        31   
    #4         4        12   
    #5        5-10      18   
    #6       11-50      11   
  Average     2.70           

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid rx_top_inst.bid"
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 306
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 292, pip num: 2140
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 496 valid insts, and 7237 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.066567s wall, 3.625000s user + 0.109375s system = 3.734375s CPU (350.1%)

RUN-1004 : used memory is 424 MB, reserved memory is 404 MB, peak memory is 618 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_171714.log"
