<?xml version="1.0"?>
<!--Created by PrimeWave Design Environment (TM), build , on Thu Apr  3 15:58:12 2025-->
<file-format version="2.0" name="netlisting-timestamps">
<module contextID="switched: group8 SRAM_8x4_array_dummy schematic vl: hspice hspiceD schematic spice veriloga sl: hspice hspiceD" isSubcircuit="0" viewSearchList="hspice hspiceD schematic spice veriloga" timestamp="8994" viewStopList="hspice hspiceD">
<LineageParams/>
<ParentParams/>
<parameterizedConnections>
<connectDefs timestamp="0"/>
<oaAssignments timestamp="0"/>
<dbAssignValue timestamp="0"/>
<dbAssignAssignment timestamp="0"/>
</parameterizedConnections>
<parameters/>
<lib_parameters timestamp="1"/>
<Terms timestamp="8013"/>
<PortOrder><![CDATA[BL<0>BL<1>BL<2>BL<3>BLB<0>BLB<1>BLB<2>BLB<3>]]></PortOrder>
<ShortOptions timestamp="3580584169"/>
</module>
</file-format>
