m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Project/test/simulation/modelsim
vtest
!s110 1620887796
!i10b 1
!s100 8127mP:aSdoKPj8:dmH162
INjXf`8hSnb`I6[ec;`Cab3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1620816811
8D:/intelFPGA_lite/Project/test/test.v
FD:/intelFPGA_lite/Project/test/test.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1620887796.000000
!s107 D:/intelFPGA_lite/Project/test/test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/intelFPGA_lite/Project/test|D:/intelFPGA_lite/Project/test/test.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/intelFPGA_lite/Project/test
tCvgOpt 0
