$date
	Wed Sep  4 23:36:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module circuit4_tb $end
$var wire 1 ! so $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 4 $ in [3:0] $end
$var reg 1 % y $end
$scope module circuit_4 $end
$var wire 1 # cin $end
$var wire 4 & i [3:0] $end
$var wire 1 % y $end
$var wire 1 ' w3 $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 1 ! so $end
$var wire 1 " cout $end
$scope module M1 $end
$var wire 4 * i [3:0] $end
$var wire 1 ) so $end
$var wire 1 ( co $end
$scope module FA $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Cin $end
$var wire 5 . t [4:0] $end
$var wire 1 ) S $end
$var wire 1 ( Cout $end
$scope module G1 $end
$var wire 1 + i0 $end
$var wire 1 , i1 $end
$var wire 1 / o6 $end
$upscope $end
$scope module G2 $end
$var wire 1 0 i0 $end
$var wire 1 - i1 $end
$var wire 1 ) o2 $end
$upscope $end
$scope module G3 $end
$var wire 1 + i0 $end
$var wire 1 , i1 $end
$var wire 1 1 o2 $end
$upscope $end
$scope module G4 $end
$var wire 1 + i0 $end
$var wire 1 - i1 $end
$var wire 1 2 o2 $end
$upscope $end
$scope module G5 $end
$var wire 1 , i0 $end
$var wire 1 - i1 $end
$var wire 1 3 o2 $end
$upscope $end
$scope module G6 $end
$var wire 1 4 i0 $end
$var wire 1 5 i1 $end
$var wire 1 6 o3 $end
$upscope $end
$scope module G7 $end
$var wire 1 7 i0 $end
$var wire 1 8 i1 $end
$var wire 1 ( o3 $end
$upscope $end
$upscope $end
$upscope $end
$scope module M2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 % c $end
$var wire 1 9 w2 $end
$var wire 1 : w1 $end
$var wire 1 ' o $end
$scope module M0 $end
$var wire 1 % i $end
$var wire 1 : o1 $end
$upscope $end
$scope module M1 $end
$var wire 1 ) i0 $end
$var wire 1 ( i1 $end
$var wire 1 9 o2 $end
$upscope $end
$scope module M2 $end
$var wire 1 : i0 $end
$var wire 1 9 i1 $end
$var wire 1 ' o2 $end
$upscope $end
$upscope $end
$scope module M3 $end
$var wire 1 ' a $end
$var wire 1 # b $end
$var wire 1 ! so $end
$var wire 1 " cout $end
$scope module HA $end
$var wire 1 ' A $end
$var wire 1 # B $end
$var wire 1 ! S $end
$var wire 1 " C $end
$scope module G1 $end
$var wire 1 ' i0 $end
$var wire 1 # i1 $end
$var wire 1 ! o6 $end
$upscope $end
$scope module G2 $end
$var wire 1 ' i0 $end
$var wire 1 # i1 $end
$var wire 1 " o2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1:
09
08
07
06
05
04
03
02
01
00
0/
b0 .
0-
0,
0+
b0 *
0)
0(
0'
b0 &
0%
b0 $
1#
0"
1!
$end
#20
10
b1 .
1/
1+
0:
1%
b1 $
b1 &
b1 *
#40
0!
0+
1,
0#
1:
0%
b10 $
b10 &
b10 *
#60
1(
18
16
00
14
0/
b10010 .
11
1+
0:
1%
b11 $
b11 &
b11 *
#80
0(
08
06
10
04
1/
b1 .
01
1!
0+
1#
1:
0%
b10 $
b10 &
b10 *
#100
1(
18
16
00
14
0/
b10010 .
11
0!
1+
0#
0:
1%
b11 $
b11 &
b11 *
#120
0(
08
06
10
04
1/
b1 .
01
0+
b10 $
b10 &
b10 *
#140
