Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan 16 07:27:14 2025
| Host         : Arif running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file t02_Word_top_control_sets_placed.rpt
| Design       : t02_Word_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           23 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |              69 |           32 |
| Yes          | No                    | No                     |              28 |           12 |
| Yes          | No                    | Yes                    |              32 |           13 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|             Clock Signal             |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  PC/current_pc_reg[3]_3              |                                         | PC/IMM_out1                             |                1 |              1 |         1.00 |
|  PC/AS[0]                            |                                         |                                         |                1 |              1 |         1.00 |
| ~debounce_ofAll/userbutton_updown[1] |                                         |                                         |                1 |              1 |         1.00 |
| ~debounce_ofAll/userbutton_updown[0] |                                         |                                         |                1 |              1 |         1.00 |
|  CLK_top_IBUF_BUFG                   | segment_ofAll/p_0_in                    | segment_ofAll/SEGMENT4_top[3]_i_1_n_1   |                1 |              2 |         2.00 |
|  CLK_top_IBUF_BUFG                   | segment_ofAll/p_0_in                    | segment_ofAll/SEGMENT4_top[2]_i_1_n_1   |                1 |              2 |         2.00 |
|                                      |                                         | S_RST_BUFG                              |                2 |              3 |         1.50 |
|  PC/current_pc_reg[3]_0[0]           |                                         | S_RST_BUFG                              |                1 |              3 |         3.00 |
| ~debounce_ofAll/userbutton_msblsb[0] |                                         |                                         |                2 |              3 |         1.50 |
|  PC/E[0]                             |                                         | S_RST_BUFG                              |                1 |              4 |         4.00 |
|  CLK_top_IBUF_BUFG                   | debounce_ofAll/cycle_counter[4]_i_2_n_1 | debounce_ofAll/cycle_counter[4]_i_1_n_1 |                1 |              5 |         5.00 |
| ~S_RST_BUFG                          |                                         | PC/AS[0]                                |                2 |              7 |         3.50 |
|  CLK_top_IBUF_BUFG                   | segment_ofAll/p_0_in                    |                                         |                7 |              8 |         1.14 |
| ~S_CLK_BUFG                          | ALU/S_RST_interf_reg_1                  |                                         |                2 |              8 |         4.00 |
| ~S_CLK_BUFG                          | ALU/S_RST_interf_reg_0                  |                                         |                2 |              8 |         4.00 |
| ~S_CLK_BUFG                          | ALU/S_RST_interf_reg_2                  |                                         |                2 |              8 |         4.00 |
| ~S_CLK_BUFG                          | ALU/S_RST_interf_reg                    |                                         |                2 |              8 |         4.00 |
|  PC/current_pc_reg[3]_1[0]           |                                         |                                         |                4 |             13 |         3.25 |
|  CLK_top_IBUF_BUFG                   |                                         | segment_ofAll/sel                       |                5 |             19 |         3.80 |
|  CLK_top_IBUF_BUFG                   | debounce_ofAll/debounce_cntr[0]_i_1_n_1 |                                         |                5 |             20 |         4.00 |
|  CLK_top_IBUF_BUFG                   |                                         |                                         |               14 |             21 |         1.50 |
|  S_CLK_BUFG                          |                                         | S_RST_BUFG                              |                8 |             32 |         4.00 |
| ~S_CLK_BUFG                          | PC/current_pc_reg[0]_0[0]               | S_RST_BUFG                              |               13 |             32 |         2.46 |
|  n_0_1012_BUFG                       |                                         | PC/current_pc_reg[3]_4[0]               |               20 |             32 |         1.60 |
|  S_CLK_BUFG                          | PC/current_pc_reg[4]_1                  |                                         |               12 |             96 |         8.00 |
+--------------------------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+--------------+


