.reg .u64 	    input_a_addr;
.reg .u64 	    input_b_addr;
.reg .u64 	    output_addr;
ld.param.u64 	input_a_addr, [input_a];
ld.param.u64 	input_b_addr, [input_b];
ld.param.u64 	output_addr, [output];

.reg .u32       tid_x;
.reg .u64       tid_x_64;
.reg .u32       ntid_x;
.reg .u32       ctaid_x;
.reg .u64       global_id_64;
mov.u32         tid_x, %tid.x;
cvt.u64.u32     tid_x_64, tid_x;
mov.u32         ctaid_x, %ctaid.x;
mov.u32         ntid_x, %ntid.x;
mad.wide.u32    global_id_64, ntid_x, ctaid_x, tid_x_64;

mad.lo.u64      input_a_addr, global_id_64, <TYPE_SIZE>, input_a_addr;
mad.lo.u64      input_b_addr, global_id_64, <TYPE_SIZE>, input_b_addr;
mad.lo.u64      output_addr, global_id_64, <TYPE_SIZE>, output_addr;

.reg .<TYPE>    value_a;
.reg .<TYPE>    value_b;

ld.<BTYPE>      value_a, [input_a_addr];
ld.<BTYPE>      value_b, [input_b_addr];
<OP>            value_a, value_a, value_b;
st.<BTYPE>      [output_addr], value_a;
