{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445975379548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445975379566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 12:49:39 2015 " "Processing started: Tue Oct 27 12:49:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445975379566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445975379566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fourFuncCalc -c fourFuncCalc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445975379566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1445975382233 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram256x8TestBench.v(49) " "Verilog HDL warning at sram256x8TestBench.v(49): extended using \"x\" or \"z\"" {  } { { "sram256x8TestBench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445975382751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram256x8testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file sram256x8testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testBench " "Found entity 1: testBench" {  } { { "sram256x8TestBench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975382778 ""} { "Info" "ISGN_ENTITY_NAME" "2 tester " "Found entity 2: tester" {  } { { "sram256x8TestBench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8TestBench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975382778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975382778 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram256x8.v(25) " "Verilog HDL warning at sram256x8.v(25): extended using \"x\" or \"z\"" {  } { { "sram256x8.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445975382963 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "sram256x8.v(27) " "Verilog HDL Event Control warning at sram256x8.v(27): Event Control contains a complex event expression" {  } { { "sram256x8.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8.v" 27 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1445975382967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram256x8.v 1 1 " "Found 1 design units, including 1 entities, in source file sram256x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram256x8 " "Found entity 1: sram256x8" {  } { { "sram256x8.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/sram256x8.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975382979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975382979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fourfunccalc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_top " "Found entity 1: fourFuncCalc_top" {  } { { "fourFuncCalc_top.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975383157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975383157 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fourFuncCalc.v(28) " "Verilog HDL warning at fourFuncCalc.v(28): extended using \"x\" or \"z\"" {  } { { "fourFuncCalc.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445975383401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc.v 1 1 " "Found 1 design units, including 1 entities, in source file fourfunccalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc " "Found entity 1: fourFuncCalc" {  } { { "fourFuncCalc.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975383420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975383420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slowclock.v 1 1 " "Found 1 design units, including 1 entities, in source file slowclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 slowClock " "Found entity 1: slowClock" {  } { { "slowClock.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/slowClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975383654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975383654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_testbench.v 2 2 " "Found 2 design units, including 2 entities, in source file fourfunccalc_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourFuncCalc_testbench " "Found entity 1: fourFuncCalc_testbench" {  } { { "fourFuncCalc_testbench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975383832 ""} { "Info" "ISGN_ENTITY_NAME" "2 ffcTester " "Found entity 2: ffcTester" {  } { { "fourFuncCalc_testbench.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_testbench.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1445975383832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975383832 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fourFuncCalc_stated.v(37) " "Verilog HDL warning at fourFuncCalc_stated.v(37): extended using \"x\" or \"z\"" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1445975383995 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "' fourFuncCalc_stated.v(219) " "Verilog HDL syntax error at fourFuncCalc_stated.v(219) near text '" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 219 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1445975384000 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"'\";  expecting \";\" fourFuncCalc_stated.v(219) " "Verilog HDL syntax error at fourFuncCalc_stated.v(219) near text \"'\";  expecting \";\"" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 219 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1445975384000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fourFuncCalc_stated fourFuncCalc_stated.v(14) " "Ignored design unit \"fourFuncCalc_stated\" at fourFuncCalc_stated.v(14) due to previous errors" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 14 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1445975384000 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fourFuncCalc_stated_testbench fourFuncCalc_stated.v(299) " "Ignored design unit \"fourFuncCalc_stated_testbench\" at fourFuncCalc_stated.v(299) due to previous errors" {  } { { "fourFuncCalc_stated.v" "" { Text "U:/EE 371/lab2/fourFuncCalc/fourFuncCalc_stated.v" 299 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1445975384002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourfunccalc_stated.v 0 0 " "Found 0 design units, including 0 entities, in source file fourfunccalc_stated.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1445975384014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg " "Generated suppressed messages file U:/EE 371/lab2/fourFuncCalc/output_files/fourFuncCalc_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1445975384152 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445975384868 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 27 12:49:44 2015 " "Processing ended: Tue Oct 27 12:49:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445975384868 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445975384868 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445975384868 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445975384868 ""}
