{
  "design": {
    "design_info": {
      "boundary_crc": "0xB3FE20EFA22F27FA",
      "device": "xczu7ev-ffvc1156-2-e",
      "name": "system",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "BRAM_32KB_0": "",
      "clk_wiz_0": "",
      "constant_1": "",
      "constant_0": "",
      "constant_0_16bit": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "cortex_m0_core_0": ""
    },
    "interface_ports": {
      "clk_300mhz": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "LED0": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "LED1": {
        "type": "data",
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "BRAM_32KB_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "system_blk_mem_gen_0_2",
        "parameters": {
          "Coe_File": {
            "value": "../../../../program.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "0"
          },
          "Port_B_Enable_Rate": {
            "value": "0"
          },
          "Port_B_Write_Rate": {
            "value": "0"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "116.415"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "77.836"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.000"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "clk_300mhz"
          },
          "CLK_IN2_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "CLK_OUT1_PORT": {
            "value": "CLK"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "4.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "24.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "constant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_0"
      },
      "constant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "constant_0_16bit": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "system_xlslice_1_0",
        "parameters": {
          "DIN_FROM": {
            "value": "16"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "15"
          }
        }
      },
      "cortex_m0_core_0": {
        "vlnv": "xilinx.com:module_ref:cortex_m0_core:1.0",
        "xci_name": "system_cortex_m0_core_0_0",
        "parameters": {
          "S_PROGRAM_MEMORY_ENDIAN": {
            "value": "true"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cortex_m0_core",
          "boundary_crc": "0x0"
        },
        "ports": {
          "HCLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "HRESETn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "system_clk_wiz_0_1_CLK",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "HRESETn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "HRDATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "HREADY": {
            "direction": "I"
          },
          "HRESP": {
            "direction": "I"
          },
          "NMI": {
            "direction": "I"
          },
          "IRQ": {
            "type": "intr",
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH",
                "value_src": "constant"
              }
            }
          },
          "RXEV": {
            "direction": "I"
          },
          "HADDR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "HBURST": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "HMASTLOCK": {
            "direction": "O"
          },
          "HPROT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "HSIZE": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "HTRANS": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "HWDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "HWRITE": {
            "direction": "O"
          },
          "LOCKUP": {
            "direction": "O"
          },
          "SLEEPING": {
            "direction": "O"
          },
          "SYSTESETREQ": {
            "direction": "O"
          },
          "TXEV": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "clk_300mhz_1": {
        "interface_ports": [
          "clk_300mhz",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_CLK": {
        "ports": [
          "clk_wiz_0/CLK",
          "BRAM_32KB_0/clka",
          "cortex_m0_core_0/HCLK"
        ]
      },
      "cortex_m0_core_0_HTRANS": {
        "ports": [
          "cortex_m0_core_0/HTRANS",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "BRAM_32KB_0/ena"
        ]
      },
      "cortex_m0_core_0_HADDR": {
        "ports": [
          "cortex_m0_core_0/HADDR",
          "xlslice_1/Din"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "BRAM_32KB_0/addra"
        ]
      },
      "cortex_m0_core_0_HWDATA": {
        "ports": [
          "cortex_m0_core_0/HWDATA",
          "BRAM_32KB_0/dina"
        ]
      },
      "BRAM_32KB_0_douta": {
        "ports": [
          "BRAM_32KB_0/douta",
          "cortex_m0_core_0/HRDATA"
        ]
      },
      "cortex_m0_core_0_HWRITE": {
        "ports": [
          "cortex_m0_core_0/HWRITE",
          "BRAM_32KB_0/wea"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "constant_1/dout",
          "cortex_m0_core_0/HREADY"
        ]
      },
      "constant_0_dout": {
        "ports": [
          "constant_0/dout",
          "cortex_m0_core_0/HRESP",
          "cortex_m0_core_0/NMI",
          "cortex_m0_core_0/RXEV"
        ]
      },
      "constant_0_16bit_dout": {
        "ports": [
          "constant_0_16bit/dout",
          "cortex_m0_core_0/IRQ"
        ]
      },
      "cortex_m0_core_0_LOCKUP": {
        "ports": [
          "cortex_m0_core_0/LOCKUP",
          "LED0"
        ]
      },
      "cortex_m0_core_0_SLEEPING": {
        "ports": [
          "cortex_m0_core_0/SLEEPING",
          "LED1"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "cortex_m0_core_0/HRESETn"
        ]
      }
    }
  }
}