set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {top_level.vo top_level_v.sdo}}
	{{"Fast Model"} {top_level_fast.vo top_level_v_fast.sdo}}
}
