{"vcs1":{"timestamp_begin":1746608840.880486441, "rt":0.66, "ut":0.10, "st":0.03}}
{"vcselab":{"timestamp_begin":1746608841.587173385, "rt":0.53, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1746608842.158019692, "rt":0.23, "ut":0.06, "st":0.02}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746608840.740102329}
{"VCS_COMP_START_TIME": 1746608840.740102329}
{"VCS_COMP_END_TIME": 1746608842.469525638}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263912}}
{"vcselab": {"peak_mem": 140128}}
