// Seed: 586854444
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1<'d0^-1'b0 : 1] = -1 & id_2;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd29,
    parameter id_9 = 32'd8
) (
    input supply0 id_0,
    output tri1 id_1
    , id_4,
    input tri _id_2
);
  logic [7:0]['b0 : id_2]
      id_5,
      id_6,
      id_7,
      id_8,
      _id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  id_22 :
  assert property (@(posedge id_7 * -1) {id_2, id_13 == id_8})
  else $unsigned(35);
  ;
  localparam id_23 = 1;
  module_0 modCall_1 (
      id_22,
      id_4,
      id_6,
      id_4
  );
endmodule
