<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="kgprisc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RISC_28.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RISC_28.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RISC_28.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RISC_28.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RISC_28.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RISC_28.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RISC_28.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RISC_28.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RISC_28_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RISC_28_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RISC_28_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RISC_28_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RISC_28_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RISC_28_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RISC_28_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Single_Cycle.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Single_Cycle.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Single_Cycle.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Single_Cycle.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Single_Cycle.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Single_Cycle.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Single_Cycle.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cycle_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cycle_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Single_Cycle_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Single_Cycle_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_test_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Single_Cycle_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Single_Cycle_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="alu.ngr"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/KGPRISC.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/KGPRISC.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/KGPRISC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/KGPRISC.v" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/KGPRISC.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/KGPRISC.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/KGPRISC.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_RESPONSE" xil_pn:name="ipcore_dir/coregen.rsp"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/kgpriscmemory.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/kgpriscmemory.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/kgpriscmemory.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/kgpriscmemory.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="ipcore_dir/kgpriscmemory.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/kgpriscmemory.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/kgpriscmemory.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg_file.ngr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1541240908" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1541240908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541433670" xil_pn:in_ck="8396792454359664642" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1541433670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_28.v"/>
      <outfile xil_pn:name="RISC_28_test.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_logic.v"/>
      <outfile xil_pn:name="alu_logic_test.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="control_file.v"/>
      <outfile xil_pn:name="control_file_test.v"/>
      <outfile xil_pn:name="next_address.v"/>
      <outfile xil_pn:name="next_address_test.v"/>
      <outfile xil_pn:name="reg_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1541410902" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7849045985802138480" xil_pn:start_ts="1541410902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541410902" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="532209309501140040" xil_pn:start_ts="1541410902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541410902" xil_pn:in_ck="467074483129154605" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="695914768284588584" xil_pn:start_ts="1541410902">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.ngc"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.v"/>
      <outfile xil_pn:name="ipcore_dir/kgpriscmemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/kgpriscmemory.v"/>
    </transform>
    <transform xil_pn:end_ts="1541433670" xil_pn:in_ck="-2814570163582068121" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1541433670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_28.v"/>
      <outfile xil_pn:name="RISC_28_test.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_logic.v"/>
      <outfile xil_pn:name="alu_logic_test.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="control_file.v"/>
      <outfile xil_pn:name="control_file_test.v"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.v"/>
      <outfile xil_pn:name="ipcore_dir/kgpriscmemory.v"/>
      <outfile xil_pn:name="next_address.v"/>
      <outfile xil_pn:name="next_address_test.v"/>
      <outfile xil_pn:name="reg_file.v"/>
    </transform>
    <transform xil_pn:end_ts="1541433673" xil_pn:in_ck="-2814570163582068121" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3272156284810385692" xil_pn:start_ts="1541433670">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RISC_28_test_beh.prj"/>
      <outfile xil_pn:name="RISC_28_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1541433673" xil_pn:in_ck="-2966032475918425161" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4580104264764117567" xil_pn:start_ts="1541433673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RISC_28_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1541334575" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1541334575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541410857" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9111104765771453833" xil_pn:start_ts="1541410857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541410857" xil_pn:in_ck="3927161101637832986" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="695914768284588584" xil_pn:start_ts="1541410857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.ngc"/>
      <outfile xil_pn:name="ipcore_dir/KGPRISC.v"/>
    </transform>
    <transform xil_pn:end_ts="1541334576" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1541334576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541410857" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1854990869375920593" xil_pn:start_ts="1541410857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541334576" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1541334576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541410857" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6969257228114377870" xil_pn:start_ts="1541410857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1541433665" xil_pn:in_ck="-9182300599940247990" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-8768979253888299748" xil_pn:start_ts="1541433632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="RISC_28.lso"/>
      <outfile xil_pn:name="RISC_28.ngc"/>
      <outfile xil_pn:name="RISC_28.ngr"/>
      <outfile xil_pn:name="RISC_28.prj"/>
      <outfile xil_pn:name="RISC_28.stx"/>
      <outfile xil_pn:name="RISC_28.syr"/>
      <outfile xil_pn:name="RISC_28.xst"/>
      <outfile xil_pn:name="RISC_28_test_beh.prj"/>
      <outfile xil_pn:name="RISC_28_test_stx_beh.prj"/>
      <outfile xil_pn:name="RISC_28_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="alu.ngr"/>
      <outfile xil_pn:name="reg_file.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
