Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "E:\Stady\Embadded_stady\FPGA_Project\DE0_NANO\Work\SDRAM Controller\NIOSII.qsys" --block-symbol-file --output-directory="E:\Stady\Embadded_stady\FPGA_Project\DE0_NANO\Work\SDRAM Controller\NIOSII" --family="Cyclone IV E" --part=EP4CE10E22C7
Progress: Loading SDRAM Controller/NIOSII.qsys
Progress: Reading input file
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sys_sdram_pll_0: Refclk Freq: 50.0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "E:\Stady\Embadded_stady\FPGA_Project\DE0_NANO\Work\SDRAM Controller\NIOSII.qsys" --synthesis=VERILOG --output-directory="E:\Stady\Embadded_stady\FPGA_Project\DE0_NANO\Work\SDRAM Controller\NIOSII\synthesis" --family="Cyclone IV E" --part=EP4CE10E22C7
Progress: Loading SDRAM Controller/NIOSII.qsys
Progress: Reading input file
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_0
Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 17.1]
Progress: Parameterizing module sys_sdram_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOSII.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: NIOSII.sys_sdram_pll_0: Refclk Freq: 50.0
Info: NIOSII: Generating NIOSII "NIOSII" for QUARTUS_SYNTH
Info: new_sdram_controller_0: Starting RTL generation for module 'NIOSII_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOSII_new_sdram_controller_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0002_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0002_new_sdram_controller_0_gen//NIOSII_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'NIOSII_new_sdram_controller_0'
Info: new_sdram_controller_0: "NIOSII" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "NIOSII" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'NIOSII_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOSII_onchip_memory2_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0003_onchip_memory2_0_gen//NIOSII_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'NIOSII_onchip_memory2_0'
Info: onchip_memory2_0: "NIOSII" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'NIOSII_pio_0'
Info: pio_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOSII_pio_0 --dir=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0004_pio_0_gen//NIOSII_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'NIOSII_pio_0'
Info: pio_0: "NIOSII" instantiated altera_avalon_pio "pio_0"
Info: sys_sdram_pll_0: "NIOSII" instantiated altera_up_avalon_sys_sdram_pll "sys_sdram_pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOSII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOSII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOSII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOSII_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOSII_nios2_gen2_0_cpu --dir=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/crow/AppData/Local/Temp/alt9298_3520179796912654012.dir/0007_cpu_gen//NIOSII_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.11.02 12:25:03 (*) Starting Nios II generation
Info: cpu: # 2022.11.02 12:25:03 (*)   Checking for plaintext license.
Info: cpu: # 2022.11.02 12:25:04 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2022.11.02 12:25:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.11.02 12:25:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.11.02 12:25:04 (*)   Plaintext license not found.
Info: cpu: # 2022.11.02 12:25:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.11.02 12:25:05 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2022.11.02 12:25:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.11.02 12:25:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.11.02 12:25:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.11.02 12:25:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.11.02 12:25:05 (*)   Creating all objects for CPU
Info: cpu: # 2022.11.02 12:25:05 (*)     Testbench
Info: cpu: # 2022.11.02 12:25:05 (*)     Instruction decoding
Info: cpu: # 2022.11.02 12:25:05 (*)       Instruction fields
Info: cpu: # 2022.11.02 12:25:05 (*)       Instruction decodes
Info: cpu: # 2022.11.02 12:25:05 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.11.02 12:25:05 (*)       Instruction controls
Info: cpu: # 2022.11.02 12:25:05 (*)     Pipeline frontend
Info: cpu: # 2022.11.02 12:25:05 (*)     Pipeline backend
Info: cpu: # 2022.11.02 12:25:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.11.02 12:25:09 (*)   Creating encrypted RTL
Info: cpu: # 2022.11.02 12:25:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOSII_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: sys_pll: "sys_sdram_pll_0" instantiated altera_up_altpll "sys_pll"
Info: reset_from_locked: "sys_sdram_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_avalon_sc_fifo.v
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/Stady/Embadded_stady/FPGA_Project/DE0_NANO/Work/SDRAM Controller/NIOSII/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: NIOSII: Done "NIOSII" with 37 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
