
slavecodecode_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004934  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  08004ac4  08004ac4  00005ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050a8  080050a8  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080050a8  080050a8  000060a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080050b0  080050b0  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050b0  080050b0  000060b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080050b4  080050b4  000060b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080050b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00007068  2**0
                  CONTENTS
 10 .bss          000003a0  20000068  20000068  00007068  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000408  20000408  00007068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000bc65  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002131  00000000  00000000  00012cfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000aa8  00000000  00000000  00014e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000080b  00000000  00000000  000158d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022080  00000000  00000000  000160e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cf6f  00000000  00000000  00038163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7680  00000000  00000000  000450d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010c752  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000031cc  00000000  00000000  0010c798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  0010f964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004aac 	.word	0x08004aac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08004aac 	.word	0x08004aac

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <SX1276_SPIRead>:
 */

#include "SX1276.h"
#include <string.h>

uint8_t SX1276_SPIRead(SX1276_t *module, uint8_t addr) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	460b      	mov	r3, r1
 80005a6:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1276_hw_SPICommand(module->hw, addr);
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	78fa      	ldrb	r2, [r7, #3]
 80005ae:	4611      	mov	r1, r2
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 fb39 	bl	8000c28 <SX1276_hw_SPICommand>
	tmp = SX1276_hw_SPIReadByte(module->hw);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 fb54 	bl	8000c68 <SX1276_hw_SPIReadByte>
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	SX1276_hw_SetNSS(module->hw, 1);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2101      	movs	r1, #1
 80005ca:	4618      	mov	r0, r3
 80005cc:	f000 faf1 	bl	8000bb2 <SX1276_hw_SetNSS>
	return tmp;
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <SX1276_SPIWrite>:

void SX1276_SPIWrite(SX1276_t *module, uint8_t addr, uint8_t cmd) {
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	6078      	str	r0, [r7, #4]
 80005e2:	460b      	mov	r3, r1
 80005e4:	70fb      	strb	r3, [r7, #3]
 80005e6:	4613      	mov	r3, r2
 80005e8:	70bb      	strb	r3, [r7, #2]
	SX1276_hw_SetNSS(module->hw, 0);
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2100      	movs	r1, #0
 80005f0:	4618      	mov	r0, r3
 80005f2:	f000 fade 	bl	8000bb2 <SX1276_hw_SetNSS>
	SX1276_hw_SPICommand(module->hw, addr | 0x80);
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	78fb      	ldrb	r3, [r7, #3]
 80005fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000600:	b2db      	uxtb	r3, r3
 8000602:	4619      	mov	r1, r3
 8000604:	4610      	mov	r0, r2
 8000606:	f000 fb0f 	bl	8000c28 <SX1276_hw_SPICommand>
	SX1276_hw_SPICommand(module->hw, cmd);
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	78ba      	ldrb	r2, [r7, #2]
 8000610:	4611      	mov	r1, r2
 8000612:	4618      	mov	r0, r3
 8000614:	f000 fb08 	bl	8000c28 <SX1276_hw_SPICommand>
	SX1276_hw_SetNSS(module->hw, 1);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2101      	movs	r1, #1
 800061e:	4618      	mov	r0, r3
 8000620:	f000 fac7 	bl	8000bb2 <SX1276_hw_SetNSS>
}
 8000624:	bf00      	nop
 8000626:	3708      	adds	r7, #8
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}

0800062c <SX1276_SPIBurstRead>:

void SX1276_SPIBurstRead(SX1276_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 800062c:	b590      	push	{r4, r7, lr}
 800062e:	b087      	sub	sp, #28
 8000630:	af00      	add	r7, sp, #0
 8000632:	60f8      	str	r0, [r7, #12]
 8000634:	607a      	str	r2, [r7, #4]
 8000636:	461a      	mov	r2, r3
 8000638:	460b      	mov	r3, r1
 800063a:	72fb      	strb	r3, [r7, #11]
 800063c:	4613      	mov	r3, r2
 800063e:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000640:	7abb      	ldrb	r3, [r7, #10]
 8000642:	2b01      	cmp	r3, #1
 8000644:	d927      	bls.n	8000696 <SX1276_SPIBurstRead+0x6a>
		return;
	} else {
		SX1276_hw_SetNSS(module->hw, 0);
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fab0 	bl	8000bb2 <SX1276_hw_SetNSS>
		SX1276_hw_SPICommand(module->hw, addr);
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	7afa      	ldrb	r2, [r7, #11]
 8000658:	4611      	mov	r1, r2
 800065a:	4618      	mov	r0, r3
 800065c:	f000 fae4 	bl	8000c28 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000660:	2300      	movs	r3, #0
 8000662:	75fb      	strb	r3, [r7, #23]
 8000664:	e00c      	b.n	8000680 <SX1276_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1276_hw_SPIReadByte(module->hw);
 8000666:	68fb      	ldr	r3, [r7, #12]
 8000668:	6819      	ldr	r1, [r3, #0]
 800066a:	7dfb      	ldrb	r3, [r7, #23]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	18d4      	adds	r4, r2, r3
 8000670:	4608      	mov	r0, r1
 8000672:	f000 faf9 	bl	8000c68 <SX1276_hw_SPIReadByte>
 8000676:	4603      	mov	r3, r0
 8000678:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 800067a:	7dfb      	ldrb	r3, [r7, #23]
 800067c:	3301      	adds	r3, #1
 800067e:	75fb      	strb	r3, [r7, #23]
 8000680:	7dfa      	ldrb	r2, [r7, #23]
 8000682:	7abb      	ldrb	r3, [r7, #10]
 8000684:	429a      	cmp	r2, r3
 8000686:	d3ee      	bcc.n	8000666 <SX1276_SPIBurstRead+0x3a>
		}
		SX1276_hw_SetNSS(module->hw, 1);
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	2101      	movs	r1, #1
 800068e:	4618      	mov	r0, r3
 8000690:	f000 fa8f 	bl	8000bb2 <SX1276_hw_SetNSS>
 8000694:	e000      	b.n	8000698 <SX1276_SPIBurstRead+0x6c>
		return;
 8000696:	bf00      	nop
	}
}
 8000698:	371c      	adds	r7, #28
 800069a:	46bd      	mov	sp, r7
 800069c:	bd90      	pop	{r4, r7, pc}

0800069e <SX1276_SPIBurstWrite>:

void SX1276_SPIBurstWrite(SX1276_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 800069e:	b580      	push	{r7, lr}
 80006a0:	b086      	sub	sp, #24
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	60f8      	str	r0, [r7, #12]
 80006a6:	607a      	str	r2, [r7, #4]
 80006a8:	461a      	mov	r2, r3
 80006aa:	460b      	mov	r3, r1
 80006ac:	72fb      	strb	r3, [r7, #11]
 80006ae:	4613      	mov	r3, r2
 80006b0:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 80006b2:	7abb      	ldrb	r3, [r7, #10]
 80006b4:	2b01      	cmp	r3, #1
 80006b6:	d929      	bls.n	800070c <SX1276_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1276_hw_SetNSS(module->hw, 0);
 80006b8:	68fb      	ldr	r3, [r7, #12]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f000 fa77 	bl	8000bb2 <SX1276_hw_SetNSS>
		SX1276_hw_SPICommand(module->hw, addr | 0x80);
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	7afb      	ldrb	r3, [r7, #11]
 80006ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	4619      	mov	r1, r3
 80006d2:	4610      	mov	r0, r2
 80006d4:	f000 faa8 	bl	8000c28 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80006d8:	2300      	movs	r3, #0
 80006da:	75fb      	strb	r3, [r7, #23]
 80006dc:	e00b      	b.n	80006f6 <SX1276_SPIBurstWrite+0x58>
			SX1276_hw_SPICommand(module->hw, *(txBuf + i));
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	6818      	ldr	r0, [r3, #0]
 80006e2:	7dfb      	ldrb	r3, [r7, #23]
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	4619      	mov	r1, r3
 80006ec:	f000 fa9c 	bl	8000c28 <SX1276_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80006f0:	7dfb      	ldrb	r3, [r7, #23]
 80006f2:	3301      	adds	r3, #1
 80006f4:	75fb      	strb	r3, [r7, #23]
 80006f6:	7dfa      	ldrb	r2, [r7, #23]
 80006f8:	7abb      	ldrb	r3, [r7, #10]
 80006fa:	429a      	cmp	r2, r3
 80006fc:	d3ef      	bcc.n	80006de <SX1276_SPIBurstWrite+0x40>
		}
		SX1276_hw_SetNSS(module->hw, 1);
 80006fe:	68fb      	ldr	r3, [r7, #12]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2101      	movs	r1, #1
 8000704:	4618      	mov	r0, r3
 8000706:	f000 fa54 	bl	8000bb2 <SX1276_hw_SetNSS>
 800070a:	e000      	b.n	800070e <SX1276_SPIBurstWrite+0x70>
		return;
 800070c:	bf00      	nop
	}
}
 800070e:	3718      	adds	r7, #24
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}

08000714 <SX1276_config>:

void SX1276_config(SX1276_t *module) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
	SX1276_sleep(module); //Change modem mode Must in Sleep mode
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f000 f90d 	bl	800093c <SX1276_sleep>
	SX1276_hw_DelayMs(15);
 8000722:	200f      	movs	r0, #15
 8000724:	f000 fac6 	bl	8000cb4 <SX1276_hw_DelayMs>

	SX1276_entryLoRa(module);
 8000728:	6878      	ldr	r0, [r7, #4]
 800072a:	f000 f917 	bl	800095c <SX1276_entryLoRa>
	//SX1276_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	f04f 0100 	mov.w	r1, #0
 800073c:	04d9      	lsls	r1, r3, #19
 800073e:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000742:	04d0      	lsls	r0, r2, #19
 8000744:	4a6f      	ldr	r2, [pc, #444]	@ (8000904 <SX1276_config+0x1f0>)
 8000746:	f04f 0300 	mov.w	r3, #0
 800074a:	f7ff fd91 	bl	8000270 <__aeabi_uldivmod>
 800074e:	4602      	mov	r2, r0
 8000750:	460b      	mov	r3, r1
 8000752:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000756:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800075a:	f04f 0200 	mov.w	r2, #0
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	0c02      	lsrs	r2, r0, #16
 8000764:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000768:	0c0b      	lsrs	r3, r1, #16
 800076a:	b2d3      	uxtb	r3, r2
 800076c:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 800076e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000772:	f04f 0200 	mov.w	r2, #0
 8000776:	f04f 0300 	mov.w	r3, #0
 800077a:	0a02      	lsrs	r2, r0, #8
 800077c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000780:	0a0b      	lsrs	r3, r1, #8
 8000782:	b2d3      	uxtb	r3, r2
 8000784:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000786:	7c3b      	ldrb	r3, [r7, #16]
 8000788:	73bb      	strb	r3, [r7, #14]
	SX1276_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting frequency parameter
 800078a:	f107 020c 	add.w	r2, r7, #12
 800078e:	2303      	movs	r3, #3
 8000790:	2106      	movs	r1, #6
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f7ff ff83 	bl	800069e <SX1276_SPIBurstWrite>

	SX1276_SPIWrite(module, RegSyncWord, 0x34);
 8000798:	2234      	movs	r2, #52	@ 0x34
 800079a:	2139      	movs	r1, #57	@ 0x39
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f7ff ff1c 	bl	80005da <SX1276_SPIWrite>

	//setting base parameter
	SX1276_SPIWrite(module, LR_RegPaConfig, SX1276_Power[module->power]); //Setting output power parameter
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	7c1b      	ldrb	r3, [r3, #16]
 80007a6:	461a      	mov	r2, r3
 80007a8:	4b57      	ldr	r3, [pc, #348]	@ (8000908 <SX1276_config+0x1f4>)
 80007aa:	5c9b      	ldrb	r3, [r3, r2]
 80007ac:	461a      	mov	r2, r3
 80007ae:	2109      	movs	r1, #9
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	f7ff ff12 	bl	80005da <SX1276_SPIWrite>

	SX1276_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 80007b6:	220b      	movs	r2, #11
 80007b8:	210b      	movs	r1, #11
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	f7ff ff0d 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 80007c0:	2223      	movs	r2, #35	@ 0x23
 80007c2:	210c      	movs	r1, #12
 80007c4:	6878      	ldr	r0, [r7, #4]
 80007c6:	f7ff ff08 	bl	80005da <SX1276_SPIWrite>
	if (SX1276_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	7c5b      	ldrb	r3, [r3, #17]
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b4e      	ldr	r3, [pc, #312]	@ (800090c <SX1276_config+0x1f8>)
 80007d2:	5c9b      	ldrb	r3, [r3, r2]
 80007d4:	2b06      	cmp	r3, #6
 80007d6:	d147      	bne.n	8000868 <SX1276_config+0x154>
		uint8_t tmp;
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	7c9b      	ldrb	r3, [r3, #18]
 80007dc:	461a      	mov	r2, r3
 80007de:	4b4c      	ldr	r3, [pc, #304]	@ (8000910 <SX1276_config+0x1fc>)
 80007e0:	5c9b      	ldrb	r3, [r3, r2]
 80007e2:	011b      	lsls	r3, r3, #4
 80007e4:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	7cdb      	ldrb	r3, [r3, #19]
 80007ea:	4619      	mov	r1, r3
 80007ec:	4b49      	ldr	r3, [pc, #292]	@ (8000914 <SX1276_config+0x200>)
 80007ee:	5c5b      	ldrb	r3, [r3, r1]
 80007f0:	005b      	lsls	r3, r3, #1
 80007f2:	b2db      	uxtb	r3, r3
 80007f4:	4413      	add	r3, r2
 80007f6:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 80007f8:	3301      	adds	r3, #1
 80007fa:	b2db      	uxtb	r3, r3
 80007fc:	461a      	mov	r2, r3
 80007fe:	211d      	movs	r1, #29
 8000800:	6878      	ldr	r0, [r7, #4]
 8000802:	f7ff feea 	bl	80005da <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	7c5b      	ldrb	r3, [r3, #17]
 800080a:	461a      	mov	r2, r3
 800080c:	4b3f      	ldr	r3, [pc, #252]	@ (800090c <SX1276_config+0x1f8>)
 800080e:	5c9b      	ldrb	r3, [r3, r2]
 8000810:	011b      	lsls	r3, r3, #4
 8000812:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	7d1b      	ldrb	r3, [r3, #20]
 8000818:	4619      	mov	r1, r3
 800081a:	4b3f      	ldr	r3, [pc, #252]	@ (8000918 <SX1276_config+0x204>)
 800081c:	5c5b      	ldrb	r3, [r3, r1]
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	b2db      	uxtb	r3, r3
 8000822:	4413      	add	r3, r2
 8000824:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000826:	3303      	adds	r3, #3
 8000828:	b2db      	uxtb	r3, r3
 800082a:	461a      	mov	r2, r3
 800082c:	211e      	movs	r1, #30
 800082e:	6878      	ldr	r0, [r7, #4]
 8000830:	f7ff fed3 	bl	80005da <SX1276_SPIWrite>

		tmp = SX1276_SPIRead(module, 0x31);
 8000834:	2131      	movs	r1, #49	@ 0x31
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f7ff feb0 	bl	800059c <SX1276_SPIRead>
 800083c:	4603      	mov	r3, r0
 800083e:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	f023 0307 	bic.w	r3, r3, #7
 8000846:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000848:	7bfb      	ldrb	r3, [r7, #15]
 800084a:	f043 0305 	orr.w	r3, r3, #5
 800084e:	73fb      	strb	r3, [r7, #15]
		SX1276_SPIWrite(module, 0x31, tmp);
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	461a      	mov	r2, r3
 8000854:	2131      	movs	r1, #49	@ 0x31
 8000856:	6878      	ldr	r0, [r7, #4]
 8000858:	f7ff febf 	bl	80005da <SX1276_SPIWrite>
		SX1276_SPIWrite(module, 0x37, 0x0C);
 800085c:	220c      	movs	r2, #12
 800085e:	2137      	movs	r1, #55	@ 0x37
 8000860:	6878      	ldr	r0, [r7, #4]
 8000862:	f7ff feba 	bl	80005da <SX1276_SPIWrite>
 8000866:	e029      	b.n	80008bc <SX1276_config+0x1a8>
	} else {
		SX1276_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1276_LoRaBandwidth[module->LoRa_BW] << 4)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	7c9b      	ldrb	r3, [r3, #18]
 800086c:	461a      	mov	r2, r3
 800086e:	4b28      	ldr	r3, [pc, #160]	@ (8000910 <SX1276_config+0x1fc>)
 8000870:	5c9b      	ldrb	r3, [r3, r2]
 8000872:	011b      	lsls	r3, r3, #4
 8000874:	b2da      	uxtb	r2, r3
						+ (SX1276_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7cdb      	ldrb	r3, [r3, #19]
 800087a:	4619      	mov	r1, r3
 800087c:	4b25      	ldr	r3, [pc, #148]	@ (8000914 <SX1276_config+0x200>)
 800087e:	5c5b      	ldrb	r3, [r3, r1]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 8000884:	4413      	add	r3, r2
 8000886:	b2db      	uxtb	r3, r3
 8000888:	461a      	mov	r2, r3
 800088a:	211d      	movs	r1, #29
 800088c:	6878      	ldr	r0, [r7, #4]
 800088e:	f7ff fea4 	bl	80005da <SX1276_SPIWrite>

		SX1276_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1276_SpreadFactor[module->LoRa_SF] << 4)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	7c5b      	ldrb	r3, [r3, #17]
 8000896:	461a      	mov	r2, r3
 8000898:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <SX1276_config+0x1f8>)
 800089a:	5c9b      	ldrb	r3, [r3, r2]
 800089c:	011b      	lsls	r3, r3, #4
 800089e:	b2da      	uxtb	r2, r3
						+ (SX1276_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor & LNA gain set by the internal AGC loop
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	7d1b      	ldrb	r3, [r3, #20]
 80008a4:	4619      	mov	r1, r3
 80008a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000918 <SX1276_config+0x204>)
 80008a8:	5c5b      	ldrb	r3, [r3, r1]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	b2db      	uxtb	r3, r3
		SX1276_SPIWrite(module,
 80008ae:	4413      	add	r3, r2
 80008b0:	b2db      	uxtb	r3, r3
 80008b2:	461a      	mov	r2, r3
 80008b4:	211e      	movs	r1, #30
 80008b6:	6878      	ldr	r0, [r7, #4]
 80008b8:	f7ff fe8f 	bl	80005da <SX1276_SPIWrite>
	}

	SX1276_SPIWrite(module, LR_RegModemConfig3, 0x04);
 80008bc:	2204      	movs	r2, #4
 80008be:	2126      	movs	r1, #38	@ 0x26
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f7ff fe8a 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 80008c6:	2208      	movs	r2, #8
 80008c8:	211f      	movs	r1, #31
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f7ff fe85 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 80008d0:	2200      	movs	r2, #0
 80008d2:	2120      	movs	r1, #32
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f7ff fe80 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 80008da:	2208      	movs	r2, #8
 80008dc:	2121      	movs	r1, #33	@ 0x21
 80008de:	6878      	ldr	r0, [r7, #4]
 80008e0:	f7ff fe7b 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 80008e4:	2201      	movs	r2, #1
 80008e6:	2141      	movs	r1, #65	@ 0x41
 80008e8:	6878      	ldr	r0, [r7, #4]
 80008ea:	f7ff fe76 	bl	80005da <SX1276_SPIWrite>
	module->readBytes = 0;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	SX1276_standby(module); //Entry standby mode
 80008f6:	6878      	ldr	r0, [r7, #4]
 80008f8:	f000 f810 	bl	800091c <SX1276_standby>
}
 80008fc:	bf00      	nop
 80008fe:	3718      	adds	r7, #24
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	01e84800 	.word	0x01e84800
 8000908:	0800503c 	.word	0x0800503c
 800090c:	08005040 	.word	0x08005040
 8000910:	08005048 	.word	0x08005048
 8000914:	08005054 	.word	0x08005054
 8000918:	08005058 	.word	0x08005058

0800091c <SX1276_standby>:

void SX1276_standby(SX1276_t *module) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x09);
 8000924:	2209      	movs	r2, #9
 8000926:	2101      	movs	r1, #1
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f7ff fe56 	bl	80005da <SX1276_SPIWrite>
	module->status = STANDBY;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	2201      	movs	r2, #1
 8000932:	759a      	strb	r2, [r3, #22]
}
 8000934:	bf00      	nop
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <SX1276_sleep>:

void SX1276_sleep(SX1276_t *module) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x08);
 8000944:	2208      	movs	r2, #8
 8000946:	2101      	movs	r1, #1
 8000948:	6878      	ldr	r0, [r7, #4]
 800094a:	f7ff fe46 	bl	80005da <SX1276_SPIWrite>
	module->status = SLEEP;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2200      	movs	r2, #0
 8000952:	759a      	strb	r2, [r3, #22]
}
 8000954:	bf00      	nop
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}

0800095c <SX1276_entryLoRa>:

void SX1276_entryLoRa(SX1276_t *module) {
 800095c:	b580      	push	{r7, lr}
 800095e:	b082      	sub	sp, #8
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegOpMode, 0x88);
 8000964:	2288      	movs	r2, #136	@ 0x88
 8000966:	2101      	movs	r1, #1
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f7ff fe36 	bl	80005da <SX1276_SPIWrite>
}
 800096e:	bf00      	nop
 8000970:	3708      	adds	r7, #8
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <SX1276_clearLoRaIrq>:

void SX1276_clearLoRaIrq(SX1276_t *module) {
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
	SX1276_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 800097e:	22ff      	movs	r2, #255	@ 0xff
 8000980:	2112      	movs	r1, #18
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f7ff fe29 	bl	80005da <SX1276_SPIWrite>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}

08000990 <SX1276_LoRaEntryRx>:

int SX1276_LoRaEntryRx(SX1276_t *module, uint8_t length, uint32_t timeout) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b086      	sub	sp, #24
 8000994:	af00      	add	r7, sp, #0
 8000996:	60f8      	str	r0, [r7, #12]
 8000998:	460b      	mov	r3, r1
 800099a:	607a      	str	r2, [r7, #4]
 800099c:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 800099e:	68fb      	ldr	r3, [r7, #12]
 80009a0:	7afa      	ldrb	r2, [r7, #11]
 80009a2:	755a      	strb	r2, [r3, #21]

	SX1276_config(module);		//Setting base parameter
 80009a4:	68f8      	ldr	r0, [r7, #12]
 80009a6:	f7ff feb5 	bl	8000714 <SX1276_config>
	SX1276_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 80009aa:	2284      	movs	r2, #132	@ 0x84
 80009ac:	214d      	movs	r1, #77	@ 0x4d
 80009ae:	68f8      	ldr	r0, [r7, #12]
 80009b0:	f7ff fe13 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 80009b4:	22ff      	movs	r2, #255	@ 0xff
 80009b6:	2124      	movs	r1, #36	@ 0x24
 80009b8:	68f8      	ldr	r0, [r7, #12]
 80009ba:	f7ff fe0e 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 80009be:	2201      	movs	r2, #1
 80009c0:	2140      	movs	r1, #64	@ 0x40
 80009c2:	68f8      	ldr	r0, [r7, #12]
 80009c4:	f7ff fe09 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 80009c8:	223f      	movs	r2, #63	@ 0x3f
 80009ca:	2111      	movs	r1, #17
 80009cc:	68f8      	ldr	r0, [r7, #12]
 80009ce:	f7ff fe04 	bl	80005da <SX1276_SPIWrite>
	SX1276_clearLoRaIrq(module);
 80009d2:	68f8      	ldr	r0, [r7, #12]
 80009d4:	f7ff ffcf 	bl	8000976 <SX1276_clearLoRaIrq>
	SX1276_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must define when the data long of one byte in SF is 6)
 80009d8:	7afb      	ldrb	r3, [r7, #11]
 80009da:	461a      	mov	r2, r3
 80009dc:	2122      	movs	r1, #34	@ 0x22
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	f7ff fdfb 	bl	80005da <SX1276_SPIWrite>
	addr = SX1276_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 80009e4:	210f      	movs	r1, #15
 80009e6:	68f8      	ldr	r0, [r7, #12]
 80009e8:	f7ff fdd8 	bl	800059c <SX1276_SPIRead>
 80009ec:	4603      	mov	r3, r0
 80009ee:	75fb      	strb	r3, [r7, #23]
	SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 80009f0:	7dfb      	ldrb	r3, [r7, #23]
 80009f2:	461a      	mov	r2, r3
 80009f4:	210d      	movs	r1, #13
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f7ff fdef 	bl	80005da <SX1276_SPIWrite>
	SX1276_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 80009fc:	228d      	movs	r2, #141	@ 0x8d
 80009fe:	2101      	movs	r1, #1
 8000a00:	68f8      	ldr	r0, [r7, #12]
 8000a02:	f7ff fdea 	bl	80005da <SX1276_SPIWrite>
	//SX1276_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117

	while (1) {
		if ((SX1276_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000a0e:	2118      	movs	r1, #24
 8000a10:	68f8      	ldr	r0, [r7, #12]
 8000a12:	f7ff fdc3 	bl	800059c <SX1276_SPIRead>
 8000a16:	4603      	mov	r3, r0
 8000a18:	f003 0304 	and.w	r3, r3, #4
 8000a1c:	2b04      	cmp	r3, #4
 8000a1e:	d104      	bne.n	8000a2a <SX1276_LoRaEntryRx+0x9a>
			module->status = RX;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2203      	movs	r2, #3
 8000a24:	759a      	strb	r2, [r3, #22]
			return 1;
 8000a26:	2301      	movs	r3, #1
 8000a28:	e013      	b.n	8000a52 <SX1276_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	3b01      	subs	r3, #1
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d109      	bne.n	8000a4a <SX1276_LoRaEntryRx+0xba>
			SX1276_hw_Reset(module->hw);
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f000 f8d0 	bl	8000be0 <SX1276_hw_Reset>
			SX1276_config(module);
 8000a40:	68f8      	ldr	r0, [r7, #12]
 8000a42:	f7ff fe67 	bl	8000714 <SX1276_config>
			return 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	e003      	b.n	8000a52 <SX1276_LoRaEntryRx+0xc2>
		}
		SX1276_hw_DelayMs(1);
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	f000 f932 	bl	8000cb4 <SX1276_hw_DelayMs>
		if ((SX1276_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000a50:	e7dd      	b.n	8000a0e <SX1276_LoRaEntryRx+0x7e>
	}
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3718      	adds	r7, #24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <SX1276_LoRaRxPacket>:

uint8_t SX1276_LoRaRxPacket(SX1276_t *module) {
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b084      	sub	sp, #16
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1276_hw_GetDIO0(module->hw)) {
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4618      	mov	r0, r3
 8000a68:	f000 f92f 	bl	8000cca <SX1276_hw_GetDIO0>
 8000a6c:	4603      	mov	r3, r0
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d030      	beq.n	8000ad4 <SX1276_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1276_MAX_PACKET);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3317      	adds	r3, #23
 8000a76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f003 fa85 	bl	8003f8c <memset>

		addr = SX1276_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 8000a82:	2110      	movs	r1, #16
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fd89 	bl	800059c <SX1276_SPIRead>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	73bb      	strb	r3, [r7, #14]
		SX1276_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8000a8e:	7bbb      	ldrb	r3, [r7, #14]
 8000a90:	461a      	mov	r2, r3
 8000a92:	210d      	movs	r1, #13
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fda0 	bl	80005da <SX1276_SPIWrite>

		if (module->LoRa_SF == SX1276_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	7c5b      	ldrb	r3, [r3, #17]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d103      	bne.n	8000aaa <SX1276_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	7d5b      	ldrb	r3, [r3, #21]
 8000aa6:	73fb      	strb	r3, [r7, #15]
 8000aa8:	e005      	b.n	8000ab6 <SX1276_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1276_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8000aaa:	2113      	movs	r1, #19
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff fd75 	bl	800059c <SX1276_SPIRead>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	73fb      	strb	r3, [r7, #15]
		}

		SX1276_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	f103 0217 	add.w	r2, r3, #23
 8000abc:	7bfb      	ldrb	r3, [r7, #15]
 8000abe:	2100      	movs	r1, #0
 8000ac0:	6878      	ldr	r0, [r7, #4]
 8000ac2:	f7ff fdb3 	bl	800062c <SX1276_SPIBurstRead>
		module->readBytes = packet_size;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	7bfa      	ldrb	r2, [r7, #15]
 8000aca:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
		SX1276_clearLoRaIrq(module);
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f7ff ff51 	bl	8000976 <SX1276_clearLoRaIrq>
	}
	return module->readBytes;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
}
 8000ada:	4618      	mov	r0, r3
 8000adc:	3710      	adds	r7, #16
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <SX1276_init>:
	}
}

void SX1276_init(SX1276_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b084      	sub	sp, #16
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	60f8      	str	r0, [r7, #12]
 8000aea:	e9c7 2300 	strd	r2, r3, [r7]
	SX1276_hw_init(module->hw);
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f000 f848 	bl	8000b88 <SX1276_hw_init>
	module->frequency = frequency;
 8000af8:	68f9      	ldr	r1, [r7, #12]
 8000afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000afe:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	7e3a      	ldrb	r2, [r7, #24]
 8000b06:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	7f3a      	ldrb	r2, [r7, #28]
 8000b0c:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000b14:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000b1c:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000b24:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8000b2c:	755a      	strb	r2, [r3, #21]
	SX1276_config(module);
 8000b2e:	68f8      	ldr	r0, [r7, #12]
 8000b30:	f7ff fdf0 	bl	8000714 <SX1276_config>
}
 8000b34:	bf00      	nop
 8000b36:	3710      	adds	r7, #16
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <SX1276_read>:

uint8_t SX1276_available(SX1276_t *module) {
	return SX1276_LoRaRxPacket(module);
}

uint8_t SX1276_read(SX1276_t *module, uint8_t *rxBuf, uint8_t length) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	4613      	mov	r3, r2
 8000b48:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8000b50:	79fa      	ldrb	r2, [r7, #7]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d003      	beq.n	8000b5e <SX1276_read+0x22>
		length = module->readBytes;
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8000b5c:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	3317      	adds	r3, #23
 8000b62:	79fa      	ldrb	r2, [r7, #7]
 8000b64:	4619      	mov	r1, r3
 8000b66:	68b8      	ldr	r0, [r7, #8]
 8000b68:	f003 fa8b 	bl	8004082 <memcpy>
	rxBuf[length] = '\0';
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	68ba      	ldr	r2, [r7, #8]
 8000b70:	4413      	add	r3, r2
 8000b72:	2200      	movs	r2, #0
 8000b74:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
	return length;
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <SX1276_hw_init>:
#include <string.h>

#include "gpio.h"
#include "spi.h"

__weak void SX1276_hw_init(SX1276_hw_t *hw) {
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000b90:	2101      	movs	r1, #1
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f000 f80d 	bl	8000bb2 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6858      	ldr	r0, [r3, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	b29b      	uxth	r3, r3
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f001 faa5 	bl	80020f4 <HAL_GPIO_WritePin>
}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}

08000bb2 <SX1276_hw_SetNSS>:

__weak void SX1276_hw_SetNSS(SX1276_hw_t *hw, int value) {
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
 8000bba:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	6958      	ldr	r0, [r3, #20]
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	691b      	ldr	r3, [r3, #16]
 8000bc4:	b299      	uxth	r1, r3
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	bf0c      	ite	eq
 8000bcc:	2301      	moveq	r3, #1
 8000bce:	2300      	movne	r3, #0
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	f001 fa8e 	bl	80020f4 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <SX1276_hw_Reset>:

__weak void SX1276_hw_Reset(SX1276_hw_t *hw) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
	SX1276_hw_SetNSS(hw, 1);
 8000be8:	2101      	movs	r1, #1
 8000bea:	6878      	ldr	r0, [r7, #4]
 8000bec:	f7ff ffe1 	bl	8000bb2 <SX1276_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	6858      	ldr	r0, [r3, #4]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	b29b      	uxth	r3, r3
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	f001 fa79 	bl	80020f4 <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(1);
 8000c02:	2001      	movs	r0, #1
 8000c04:	f000 f856 	bl	8000cb4 <SX1276_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6858      	ldr	r0, [r3, #4]
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	2201      	movs	r2, #1
 8000c14:	4619      	mov	r1, r3
 8000c16:	f001 fa6d 	bl	80020f4 <HAL_GPIO_WritePin>

	SX1276_hw_DelayMs(100);
 8000c1a:	2064      	movs	r0, #100	@ 0x64
 8000c1c:	f000 f84a 	bl	8000cb4 <SX1276_hw_DelayMs>
}
 8000c20:	bf00      	nop
 8000c22:	3708      	adds	r7, #8
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <SX1276_hw_SPICommand>:

__weak void SX1276_hw_SPICommand(SX1276_hw_t *hw, uint8_t cmd) {
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
	SX1276_hw_SetNSS(hw, 0);
 8000c34:	2100      	movs	r1, #0
 8000c36:	6878      	ldr	r0, [r7, #4]
 8000c38:	f7ff ffbb 	bl	8000bb2 <SX1276_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6998      	ldr	r0, [r3, #24]
 8000c40:	1cf9      	adds	r1, r7, #3
 8000c42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c46:	2201      	movs	r2, #1
 8000c48:	f001 ffa9 	bl	8002b9e <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c4c:	bf00      	nop
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	699b      	ldr	r3, [r3, #24]
 8000c52:	4618      	mov	r0, r3
 8000c54:	f002 fa90 	bl	8003178 <HAL_SPI_GetState>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d1f7      	bne.n	8000c4e <SX1276_hw_SPICommand+0x26>
		;
}
 8000c5e:	bf00      	nop
 8000c60:	bf00      	nop
 8000c62:	3708      	adds	r7, #8
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <SX1276_hw_SPIReadByte>:

__weak uint8_t SX1276_hw_SPIReadByte(SX1276_hw_t *hw) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b086      	sub	sp, #24
 8000c6c:	af02      	add	r7, sp, #8
 8000c6e:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000c70:	2300      	movs	r3, #0
 8000c72:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000c74:	2300      	movs	r3, #0
 8000c76:	73bb      	strb	r3, [r7, #14]

	SX1276_hw_SetNSS(hw, 0);
 8000c78:	2100      	movs	r1, #0
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff ff99 	bl	8000bb2 <SX1276_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6998      	ldr	r0, [r3, #24]
 8000c84:	f107 020e 	add.w	r2, r7, #14
 8000c88:	f107 010f 	add.w	r1, r7, #15
 8000c8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	2301      	movs	r3, #1
 8000c94:	f002 f8c7 	bl	8002e26 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8000c98:	bf00      	nop
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f002 fa6a 	bl	8003178 <HAL_SPI_GetState>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d1f7      	bne.n	8000c9a <SX1276_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8000caa:	7bbb      	ldrb	r3, [r7, #14]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <SX1276_hw_DelayMs>:

__weak void SX1276_hw_DelayMs(uint32_t msec) {
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8000cbc:	6878      	ldr	r0, [r7, #4]
 8000cbe:	f000 ff5b 	bl	8001b78 <HAL_Delay>
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <SX1276_hw_GetDIO0>:

__weak int SX1276_hw_GetDIO0(SX1276_hw_t *hw) {
 8000cca:	b580      	push	{r7, lr}
 8000ccc:	b082      	sub	sp, #8
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	68da      	ldr	r2, [r3, #12]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	689b      	ldr	r3, [r3, #8]
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4610      	mov	r0, r2
 8000ce0:	f001 f9f0 	bl	80020c4 <HAL_GPIO_ReadPin>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	bf0c      	ite	eq
 8000cea:	2301      	moveq	r3, #1
 8000cec:	2300      	movne	r3, #0
 8000cee:	b2db      	uxtb	r3, r3
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b088      	sub	sp, #32
 8000cfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfe:	f107 030c 	add.w	r3, r7, #12
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	60da      	str	r2, [r3, #12]
 8000d0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	4b38      	ldr	r3, [pc, #224]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	4a37      	ldr	r2, [pc, #220]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d18:	f043 0304 	orr.w	r3, r3, #4
 8000d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d1e:	4b35      	ldr	r3, [pc, #212]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	f003 0304 	and.w	r3, r3, #4
 8000d26:	60bb      	str	r3, [r7, #8]
 8000d28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	607b      	str	r3, [r7, #4]
 8000d2e:	4b31      	ldr	r3, [pc, #196]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d32:	4a30      	ldr	r2, [pc, #192]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d34:	f043 0301 	orr.w	r3, r3, #1
 8000d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3e:	f003 0301 	and.w	r3, r3, #1
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	603b      	str	r3, [r7, #0]
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d4e:	4a29      	ldr	r2, [pc, #164]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d50:	f043 0302 	orr.w	r3, r3, #2
 8000d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d56:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <MX_GPIO_Init+0xfc>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5a:	f003 0302 	and.w	r3, r3, #2
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8000d62:	2201      	movs	r2, #1
 8000d64:	2110      	movs	r1, #16
 8000d66:	4824      	ldr	r0, [pc, #144]	@ (8000df8 <MX_GPIO_Init+0x100>)
 8000d68:	f001 f9c4 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2120      	movs	r1, #32
 8000d70:	4821      	ldr	r0, [pc, #132]	@ (8000df8 <MX_GPIO_Init+0x100>)
 8000d72:	f001 f9bf 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8000d76:	2201      	movs	r2, #1
 8000d78:	2102      	movs	r1, #2
 8000d7a:	4820      	ldr	r0, [pc, #128]	@ (8000dfc <MX_GPIO_Init+0x104>)
 8000d7c:	f001 f9ba 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8000d80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d86:	2300      	movs	r3, #0
 8000d88:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	4619      	mov	r1, r3
 8000d94:	481a      	ldr	r0, [pc, #104]	@ (8000e00 <MX_GPIO_Init+0x108>)
 8000d96:	f000 fff9 	bl	8001d8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_Pin|LED_Pin;
 8000d9a:	2330      	movs	r3, #48	@ 0x30
 8000d9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000daa:	f107 030c 	add.w	r3, r7, #12
 8000dae:	4619      	mov	r1, r3
 8000db0:	4811      	ldr	r0, [pc, #68]	@ (8000df8 <MX_GPIO_Init+0x100>)
 8000db2:	f000 ffeb 	bl	8001d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 8000db6:	2301      	movs	r3, #1
 8000db8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 030c 	add.w	r3, r7, #12
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480c      	ldr	r0, [pc, #48]	@ (8000dfc <MX_GPIO_Init+0x104>)
 8000dca:	f000 ffdf 	bl	8001d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RESET_Pin;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RESET_GPIO_Port, &GPIO_InitStruct);
 8000dde:	f107 030c 	add.w	r3, r7, #12
 8000de2:	4619      	mov	r1, r3
 8000de4:	4805      	ldr	r0, [pc, #20]	@ (8000dfc <MX_GPIO_Init+0x104>)
 8000de6:	f000 ffd1 	bl	8001d8c <HAL_GPIO_Init>

}
 8000dea:	bf00      	nop
 8000dec:	3720      	adds	r7, #32
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020000 	.word	0x40020000
 8000dfc:	40020400 	.word	0x40020400
 8000e00:	40020800 	.word	0x40020800

08000e04 <_write>:
int LoRa_Slave_CheckReception(void);
int LoRa_Slave_CheckConnection(void);
void LoRa_Reset_And_Reinit(void);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, 100);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	2364      	movs	r3, #100	@ 0x64
 8000e16:	68b9      	ldr	r1, [r7, #8]
 8000e18:	4803      	ldr	r0, [pc, #12]	@ (8000e28 <_write+0x24>)
 8000e1a:	f002 faf1 	bl	8003400 <HAL_UART_Transmit>
    return len;
 8000e1e:	687b      	ldr	r3, [r7, #4]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20000270 	.word	0x20000270

08000e2c <LED_Init>:

/* Gestion prcise des LEDs */
void LED_Init(void) {
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
    // teindre toutes les LEDs au dmarrage
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 8000e30:	2200      	movs	r2, #0
 8000e32:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8000e36:	4802      	ldr	r0, [pc, #8]	@ (8000e40 <LED_Init+0x14>)
 8000e38:	f001 f95c 	bl	80020f4 <HAL_GPIO_WritePin>
}
 8000e3c:	bf00      	nop
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40020c00 	.word	0x40020c00

08000e44 <LED_SetMode_Slave>:

void LED_SetMode_Slave(void) {
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
    // LED bleue TOUJOURS allume pour indiquer le mode Slave
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e4e:	4802      	ldr	r0, [pc, #8]	@ (8000e58 <LED_SetMode_Slave+0x14>)
 8000e50:	f001 f950 	bl	80020f4 <HAL_GPIO_WritePin>
}
 8000e54:	bf00      	nop
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40020c00 	.word	0x40020c00

08000e5c <LED_SetConnection_Established>:

void LED_SetConnection_Established(void) {
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
    // LED orange SEULEMENT si connexion LoRa dtecte
    HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e66:	4803      	ldr	r0, [pc, #12]	@ (8000e74 <LED_SetConnection_Established+0x18>)
 8000e68:	f001 f944 	bl	80020f4 <HAL_GPIO_WritePin>
    LED_SetMode_Slave(); // Maintenir bleue
 8000e6c:	f7ff ffea 	bl	8000e44 <LED_SetMode_Slave>
}
 8000e70:	bf00      	nop
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40020c00 	.word	0x40020c00

08000e78 <LED_SetConnection_Lost>:

void LED_SetConnection_Lost(void) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
    // teindre LED orange si pas de connexion
    HAL_GPIO_WritePin(LED_ORANGE_GPIO_Port, LED_ORANGE_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e82:	4803      	ldr	r0, [pc, #12]	@ (8000e90 <LED_SetConnection_Lost+0x18>)
 8000e84:	f001 f936 	bl	80020f4 <HAL_GPIO_WritePin>
    LED_SetMode_Slave(); // Maintenir bleue
 8000e88:	f7ff ffdc 	bl	8000e44 <LED_SetMode_Slave>
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40020c00 	.word	0x40020c00

08000e94 <LED_SetReception_Success>:

void LED_SetReception_Success(void) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
    // LED verte SEULEMENT si rception confirme
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000e98:	2201      	movs	r2, #1
 8000e9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e9e:	4806      	ldr	r0, [pc, #24]	@ (8000eb8 <LED_SetReception_Success+0x24>)
 8000ea0:	f001 f928 	bl	80020f4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000eaa:	4803      	ldr	r0, [pc, #12]	@ (8000eb8 <LED_SetReception_Success+0x24>)
 8000eac:	f001 f922 	bl	80020f4 <HAL_GPIO_WritePin>
    LED_SetMode_Slave(); // Maintenir bleue
 8000eb0:	f7ff ffc8 	bl	8000e44 <LED_SetMode_Slave>
}
 8000eb4:	bf00      	nop
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	40020c00 	.word	0x40020c00

08000ebc <LED_SetReception_Failed>:

void LED_SetReception_Failed(void) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
    // LED rouge clignotante pour chec de rception
    static uint32_t last_blink = 0;
    uint32_t current_tick = HAL_GetTick();
 8000ec2:	f000 fe4d 	bl	8001b60 <HAL_GetTick>
 8000ec6:	6078      	str	r0, [r7, #4]

    if((current_tick - last_blink) >= 500) {
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f00 <LED_SetReception_Failed+0x44>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	687a      	ldr	r2, [r7, #4]
 8000ece:	1ad3      	subs	r3, r2, r3
 8000ed0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000ed4:	d307      	bcc.n	8000ee6 <LED_SetReception_Failed+0x2a>
        HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000ed6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000eda:	480a      	ldr	r0, [pc, #40]	@ (8000f04 <LED_SetReception_Failed+0x48>)
 8000edc:	f001 f923 	bl	8002126 <HAL_GPIO_TogglePin>
        last_blink = current_tick;
 8000ee0:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <LED_SetReception_Failed+0x44>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6013      	str	r3, [r2, #0]
    }

    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <LED_SetReception_Failed+0x48>)
 8000eee:	f001 f901 	bl	80020f4 <HAL_GPIO_WritePin>
    LED_SetMode_Slave(); // Maintenir bleue
 8000ef2:	f7ff ffa7 	bl	8000e44 <LED_SetMode_Slave>
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	2000020c 	.word	0x2000020c
 8000f04:	40020c00 	.word	0x40020c00

08000f08 <LED_Reset_Status>:

void LED_Reset_Status(void) {
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
    // Reset des LEDs de statut, garder seulement mode et connexion
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f12:	4809      	ldr	r0, [pc, #36]	@ (8000f38 <LED_Reset_Status+0x30>)
 8000f14:	f001 f8ee 	bl	80020f4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f1e:	4806      	ldr	r0, [pc, #24]	@ (8000f38 <LED_Reset_Status+0x30>)
 8000f20:	f001 f8e8 	bl	80020f4 <HAL_GPIO_WritePin>
    LED_SetMode_Slave(); // Maintenir bleue
 8000f24:	f7ff ff8e 	bl	8000e44 <LED_SetMode_Slave>

    // Maintenir LED orange si connexion tablie
    if(connection_established) {
 8000f28:	4b04      	ldr	r3, [pc, #16]	@ (8000f3c <LED_Reset_Status+0x34>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <LED_Reset_Status+0x2c>
        LED_SetConnection_Established();
 8000f30:	f7ff ff94 	bl	8000e5c <LED_SetConnection_Established>
    }
}
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40020c00 	.word	0x40020c00
 8000f3c:	20000208 	.word	0x20000208

08000f40 <LED_Blink_Error>:

void LED_Blink_Error(int count) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
    for(int i = 0; i < count; i++) {
 8000f48:	2300      	movs	r3, #0
 8000f4a:	60fb      	str	r3, [r7, #12]
 8000f4c:	e018      	b.n	8000f80 <LED_Blink_Error+0x40>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f54:	480f      	ldr	r0, [pc, #60]	@ (8000f94 <LED_Blink_Error+0x54>)
 8000f56:	f001 f8cd 	bl	80020f4 <HAL_GPIO_WritePin>
        LED_SetMode_Slave();
 8000f5a:	f7ff ff73 	bl	8000e44 <LED_SetMode_Slave>
        HAL_Delay(200);
 8000f5e:	20c8      	movs	r0, #200	@ 0xc8
 8000f60:	f000 fe0a 	bl	8001b78 <HAL_Delay>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f6a:	480a      	ldr	r0, [pc, #40]	@ (8000f94 <LED_Blink_Error+0x54>)
 8000f6c:	f001 f8c2 	bl	80020f4 <HAL_GPIO_WritePin>
        LED_SetMode_Slave();
 8000f70:	f7ff ff68 	bl	8000e44 <LED_SetMode_Slave>
        HAL_Delay(200);
 8000f74:	20c8      	movs	r0, #200	@ 0xc8
 8000f76:	f000 fdff 	bl	8001b78 <HAL_Delay>
    for(int i = 0; i < count; i++) {
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	68fa      	ldr	r2, [r7, #12]
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	dbe2      	blt.n	8000f4e <LED_Blink_Error+0xe>
    }
}
 8000f88:	bf00      	nop
 8000f8a:	bf00      	nop
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40020c00 	.word	0x40020c00

08000f98 <LoRa_Slave_Init>:

/* Initialisation LoRa Slave */
int LoRa_Slave_Init(void) {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af06      	add	r7, sp, #24
    printf("=== LoRa Slave Initialization ===\r\n");
 8000f9e:	4830      	ldr	r0, [pc, #192]	@ (8001060 <LoRa_Slave_Init+0xc8>)
 8000fa0:	f002 ff14 	bl	8003dcc <puts>

    LED_SetMode_Slave(); // LED bleue seulement
 8000fa4:	f7ff ff4e 	bl	8000e44 <LED_SetMode_Slave>

    // Configuration du hardware
    SX1276_hw.dio0.port = DIO0_GPIO_Port;     // GPIOB
 8000fa8:	4b2e      	ldr	r3, [pc, #184]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000faa:	4a2f      	ldr	r2, [pc, #188]	@ (8001068 <LoRa_Slave_Init+0xd0>)
 8000fac:	60da      	str	r2, [r3, #12]
    SX1276_hw.dio0.pin = DIO0_Pin;            // GPIO_PIN_0
 8000fae:	4b2d      	ldr	r3, [pc, #180]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	609a      	str	r2, [r3, #8]
    SX1276_hw.nss.port = NSS_GPIO_Port;       // GPIOA
 8000fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fb6:	4a2d      	ldr	r2, [pc, #180]	@ (800106c <LoRa_Slave_Init+0xd4>)
 8000fb8:	615a      	str	r2, [r3, #20]
    SX1276_hw.nss.pin = NSS_Pin;              // GPIO_PIN_4
 8000fba:	4b2a      	ldr	r3, [pc, #168]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fbc:	2210      	movs	r2, #16
 8000fbe:	611a      	str	r2, [r3, #16]
    SX1276_hw.reset.port = RESET_GPIO_Port;   // GPIOB
 8000fc0:	4b28      	ldr	r3, [pc, #160]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fc2:	4a29      	ldr	r2, [pc, #164]	@ (8001068 <LoRa_Slave_Init+0xd0>)
 8000fc4:	605a      	str	r2, [r3, #4]
    SX1276_hw.reset.pin = RESET_Pin;          // GPIO_PIN_1
 8000fc6:	4b27      	ldr	r3, [pc, #156]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fc8:	2202      	movs	r2, #2
 8000fca:	601a      	str	r2, [r3, #0]
    SX1276_hw.spi = &hspi2;                   // SPI2
 8000fcc:	4b25      	ldr	r3, [pc, #148]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fce:	4a28      	ldr	r2, [pc, #160]	@ (8001070 <LoRa_Slave_Init+0xd8>)
 8000fd0:	619a      	str	r2, [r3, #24]

    SX1276.hw = &SX1276_hw;
 8000fd2:	4b28      	ldr	r3, [pc, #160]	@ (8001074 <LoRa_Slave_Init+0xdc>)
 8000fd4:	4a23      	ldr	r2, [pc, #140]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fd6:	601a      	str	r2, [r3, #0]

    // Reset matriel
    printf("Hardware reset...\r\n");
 8000fd8:	4827      	ldr	r0, [pc, #156]	@ (8001078 <LoRa_Slave_Init+0xe0>)
 8000fda:	f002 fef7 	bl	8003dcc <puts>
    SX1276_hw_Reset(&SX1276_hw);
 8000fde:	4821      	ldr	r0, [pc, #132]	@ (8001064 <LoRa_Slave_Init+0xcc>)
 8000fe0:	f7ff fdfe 	bl	8000be0 <SX1276_hw_Reset>
    HAL_Delay(100);
 8000fe4:	2064      	movs	r0, #100	@ 0x64
 8000fe6:	f000 fdc7 	bl	8001b78 <HAL_Delay>

    // Initialisation du module
    printf("Configuring LoRa module...\r\n");
 8000fea:	4824      	ldr	r0, [pc, #144]	@ (800107c <LoRa_Slave_Init+0xe4>)
 8000fec:	f002 feee 	bl	8003dcc <puts>
    SX1276_init(&SX1276, 868000000, SX1276_POWER_17DBM, SX1276_LORA_SF_7,
 8000ff0:	2305      	movs	r3, #5
 8000ff2:	9305      	str	r3, [sp, #20]
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	9304      	str	r3, [sp, #16]
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	9303      	str	r3, [sp, #12]
 8000ffc:	2307      	movs	r3, #7
 8000ffe:	9302      	str	r3, [sp, #8]
 8001000:	2301      	movs	r3, #1
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	2301      	movs	r3, #1
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	a313      	add	r3, pc, #76	@ (adr r3, 8001058 <LoRa_Slave_Init+0xc0>)
 800100a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800100e:	4819      	ldr	r0, [pc, #100]	@ (8001074 <LoRa_Slave_Init+0xdc>)
 8001010:	f7ff fd67 	bl	8000ae2 <SX1276_init>
                SX1276_LORA_BW_125KHZ, SX1276_LORA_CR_4_5, SX1276_LORA_CRC_EN, MESSAGE_LENGTH);

    HAL_Delay(500);
 8001014:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001018:	f000 fdae 	bl	8001b78 <HAL_Delay>

    // Test d'accs aux registres
    uint8_t version = SX1276_SPIRead(&SX1276, REG_LR_VERSION);
 800101c:	2142      	movs	r1, #66	@ 0x42
 800101e:	4815      	ldr	r0, [pc, #84]	@ (8001074 <LoRa_Slave_Init+0xdc>)
 8001020:	f7ff fabc 	bl	800059c <SX1276_SPIRead>
 8001024:	4603      	mov	r3, r0
 8001026:	71fb      	strb	r3, [r7, #7]
    printf("SX1276 Version: 0x%02X\r\n", version);
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	4619      	mov	r1, r3
 800102c:	4814      	ldr	r0, [pc, #80]	@ (8001080 <LoRa_Slave_Init+0xe8>)
 800102e:	f002 fe65 	bl	8003cfc <iprintf>

    if(version == 0x12) {
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b12      	cmp	r3, #18
 8001036:	d104      	bne.n	8001042 <LoRa_Slave_Init+0xaa>
        printf(" LoRa module detected and configured\r\n");
 8001038:	4812      	ldr	r0, [pc, #72]	@ (8001084 <LoRa_Slave_Init+0xec>)
 800103a:	f002 fec7 	bl	8003dcc <puts>
        return 1;
 800103e:	2301      	movs	r3, #1
 8001040:	e003      	b.n	800104a <LoRa_Slave_Init+0xb2>
    } else {
        printf(" LoRa module not detected\r\n");
 8001042:	4811      	ldr	r0, [pc, #68]	@ (8001088 <LoRa_Slave_Init+0xf0>)
 8001044:	f002 fec2 	bl	8003dcc <puts>
        return 0;
 8001048:	2300      	movs	r3, #0
    }
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	f3af 8000 	nop.w
 8001058:	33bca100 	.word	0x33bca100
 800105c:	00000000 	.word	0x00000000
 8001060:	08004ac4 	.word	0x08004ac4
 8001064:	20000084 	.word	0x20000084
 8001068:	40020400 	.word	0x40020400
 800106c:	40020000 	.word	0x40020000
 8001070:	20000214 	.word	0x20000214
 8001074:	200000a0 	.word	0x200000a0
 8001078:	08004ae8 	.word	0x08004ae8
 800107c:	08004afc 	.word	0x08004afc
 8001080:	08004b18 	.word	0x08004b18
 8001084:	08004b34 	.word	0x08004b34
 8001088:	08004b60 	.word	0x08004b60

0800108c <LoRa_Slave_StartRx>:

/* Dmarrage de la rception */
int LoRa_Slave_StartRx(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
    printf("Starting RX mode...\r\n");
 8001092:	4813      	ldr	r0, [pc, #76]	@ (80010e0 <LoRa_Slave_StartRx+0x54>)
 8001094:	f002 fe9a 	bl	8003dcc <puts>

    // Mettre en standby d'abord
    SX1276_standby(&SX1276);
 8001098:	4812      	ldr	r0, [pc, #72]	@ (80010e4 <LoRa_Slave_StartRx+0x58>)
 800109a:	f7ff fc3f 	bl	800091c <SX1276_standby>
    HAL_Delay(10);
 800109e:	200a      	movs	r0, #10
 80010a0:	f000 fd6a 	bl	8001b78 <HAL_Delay>

    // Entrer en mode RX
    int rx_entry = SX1276_LoRaEntryRx(&SX1276, MESSAGE_LENGTH, RX_TIMEOUT);
 80010a4:	f242 7210 	movw	r2, #10000	@ 0x2710
 80010a8:	2105      	movs	r1, #5
 80010aa:	480e      	ldr	r0, [pc, #56]	@ (80010e4 <LoRa_Slave_StartRx+0x58>)
 80010ac:	f7ff fc70 	bl	8000990 <SX1276_LoRaEntryRx>
 80010b0:	6078      	str	r0, [r7, #4]

    if(rx_entry == 1) {
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	d107      	bne.n	80010c8 <LoRa_Slave_StartRx+0x3c>
        printf(" RX mode active - Listening...\r\n");
 80010b8:	480b      	ldr	r0, [pc, #44]	@ (80010e8 <LoRa_Slave_StartRx+0x5c>)
 80010ba:	f002 fe87 	bl	8003dcc <puts>
        module_in_rx_mode = 1;
 80010be:	4b0b      	ldr	r3, [pc, #44]	@ (80010ec <LoRa_Slave_StartRx+0x60>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	701a      	strb	r2, [r3, #0]
        return 1;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e007      	b.n	80010d8 <LoRa_Slave_StartRx+0x4c>
    } else {
        printf(" Cannot enter RX mode: %d\r\n", rx_entry);
 80010c8:	6879      	ldr	r1, [r7, #4]
 80010ca:	4809      	ldr	r0, [pc, #36]	@ (80010f0 <LoRa_Slave_StartRx+0x64>)
 80010cc:	f002 fe16 	bl	8003cfc <iprintf>
        module_in_rx_mode = 0;
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <LoRa_Slave_StartRx+0x60>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	701a      	strb	r2, [r3, #0]
        return 0;
 80010d6:	2300      	movs	r3, #0
    }
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	08004b80 	.word	0x08004b80
 80010e4:	200000a0 	.word	0x200000a0
 80010e8:	08004b98 	.word	0x08004b98
 80010ec:	20000209 	.word	0x20000209
 80010f0:	08004bbc 	.word	0x08004bbc

080010f4 <LoRa_Slave_CheckConnection>:

/* Vrification de connexion LoRa */
int LoRa_Slave_CheckConnection(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
    // Test de communication avec le module local
    uint8_t version = SX1276_SPIRead(&SX1276, REG_LR_VERSION);
 80010fa:	2142      	movs	r1, #66	@ 0x42
 80010fc:	4823      	ldr	r0, [pc, #140]	@ (800118c <LoRa_Slave_CheckConnection+0x98>)
 80010fe:	f7ff fa4d 	bl	800059c <SX1276_SPIRead>
 8001102:	4603      	mov	r3, r0
 8001104:	71fb      	strb	r3, [r7, #7]

    if(version != 0x12) {
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	2b12      	cmp	r3, #18
 800110a:	d009      	beq.n	8001120 <LoRa_Slave_CheckConnection+0x2c>
        printf(" Local module communication failed\r\n");
 800110c:	4820      	ldr	r0, [pc, #128]	@ (8001190 <LoRa_Slave_CheckConnection+0x9c>)
 800110e:	f002 fe5d 	bl	8003dcc <puts>
        connection_established = 0;
 8001112:	4b20      	ldr	r3, [pc, #128]	@ (8001194 <LoRa_Slave_CheckConnection+0xa0>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
        LED_SetConnection_Lost();
 8001118:	f7ff feae 	bl	8000e78 <LED_SetConnection_Lost>
        return 0;
 800111c:	2300      	movs	r3, #0
 800111e:	e031      	b.n	8001184 <LoRa_Slave_CheckConnection+0x90>
    }

    // Vrifier si on a reu des donnes rcemment (indique une connexion active)
    uint32_t current_tick = HAL_GetTick();
 8001120:	f000 fd1e 	bl	8001b60 <HAL_GetTick>
 8001124:	6038      	str	r0, [r7, #0]

    if(last_successful_rx > 0 && (current_tick - last_successful_rx) < CONNECTION_TIMEOUT) {
 8001126:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <LoRa_Slave_CheckConnection+0xa4>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d015      	beq.n	800115a <LoRa_Slave_CheckConnection+0x66>
 800112e:	4b1a      	ldr	r3, [pc, #104]	@ (8001198 <LoRa_Slave_CheckConnection+0xa4>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	f241 3287 	movw	r2, #4999	@ 0x1387
 800113a:	4293      	cmp	r3, r2
 800113c:	d80d      	bhi.n	800115a <LoRa_Slave_CheckConnection+0x66>
        if(!connection_established) {
 800113e:	4b15      	ldr	r3, [pc, #84]	@ (8001194 <LoRa_Slave_CheckConnection+0xa0>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d107      	bne.n	8001156 <LoRa_Slave_CheckConnection+0x62>
            printf(" LoRa connection established (receiving data)\r\n");
 8001146:	4815      	ldr	r0, [pc, #84]	@ (800119c <LoRa_Slave_CheckConnection+0xa8>)
 8001148:	f002 fe40 	bl	8003dcc <puts>
            connection_established = 1;
 800114c:	4b11      	ldr	r3, [pc, #68]	@ (8001194 <LoRa_Slave_CheckConnection+0xa0>)
 800114e:	2201      	movs	r2, #1
 8001150:	701a      	strb	r2, [r3, #0]
            LED_SetConnection_Established();
 8001152:	f7ff fe83 	bl	8000e5c <LED_SetConnection_Established>
        }
        return 1;
 8001156:	2301      	movs	r3, #1
 8001158:	e014      	b.n	8001184 <LoRa_Slave_CheckConnection+0x90>
    } else {
        // Pas de donnes reues rcemment
        if(connection_established && (current_tick - last_successful_rx) > CONNECTION_TIMEOUT) {
 800115a:	4b0e      	ldr	r3, [pc, #56]	@ (8001194 <LoRa_Slave_CheckConnection+0xa0>)
 800115c:	781b      	ldrb	r3, [r3, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d00f      	beq.n	8001182 <LoRa_Slave_CheckConnection+0x8e>
 8001162:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <LoRa_Slave_CheckConnection+0xa4>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800116e:	4293      	cmp	r3, r2
 8001170:	d907      	bls.n	8001182 <LoRa_Slave_CheckConnection+0x8e>
            printf(" LoRa connection timeout\r\n");
 8001172:	480b      	ldr	r0, [pc, #44]	@ (80011a0 <LoRa_Slave_CheckConnection+0xac>)
 8001174:	f002 fe2a 	bl	8003dcc <puts>
            connection_established = 0;
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <LoRa_Slave_CheckConnection+0xa0>)
 800117a:	2200      	movs	r2, #0
 800117c:	701a      	strb	r2, [r3, #0]
            LED_SetConnection_Lost();
 800117e:	f7ff fe7b 	bl	8000e78 <LED_SetConnection_Lost>
        }
        return 0;
 8001182:	2300      	movs	r3, #0
    }
}
 8001184:	4618      	mov	r0, r3
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	200000a0 	.word	0x200000a0
 8001190:	08004bdc 	.word	0x08004bdc
 8001194:	20000208 	.word	0x20000208
 8001198:	20000204 	.word	0x20000204
 800119c:	08004c04 	.word	0x08004c04
 80011a0:	08004c38 	.word	0x08004c38

080011a4 <LoRa_Slave_CheckReception>:

/* Vrification de rception garantie */
int LoRa_Slave_CheckReception(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
    // Vrifier d'abord si le module est toujours en mode RX
    uint8_t modem_stat = SX1276_SPIRead(&SX1276, LR_RegModemStat);
 80011aa:	2118      	movs	r1, #24
 80011ac:	4836      	ldr	r0, [pc, #216]	@ (8001288 <LoRa_Slave_CheckReception+0xe4>)
 80011ae:	f7ff f9f5 	bl	800059c <SX1276_SPIRead>
 80011b2:	4603      	mov	r3, r0
 80011b4:	73fb      	strb	r3, [r7, #15]
    uint8_t op_mode = SX1276_SPIRead(&SX1276, REG_LR_OPMODE);
 80011b6:	2101      	movs	r1, #1
 80011b8:	4833      	ldr	r0, [pc, #204]	@ (8001288 <LoRa_Slave_CheckReception+0xe4>)
 80011ba:	f7ff f9ef 	bl	800059c <SX1276_SPIRead>
 80011be:	4603      	mov	r3, r0
 80011c0:	73bb      	strb	r3, [r7, #14]

    // Vrifier si on est en mode RX continu
    if((op_mode & 0x07) != 0x05) {  // 0x05 = RX Continuous mode
 80011c2:	7bbb      	ldrb	r3, [r7, #14]
 80011c4:	f003 0307 	and.w	r3, r3, #7
 80011c8:	2b05      	cmp	r3, #5
 80011ca:	d008      	beq.n	80011de <LoRa_Slave_CheckReception+0x3a>
        printf("Module not in RX mode (OpMode: 0x%02X) - Restarting RX...\r\n", op_mode);
 80011cc:	7bbb      	ldrb	r3, [r7, #14]
 80011ce:	4619      	mov	r1, r3
 80011d0:	482e      	ldr	r0, [pc, #184]	@ (800128c <LoRa_Slave_CheckReception+0xe8>)
 80011d2:	f002 fd93 	bl	8003cfc <iprintf>
        LoRa_Slave_StartRx();
 80011d6:	f7ff ff59 	bl	800108c <LoRa_Slave_StartRx>
        return 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	e050      	b.n	8001280 <LoRa_Slave_CheckReception+0xdc>
    }

    // Vrifier s'il y a des donnes reues
    uint8_t bytes_received = SX1276_LoRaRxPacket(&SX1276);
 80011de:	482a      	ldr	r0, [pc, #168]	@ (8001288 <LoRa_Slave_CheckReception+0xe4>)
 80011e0:	f7ff fc3b 	bl	8000a5a <SX1276_LoRaRxPacket>
 80011e4:	4603      	mov	r3, r0
 80011e6:	737b      	strb	r3, [r7, #13]

    if(bytes_received > 0) {
 80011e8:	7b7b      	ldrb	r3, [r7, #13]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d036      	beq.n	800125c <LoRa_Slave_CheckReception+0xb8>
        // Donnes reues - traitement immdiat
        memset(rx_buffer, 0, RX_BUFFER_SIZE);
 80011ee:	2240      	movs	r2, #64	@ 0x40
 80011f0:	2100      	movs	r1, #0
 80011f2:	4827      	ldr	r0, [pc, #156]	@ (8001290 <LoRa_Slave_CheckReception+0xec>)
 80011f4:	f002 feca 	bl	8003f8c <memset>

        uint8_t actual_bytes = SX1276_read(&SX1276, (uint8_t*)rx_buffer, bytes_received);
 80011f8:	7b7b      	ldrb	r3, [r7, #13]
 80011fa:	461a      	mov	r2, r3
 80011fc:	4924      	ldr	r1, [pc, #144]	@ (8001290 <LoRa_Slave_CheckReception+0xec>)
 80011fe:	4822      	ldr	r0, [pc, #136]	@ (8001288 <LoRa_Slave_CheckReception+0xe4>)
 8001200:	f7ff fc9c 	bl	8000b3c <SX1276_read>
 8001204:	4603      	mov	r3, r0
 8001206:	71fb      	strb	r3, [r7, #7]
        rx_buffer[actual_bytes] = '\0'; // Scurit
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	4a21      	ldr	r2, [pc, #132]	@ (8001290 <LoRa_Slave_CheckReception+0xec>)
 800120c:	2100      	movs	r1, #0
 800120e:	54d1      	strb	r1, [r2, r3]

        reception_count++;
 8001210:	4b20      	ldr	r3, [pc, #128]	@ (8001294 <LoRa_Slave_CheckReception+0xf0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	3301      	adds	r3, #1
 8001216:	4a1f      	ldr	r2, [pc, #124]	@ (8001294 <LoRa_Slave_CheckReception+0xf0>)
 8001218:	6013      	str	r3, [r2, #0]
        last_successful_rx = HAL_GetTick();
 800121a:	f000 fca1 	bl	8001b60 <HAL_GetTick>
 800121e:	4603      	mov	r3, r0
 8001220:	4a1d      	ldr	r2, [pc, #116]	@ (8001298 <LoRa_Slave_CheckReception+0xf4>)
 8001222:	6013      	str	r3, [r2, #0]

        printf(" MESSAGE RECEIVED #%d (%d bytes): '%s'\r\n",
 8001224:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <LoRa_Slave_CheckReception+0xf0>)
 8001226:	6819      	ldr	r1, [r3, #0]
 8001228:	79fa      	ldrb	r2, [r7, #7]
 800122a:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <LoRa_Slave_CheckReception+0xec>)
 800122c:	481b      	ldr	r0, [pc, #108]	@ (800129c <LoRa_Slave_CheckReception+0xf8>)
 800122e:	f002 fd65 	bl	8003cfc <iprintf>
               reception_count, actual_bytes, rx_buffer);

        // LED verte pour succs de rception
        LED_SetReception_Success();
 8001232:	f7ff fe2f 	bl	8000e94 <LED_SetReception_Success>

        // tablir la connexion si ce n'est pas fait
        if(!connection_established) {
 8001236:	4b1a      	ldr	r3, [pc, #104]	@ (80012a0 <LoRa_Slave_CheckReception+0xfc>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d107      	bne.n	800124e <LoRa_Slave_CheckReception+0xaa>
            connection_established = 1;
 800123e:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <LoRa_Slave_CheckReception+0xfc>)
 8001240:	2201      	movs	r2, #1
 8001242:	701a      	strb	r2, [r3, #0]
            LED_SetConnection_Established();
 8001244:	f7ff fe0a 	bl	8000e5c <LED_SetConnection_Established>
            printf(" LoRa connection established\r\n");
 8001248:	4816      	ldr	r0, [pc, #88]	@ (80012a4 <LoRa_Slave_CheckReception+0x100>)
 800124a:	f002 fdbf 	bl	8003dcc <puts>
        }

        // Redmarrer la rception immdiatement
        HAL_Delay(50);
 800124e:	2032      	movs	r0, #50	@ 0x32
 8001250:	f000 fc92 	bl	8001b78 <HAL_Delay>
        LoRa_Slave_StartRx();
 8001254:	f7ff ff1a 	bl	800108c <LoRa_Slave_StartRx>

        return actual_bytes;
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	e011      	b.n	8001280 <LoRa_Slave_CheckReception+0xdc>

    } else {
        // Pas de donnes reues
        uint32_t current_tick = HAL_GetTick();
 800125c:	f000 fc80 	bl	8001b60 <HAL_GetTick>
 8001260:	60b8      	str	r0, [r7, #8]

        // Si pas de rception depuis longtemps, considrer comme chec
        if(last_successful_rx > 0 && (current_tick - last_successful_rx) > CONNECTION_TIMEOUT) {
 8001262:	4b0d      	ldr	r3, [pc, #52]	@ (8001298 <LoRa_Slave_CheckReception+0xf4>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d009      	beq.n	800127e <LoRa_Slave_CheckReception+0xda>
 800126a:	4b0b      	ldr	r3, [pc, #44]	@ (8001298 <LoRa_Slave_CheckReception+0xf4>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001276:	4293      	cmp	r3, r2
 8001278:	d901      	bls.n	800127e <LoRa_Slave_CheckReception+0xda>
            LED_SetReception_Failed();
 800127a:	f7ff fe1f 	bl	8000ebc <LED_SetReception_Failed>
        }

        return 0;
 800127e:	2300      	movs	r3, #0
    }
}
 8001280:	4618      	mov	r0, r3
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	200000a0 	.word	0x200000a0
 800128c:	08004c58 	.word	0x08004c58
 8001290:	200001bc 	.word	0x200001bc
 8001294:	200001b8 	.word	0x200001b8
 8001298:	20000204 	.word	0x20000204
 800129c:	08004c94 	.word	0x08004c94
 80012a0:	20000208 	.word	0x20000208
 80012a4:	08004cc0 	.word	0x08004cc0

080012a8 <LoRa_Reset_And_Reinit>:

/* Reset et rinitialisation complte */
void LoRa_Reset_And_Reinit(void) {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
    printf("=== LoRa Reset and Reinit ===\r\n");
 80012ac:	4811      	ldr	r0, [pc, #68]	@ (80012f4 <LoRa_Reset_And_Reinit+0x4c>)
 80012ae:	f002 fd8d 	bl	8003dcc <puts>
    connection_established = 0;
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <LoRa_Reset_And_Reinit+0x50>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	701a      	strb	r2, [r3, #0]
    module_in_rx_mode = 0;
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <LoRa_Reset_And_Reinit+0x54>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]
    LED_SetConnection_Lost();
 80012be:	f7ff fddb 	bl	8000e78 <LED_SetConnection_Lost>

    // Reset matriel complet
    SX1276_hw_Reset(&SX1276_hw);
 80012c2:	480f      	ldr	r0, [pc, #60]	@ (8001300 <LoRa_Reset_And_Reinit+0x58>)
 80012c4:	f7ff fc8c 	bl	8000be0 <SX1276_hw_Reset>
    HAL_Delay(200);
 80012c8:	20c8      	movs	r0, #200	@ 0xc8
 80012ca:	f000 fc55 	bl	8001b78 <HAL_Delay>

    // Rinitialisation
    if(LoRa_Slave_Init() == 1) {
 80012ce:	f7ff fe63 	bl	8000f98 <LoRa_Slave_Init>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d105      	bne.n	80012e4 <LoRa_Reset_And_Reinit+0x3c>
        printf(" LoRa reinitialized successfully\r\n");
 80012d8:	480a      	ldr	r0, [pc, #40]	@ (8001304 <LoRa_Reset_And_Reinit+0x5c>)
 80012da:	f002 fd77 	bl	8003dcc <puts>
        LoRa_Slave_StartRx();
 80012de:	f7ff fed5 	bl	800108c <LoRa_Slave_StartRx>
    } else {
        printf(" LoRa reinitialization failed\r\n");
        LED_Blink_Error(5);
    }
}
 80012e2:	e005      	b.n	80012f0 <LoRa_Reset_And_Reinit+0x48>
        printf(" LoRa reinitialization failed\r\n");
 80012e4:	4808      	ldr	r0, [pc, #32]	@ (8001308 <LoRa_Reset_And_Reinit+0x60>)
 80012e6:	f002 fd71 	bl	8003dcc <puts>
        LED_Blink_Error(5);
 80012ea:	2005      	movs	r0, #5
 80012ec:	f7ff fe28 	bl	8000f40 <LED_Blink_Error>
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	08004ce4 	.word	0x08004ce4
 80012f8:	20000208 	.word	0x20000208
 80012fc:	20000209 	.word	0x20000209
 8001300:	20000084 	.word	0x20000084
 8001304:	08004d04 	.word	0x08004d04
 8001308:	08004d2c 	.word	0x08004d2c

0800130c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b084      	sub	sp, #16
 8001310:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8001312:	f000 fbbf 	bl	8001a94 <HAL_Init>
  SystemClock_Config();
 8001316:	f000 f8ff 	bl	8001518 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131a:	f7ff fced 	bl	8000cf8 <MX_GPIO_Init>
  MX_GPIO_LEDs_Init();
 800131e:	f000 f965 	bl	80015ec <MX_GPIO_LEDs_Init>
  MX_SPI2_Init();
 8001322:	f000 f9b1 	bl	8001688 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8001326:	f000 fb61 	bl	80019ec <MX_USART2_UART_Init>

  /* USER CODE BEGIN 2 */

  printf("\r\n");
 800132a:	485f      	ldr	r0, [pc, #380]	@ (80014a8 <main+0x19c>)
 800132c:	f002 fd4e 	bl	8003dcc <puts>
  printf("====================================================\r\n");
 8001330:	485e      	ldr	r0, [pc, #376]	@ (80014ac <main+0x1a0>)
 8001332:	f002 fd4b 	bl	8003dcc <puts>
  printf("    LoRa Slave Receiver - STM32F407VG\r\n");
 8001336:	485e      	ldr	r0, [pc, #376]	@ (80014b0 <main+0x1a4>)
 8001338:	f002 fd48 	bl	8003dcc <puts>
  printf("====================================================\r\n");
 800133c:	485b      	ldr	r0, [pc, #364]	@ (80014ac <main+0x1a0>)
 800133e:	f002 fd45 	bl	8003dcc <puts>
  printf("Device ID: %s\r\n", DEVICE_ID);
 8001342:	495c      	ldr	r1, [pc, #368]	@ (80014b4 <main+0x1a8>)
 8001344:	485c      	ldr	r0, [pc, #368]	@ (80014b8 <main+0x1ac>)
 8001346:	f002 fcd9 	bl	8003cfc <iprintf>
  printf("Mode: Slave (Receiver)\r\n");
 800134a:	485c      	ldr	r0, [pc, #368]	@ (80014bc <main+0x1b0>)
 800134c:	f002 fd3e 	bl	8003dcc <puts>
  printf("Listening for: LoRa messages\r\n");
 8001350:	485b      	ldr	r0, [pc, #364]	@ (80014c0 <main+0x1b4>)
 8001352:	f002 fd3b 	bl	8003dcc <puts>
  printf("Frequency: 868 MHz\r\n");
 8001356:	485b      	ldr	r0, [pc, #364]	@ (80014c4 <main+0x1b8>)
 8001358:	f002 fd38 	bl	8003dcc <puts>
  printf("Buffer Size: %d bytes\r\n", RX_BUFFER_SIZE);
 800135c:	2140      	movs	r1, #64	@ 0x40
 800135e:	485a      	ldr	r0, [pc, #360]	@ (80014c8 <main+0x1bc>)
 8001360:	f002 fccc 	bl	8003cfc <iprintf>
  printf("====================================================\r\n");
 8001364:	4851      	ldr	r0, [pc, #324]	@ (80014ac <main+0x1a0>)
 8001366:	f002 fd31 	bl	8003dcc <puts>
  printf("LED Status:\r\n");
 800136a:	4858      	ldr	r0, [pc, #352]	@ (80014cc <main+0x1c0>)
 800136c:	f002 fd2e 	bl	8003dcc <puts>
  printf("  BLUE   : Slave Mode (Always ON)\r\n");
 8001370:	4857      	ldr	r0, [pc, #348]	@ (80014d0 <main+0x1c4>)
 8001372:	f002 fd2b 	bl	8003dcc <puts>
  printf("  ORANGE : LoRa Connection Established\r\n");
 8001376:	4857      	ldr	r0, [pc, #348]	@ (80014d4 <main+0x1c8>)
 8001378:	f002 fd28 	bl	8003dcc <puts>
  printf("  GREEN  : Message Reception Success\r\n");
 800137c:	4856      	ldr	r0, [pc, #344]	@ (80014d8 <main+0x1cc>)
 800137e:	f002 fd25 	bl	8003dcc <puts>
  printf("  RED    : Reception Error (Blinking)\r\n");
 8001382:	4856      	ldr	r0, [pc, #344]	@ (80014dc <main+0x1d0>)
 8001384:	f002 fd22 	bl	8003dcc <puts>
  printf("====================================================\r\n");
 8001388:	4848      	ldr	r0, [pc, #288]	@ (80014ac <main+0x1a0>)
 800138a:	f002 fd1f 	bl	8003dcc <puts>

  // Initialisation des LEDs
  LED_Init();
 800138e:	f7ff fd4d 	bl	8000e2c <LED_Init>
  LED_SetMode_Slave(); // LED bleue immdiatement
 8001392:	f7ff fd57 	bl	8000e44 <LED_SetMode_Slave>

  HAL_Delay(1000);
 8001396:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800139a:	f000 fbed 	bl	8001b78 <HAL_Delay>

  // Initialisation LoRa
  if(LoRa_Slave_Init() != 1) {
 800139e:	f7ff fdfb 	bl	8000f98 <LoRa_Slave_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d007      	beq.n	80013b8 <main+0xac>
      printf("CRITICAL: LoRa initialization failed!\r\n");
 80013a8:	484d      	ldr	r0, [pc, #308]	@ (80014e0 <main+0x1d4>)
 80013aa:	f002 fd0f 	bl	8003dcc <puts>
      LED_Blink_Error(10);
 80013ae:	200a      	movs	r0, #10
 80013b0:	f7ff fdc6 	bl	8000f40 <LED_Blink_Error>

      // Tentative de rcupration
      LoRa_Reset_And_Reinit();
 80013b4:	f7ff ff78 	bl	80012a8 <LoRa_Reset_And_Reinit>
  }

  // Dmarrer la rception
  if(LoRa_Slave_StartRx() != 1) {
 80013b8:	f7ff fe68 	bl	800108c <LoRa_Slave_StartRx>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d005      	beq.n	80013ce <main+0xc2>
      printf("CRITICAL: Cannot start RX mode!\r\n");
 80013c2:	4848      	ldr	r0, [pc, #288]	@ (80014e4 <main+0x1d8>)
 80013c4:	f002 fd02 	bl	8003dcc <puts>
      LED_Blink_Error(5);
 80013c8:	2005      	movs	r0, #5
 80013ca:	f7ff fdb9 	bl	8000f40 <LED_Blink_Error>
  }

  printf("Starting reception loop...\r\n");
 80013ce:	4846      	ldr	r0, [pc, #280]	@ (80014e8 <main+0x1dc>)
 80013d0:	f002 fcfc 	bl	8003dcc <puts>
  printf("====================================================\r\n");
 80013d4:	4835      	ldr	r0, [pc, #212]	@ (80014ac <main+0x1a0>)
 80013d6:	f002 fcf9 	bl	8003dcc <puts>

  last_rx_check = HAL_GetTick();
 80013da:	f000 fbc1 	bl	8001b60 <HAL_GetTick>
 80013de:	4603      	mov	r3, r0
 80013e0:	4a42      	ldr	r2, [pc, #264]	@ (80014ec <main+0x1e0>)
 80013e2:	6013      	str	r3, [r2, #0]
  last_connection_check = HAL_GetTick();
 80013e4:	f000 fbbc 	bl	8001b60 <HAL_GetTick>
 80013e8:	4603      	mov	r3, r0
 80013ea:	4a41      	ldr	r2, [pc, #260]	@ (80014f0 <main+0x1e4>)
 80013ec:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    uint32_t current_tick = HAL_GetTick();
 80013ee:	f000 fbb7 	bl	8001b60 <HAL_GetTick>
 80013f2:	60f8      	str	r0, [r7, #12]

    // Vrification haute frquence de rception (critique)
    if((current_tick - last_rx_check) >= RX_CHECK_INTERVAL) {
 80013f4:	4b3d      	ldr	r3, [pc, #244]	@ (80014ec <main+0x1e0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	68fa      	ldr	r2, [r7, #12]
 80013fa:	1ad3      	subs	r3, r2, r3
 80013fc:	2b63      	cmp	r3, #99	@ 0x63
 80013fe:	d911      	bls.n	8001424 <main+0x118>

        int bytes_received = LoRa_Slave_CheckReception();
 8001400:	f7ff fed0 	bl	80011a4 <LoRa_Slave_CheckReception>
 8001404:	60b8      	str	r0, [r7, #8]

        if(bytes_received > 0) {
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	2b00      	cmp	r3, #0
 800140a:	dd08      	ble.n	800141e <main+0x112>
            // Message reu avec succs
            printf(" Reception successful - Waiting for next message...\r\n");
 800140c:	4839      	ldr	r0, [pc, #228]	@ (80014f4 <main+0x1e8>)
 800140e:	f002 fcdd 	bl	8003dcc <puts>

            // Maintenir LED verte pendant 1 seconde
            HAL_Delay(1000);
 8001412:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001416:	f000 fbaf 	bl	8001b78 <HAL_Delay>
            LED_Reset_Status(); // Retour  l'tat normal
 800141a:	f7ff fd75 	bl	8000f08 <LED_Reset_Status>

        }

        last_rx_check = current_tick;
 800141e:	4a33      	ldr	r2, [pc, #204]	@ (80014ec <main+0x1e0>)
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	6013      	str	r3, [r2, #0]
    }

    // Vrification priodique de la connexion
    if((current_tick - last_connection_check) >= CONNECTION_CHECK_INTERVAL) {
 8001424:	4b32      	ldr	r3, [pc, #200]	@ (80014f0 <main+0x1e4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	68fa      	ldr	r2, [r7, #12]
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001430:	d30d      	bcc.n	800144e <main+0x142>
        LoRa_Slave_CheckConnection();
 8001432:	f7ff fe5f 	bl	80010f4 <LoRa_Slave_CheckConnection>
        last_connection_check = current_tick;
 8001436:	4a2e      	ldr	r2, [pc, #184]	@ (80014f0 <main+0x1e4>)
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	6013      	str	r3, [r2, #0]

        // Heartbeat si pas de connexion
        if(!connection_established) {
 800143c:	4b2e      	ldr	r3, [pc, #184]	@ (80014f8 <main+0x1ec>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d104      	bne.n	800144e <main+0x142>
            printf("- Waiting for LoRa connection...\r\n");
 8001444:	482d      	ldr	r0, [pc, #180]	@ (80014fc <main+0x1f0>)
 8001446:	f002 fcc1 	bl	8003dcc <puts>
            LED_SetReception_Failed(); // LED rouge clignotante
 800144a:	f7ff fd37 	bl	8000ebc <LED_SetReception_Failed>
        }
    }

    // Vrification priodique de l'tat du module (sant)
    static uint32_t last_health_check = 0;
    if((current_tick - last_health_check) >= 15000) {
 800144e:	4b2c      	ldr	r3, [pc, #176]	@ (8001500 <main+0x1f4>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	f643 2297 	movw	r2, #14999	@ 0x3a97
 800145a:	4293      	cmp	r3, r2
 800145c:	d91f      	bls.n	800149e <main+0x192>

        uint8_t version = SX1276_SPIRead(&SX1276, REG_LR_VERSION);
 800145e:	2142      	movs	r1, #66	@ 0x42
 8001460:	4828      	ldr	r0, [pc, #160]	@ (8001504 <main+0x1f8>)
 8001462:	f7ff f89b 	bl	800059c <SX1276_SPIRead>
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]

        if(version != 0x12) {
 800146a:	79fb      	ldrb	r3, [r7, #7]
 800146c:	2b12      	cmp	r3, #18
 800146e:	d007      	beq.n	8001480 <main+0x174>
            printf(" Module health check failed (version: 0x%02X) - Resetting...\r\n", version);
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	4619      	mov	r1, r3
 8001474:	4824      	ldr	r0, [pc, #144]	@ (8001508 <main+0x1fc>)
 8001476:	f002 fc41 	bl	8003cfc <iprintf>
            LoRa_Reset_And_Reinit();
 800147a:	f7ff ff15 	bl	80012a8 <LoRa_Reset_And_Reinit>
 800147e:	e00b      	b.n	8001498 <main+0x18c>
        } else {
            printf(" Module health check OK\r\n");
 8001480:	4822      	ldr	r0, [pc, #136]	@ (800150c <main+0x200>)
 8001482:	f002 fca3 	bl	8003dcc <puts>

            // Si pas en mode RX, redmarrer
            if(!module_in_rx_mode) {
 8001486:	4b22      	ldr	r3, [pc, #136]	@ (8001510 <main+0x204>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d104      	bne.n	8001498 <main+0x18c>
                printf(" Module not in RX mode - Restarting RX...\r\n");
 800148e:	4821      	ldr	r0, [pc, #132]	@ (8001514 <main+0x208>)
 8001490:	f002 fc9c 	bl	8003dcc <puts>
                LoRa_Slave_StartRx();
 8001494:	f7ff fdfa 	bl	800108c <LoRa_Slave_StartRx>
            }
        }

        last_health_check = current_tick;
 8001498:	4a19      	ldr	r2, [pc, #100]	@ (8001500 <main+0x1f4>)
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	6013      	str	r3, [r2, #0]
    }

    // Dlai court pour viter la surcharge CPU
    HAL_Delay(10);
 800149e:	200a      	movs	r0, #10
 80014a0:	f000 fb6a 	bl	8001b78 <HAL_Delay>
  {
 80014a4:	e7a3      	b.n	80013ee <main+0xe2>
 80014a6:	bf00      	nop
 80014a8:	08004d50 	.word	0x08004d50
 80014ac:	08004d54 	.word	0x08004d54
 80014b0:	08004d8c 	.word	0x08004d8c
 80014b4:	08004db4 	.word	0x08004db4
 80014b8:	08004dc8 	.word	0x08004dc8
 80014bc:	08004dd8 	.word	0x08004dd8
 80014c0:	08004df0 	.word	0x08004df0
 80014c4:	08004e10 	.word	0x08004e10
 80014c8:	08004e24 	.word	0x08004e24
 80014cc:	08004e3c 	.word	0x08004e3c
 80014d0:	08004e4c 	.word	0x08004e4c
 80014d4:	08004e70 	.word	0x08004e70
 80014d8:	08004e98 	.word	0x08004e98
 80014dc:	08004ec0 	.word	0x08004ec0
 80014e0:	08004ee8 	.word	0x08004ee8
 80014e4:	08004f10 	.word	0x08004f10
 80014e8:	08004f34 	.word	0x08004f34
 80014ec:	200001fc 	.word	0x200001fc
 80014f0:	20000200 	.word	0x20000200
 80014f4:	08004f50 	.word	0x08004f50
 80014f8:	20000208 	.word	0x20000208
 80014fc:	08004f88 	.word	0x08004f88
 8001500:	20000210 	.word	0x20000210
 8001504:	200000a0 	.word	0x200000a0
 8001508:	08004fac 	.word	0x08004fac
 800150c:	08004ff0 	.word	0x08004ff0
 8001510:	20000209 	.word	0x20000209
 8001514:	0800500c 	.word	0x0800500c

08001518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b094      	sub	sp, #80	@ 0x50
 800151c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800151e:	f107 0320 	add.w	r3, r7, #32
 8001522:	2230      	movs	r2, #48	@ 0x30
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f002 fd30 	bl	8003f8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	4b28      	ldr	r3, [pc, #160]	@ (80015e4 <SystemClock_Config+0xcc>)
 8001542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001544:	4a27      	ldr	r2, [pc, #156]	@ (80015e4 <SystemClock_Config+0xcc>)
 8001546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800154a:	6413      	str	r3, [r2, #64]	@ 0x40
 800154c:	4b25      	ldr	r3, [pc, #148]	@ (80015e4 <SystemClock_Config+0xcc>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001550:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
 800155c:	4b22      	ldr	r3, [pc, #136]	@ (80015e8 <SystemClock_Config+0xd0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a21      	ldr	r2, [pc, #132]	@ (80015e8 <SystemClock_Config+0xd0>)
 8001562:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <SystemClock_Config+0xd0>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001574:	2301      	movs	r3, #1
 8001576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001578:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800157c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800157e:	2302      	movs	r3, #2
 8001580:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001582:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001586:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001588:	2308      	movs	r3, #8
 800158a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800158c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001590:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001592:	2302      	movs	r3, #2
 8001594:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001596:	2307      	movs	r3, #7
 8001598:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800159a:	f107 0320 	add.w	r3, r7, #32
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fddc 	bl	800215c <HAL_RCC_OscConfig>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <SystemClock_Config+0x96>
  {
    Error_Handler();
 80015aa:	f000 f853 	bl	8001654 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ae:	230f      	movs	r3, #15
 80015b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b2:	2302      	movs	r3, #2
 80015b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b6:	2300      	movs	r3, #0
 80015b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015ba:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80015be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015c6:	f107 030c 	add.w	r3, r7, #12
 80015ca:	2105      	movs	r1, #5
 80015cc:	4618      	mov	r0, r3
 80015ce:	f001 f83d 	bl	800264c <HAL_RCC_ClockConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80015d8:	f000 f83c 	bl	8001654 <Error_Handler>
  }
}
 80015dc:	bf00      	nop
 80015de:	3750      	adds	r7, #80	@ 0x50
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	40023800 	.word	0x40023800
 80015e8:	40007000 	.word	0x40007000

080015ec <MX_GPIO_LEDs_Init>:
  * @brief GPIO Initialization Function for STM32F407VG LEDs
  * @param None
  * @retval None
  */
static void MX_GPIO_LEDs_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001600:	2300      	movs	r3, #0
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	4b11      	ldr	r3, [pc, #68]	@ (800164c <MX_GPIO_LEDs_Init+0x60>)
 8001606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001608:	4a10      	ldr	r2, [pc, #64]	@ (800164c <MX_GPIO_LEDs_Init+0x60>)
 800160a:	f043 0308 	orr.w	r3, r3, #8
 800160e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001610:	4b0e      	ldr	r3, [pc, #56]	@ (800164c <MX_GPIO_LEDs_Init+0x60>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	603b      	str	r3, [r7, #0]
 800161a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001622:	480b      	ldr	r0, [pc, #44]	@ (8001650 <MX_GPIO_LEDs_Init+0x64>)
 8001624:	f000 fd66 	bl	80020f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDs */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin;
 8001628:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800162c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162e:	2301      	movs	r3, #1
 8001630:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	4619      	mov	r1, r3
 800163e:	4804      	ldr	r0, [pc, #16]	@ (8001650 <MX_GPIO_LEDs_Init+0x64>)
 8001640:	f000 fba4 	bl	8001d8c <HAL_GPIO_Init>
}
 8001644:	bf00      	nop
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40023800 	.word	0x40023800
 8001650:	40020c00 	.word	0x40020c00

08001654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001658:	b672      	cpsid	i
}
 800165a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
  {
    // Clignotement d'urgence de toutes les LEDs
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_SET);
 800165c:	2201      	movs	r2, #1
 800165e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001662:	4808      	ldr	r0, [pc, #32]	@ (8001684 <Error_Handler+0x30>)
 8001664:	f000 fd46 	bl	80020f4 <HAL_GPIO_WritePin>
    HAL_Delay(250);
 8001668:	20fa      	movs	r0, #250	@ 0xfa
 800166a:	f000 fa85 	bl	8001b78 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_RESET);
 800166e:	2200      	movs	r2, #0
 8001670:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001674:	4803      	ldr	r0, [pc, #12]	@ (8001684 <Error_Handler+0x30>)
 8001676:	f000 fd3d 	bl	80020f4 <HAL_GPIO_WritePin>
    HAL_Delay(250);
 800167a:	20fa      	movs	r0, #250	@ 0xfa
 800167c:	f000 fa7c 	bl	8001b78 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOD, LED_GREEN_Pin|LED_ORANGE_Pin|LED_RED_Pin|LED_BLUE_Pin, GPIO_PIN_SET);
 8001680:	bf00      	nop
 8001682:	e7eb      	b.n	800165c <Error_Handler+0x8>
 8001684:	40020c00 	.word	0x40020c00

08001688 <MX_SPI2_Init>:
  *       - Les deux STM32 contrlent leur propre module SX1276
  *       - Les deux utilisent la mme interface hardware
  *       - Seul le code applicatif (main.c) diffre entre TX et RX
  */
void MX_SPI2_Init(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */

  /* SPI2 parameter configuration - COMMUNE AUX DEUX DISPOSITIFS */
  hspi2.Instance = SPI2;
 800168c:	4b17      	ldr	r3, [pc, #92]	@ (80016ec <MX_SPI2_Init+0x64>)
 800168e:	4a18      	ldr	r2, [pc, #96]	@ (80016f0 <MX_SPI2_Init+0x68>)
 8001690:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;              // Les deux en Master pour contrler SX1276
 8001692:	4b16      	ldr	r3, [pc, #88]	@ (80016ec <MX_SPI2_Init+0x64>)
 8001694:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001698:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;    // Communication bidirectionnelle
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <MX_SPI2_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;        // Donnes 8 bits (standard SX1276)
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;      // CPOL = 0 (requis par SX1276)
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;          // CPHA = 0 (requis par SX1276)
 80016ac:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;                  // NSS contrl par software
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016b8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16; // ~2.6MHz  42MHz APB1
 80016ba:	4b0c      	ldr	r3, [pc, #48]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016bc:	2218      	movs	r2, #24
 80016be:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;         // MSB first (standard)
 80016c0:	4b0a      	ldr	r3, [pc, #40]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;         // Mode normal (non TI)
 80016c6:	4b09      	ldr	r3, [pc, #36]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; // CRC non utilis
 80016cc:	4b07      	ldr	r3, [pc, #28]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;                   // Valeur par dfaut
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016d4:	2207      	movs	r2, #7
 80016d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016d8:	4804      	ldr	r0, [pc, #16]	@ (80016ec <MX_SPI2_Init+0x64>)
 80016da:	f001 f9d7 	bl	8002a8c <HAL_SPI_Init>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80016e4:	f7ff ffb6 	bl	8001654 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	20000214 	.word	0x20000214
 80016f0:	40003800 	.word	0x40003800

080016f4 <HAL_SPI_MspInit>:
  * @brief SPI MSP Initialization - IDENTIQUE pour Master et Slave
  * @param spiHandle: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08c      	sub	sp, #48	@ 0x30
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 031c 	add.w	r3, r7, #28
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]

  if(spiHandle->Instance==SPI2)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a39      	ldr	r2, [pc, #228]	@ (80017f8 <HAL_SPI_MspInit+0x104>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d16b      	bne.n	80017ee <HAL_SPI_MspInit+0xfa>
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */

    /* Enable clocks */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	61bb      	str	r3, [r7, #24]
 800171a:	4b38      	ldr	r3, [pc, #224]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	4a37      	ldr	r2, [pc, #220]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001724:	6413      	str	r3, [r2, #64]	@ 0x40
 8001726:	4b35      	ldr	r3, [pc, #212]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001728:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800172a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800172e:	61bb      	str	r3, [r7, #24]
 8001730:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	617b      	str	r3, [r7, #20]
 8001736:	4b31      	ldr	r3, [pc, #196]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a30      	ldr	r2, [pc, #192]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 800173c:	f043 0301 	orr.w	r3, r3, #1
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b2e      	ldr	r3, [pc, #184]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	617b      	str	r3, [r7, #20]
 800174c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	4b2a      	ldr	r3, [pc, #168]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	4a29      	ldr	r2, [pc, #164]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001758:	f043 0302 	orr.w	r3, r3, #2
 800175c:	6313      	str	r3, [r2, #48]	@ 0x30
 800175e:	4b27      	ldr	r3, [pc, #156]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60fb      	str	r3, [r7, #12]
 800176e:	4b23      	ldr	r3, [pc, #140]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	4a22      	ldr	r2, [pc, #136]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	6313      	str	r3, [r2, #48]	@ 0x30
 800177a:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <HAL_SPI_MspInit+0x108>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
    PB10    ------> SPI2_SCK  (Clock generated by STM32)
    PA4     ------> SPI2_NSS  (Chip Select, software controlled)
    */

    /* Configure MISO and MOSI pins */
    GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001786:	230c      	movs	r3, #12
 8001788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800178a:	2302      	movs	r3, #2
 800178c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001796:	2305      	movs	r3, #5
 8001798:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800179a:	f107 031c 	add.w	r3, r7, #28
 800179e:	4619      	mov	r1, r3
 80017a0:	4817      	ldr	r0, [pc, #92]	@ (8001800 <HAL_SPI_MspInit+0x10c>)
 80017a2:	f000 faf3 	bl	8001d8c <HAL_GPIO_Init>

    /* Configure SCK pin */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ac:	2302      	movs	r3, #2
 80017ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b4:	2303      	movs	r3, #3
 80017b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017b8:	2305      	movs	r3, #5
 80017ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	4619      	mov	r1, r3
 80017c2:	4810      	ldr	r0, [pc, #64]	@ (8001804 <HAL_SPI_MspInit+0x110>)
 80017c4:	f000 fae2 	bl	8001d8c <HAL_GPIO_Init>

    /* Configure NSS pin - Software controlled */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017c8:	2310      	movs	r3, #16
 80017ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;     // Output pour contrle par software
 80017cc:	2301      	movs	r3, #1
 80017ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d0:	2300      	movs	r3, #0
 80017d2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017d4:	2303      	movs	r3, #3
 80017d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 031c 	add.w	r3, r7, #28
 80017dc:	4619      	mov	r1, r3
 80017de:	480a      	ldr	r0, [pc, #40]	@ (8001808 <HAL_SPI_MspInit+0x114>)
 80017e0:	f000 fad4 	bl	8001d8c <HAL_GPIO_Init>

    /* Set NSS high by default (SX1276 deselected) */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80017e4:	2201      	movs	r2, #1
 80017e6:	2110      	movs	r1, #16
 80017e8:	4807      	ldr	r0, [pc, #28]	@ (8001808 <HAL_SPI_MspInit+0x114>)
 80017ea:	f000 fc83 	bl	80020f4 <HAL_GPIO_WritePin>

    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }
}
 80017ee:	bf00      	nop
 80017f0:	3730      	adds	r7, #48	@ 0x30
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40003800 	.word	0x40003800
 80017fc:	40023800 	.word	0x40023800
 8001800:	40020800 	.word	0x40020800
 8001804:	40020400 	.word	0x40020400
 8001808:	40020000 	.word	0x40020000

0800180c <HAL_MspInit>:

/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

void HAL_MspInit(void) {
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b10      	ldr	r3, [pc, #64]	@ (8001858 <HAL_MspInit+0x4c>)
 8001818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181a:	4a0f      	ldr	r2, [pc, #60]	@ (8001858 <HAL_MspInit+0x4c>)
 800181c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001820:	6453      	str	r3, [r2, #68]	@ 0x44
 8001822:	4b0d      	ldr	r3, [pc, #52]	@ (8001858 <HAL_MspInit+0x4c>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001826:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <HAL_MspInit+0x4c>)
 8001834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001836:	4a08      	ldr	r2, [pc, #32]	@ (8001858 <HAL_MspInit+0x4c>)
 8001838:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800183c:	6413      	str	r3, [r2, #64]	@ 0x40
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <HAL_MspInit+0x4c>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	683b      	ldr	r3, [r7, #0]
}
 800184a:	bf00      	nop
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
 8001856:	bf00      	nop
 8001858:	40023800 	.word	0x40023800

0800185c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001860:	bf00      	nop
 8001862:	e7fd      	b.n	8001860 <NMI_Handler+0x4>

08001864 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001868:	bf00      	nop
 800186a:	e7fd      	b.n	8001868 <HardFault_Handler+0x4>

0800186c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001870:	bf00      	nop
 8001872:	e7fd      	b.n	8001870 <MemManage_Handler+0x4>

08001874 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001878:	bf00      	nop
 800187a:	e7fd      	b.n	8001878 <BusFault_Handler+0x4>

0800187c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001880:	bf00      	nop
 8001882:	e7fd      	b.n	8001880 <UsageFault_Handler+0x4>

08001884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001888:	bf00      	nop
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr

08001892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001892:	b480      	push	{r7}
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001896:	bf00      	nop
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018a4:	bf00      	nop
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018b2:	f000 f941 	bl	8001b38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}

080018ba <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018ba:	b580      	push	{r7, lr}
 80018bc:	b086      	sub	sp, #24
 80018be:	af00      	add	r7, sp, #0
 80018c0:	60f8      	str	r0, [r7, #12]
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c6:	2300      	movs	r3, #0
 80018c8:	617b      	str	r3, [r7, #20]
 80018ca:	e00a      	b.n	80018e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018cc:	f3af 8000 	nop.w
 80018d0:	4601      	mov	r1, r0
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	1c5a      	adds	r2, r3, #1
 80018d6:	60ba      	str	r2, [r7, #8]
 80018d8:	b2ca      	uxtb	r2, r1
 80018da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	3301      	adds	r3, #1
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	dbf0      	blt.n	80018cc <_read+0x12>
  }

  return len;
 80018ea:	687b      	ldr	r3, [r7, #4]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3718      	adds	r7, #24
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}

080018f4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b083      	sub	sp, #12
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001900:	4618      	mov	r0, r3
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800191c:	605a      	str	r2, [r3, #4]
  return 0;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <_isatty>:

int _isatty(int file)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001934:	2301      	movs	r3, #1
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001942:	b480      	push	{r7}
 8001944:	b085      	sub	sp, #20
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr

0800195c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001964:	4a14      	ldr	r2, [pc, #80]	@ (80019b8 <_sbrk+0x5c>)
 8001966:	4b15      	ldr	r3, [pc, #84]	@ (80019bc <_sbrk+0x60>)
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001970:	4b13      	ldr	r3, [pc, #76]	@ (80019c0 <_sbrk+0x64>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d102      	bne.n	800197e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001978:	4b11      	ldr	r3, [pc, #68]	@ (80019c0 <_sbrk+0x64>)
 800197a:	4a12      	ldr	r2, [pc, #72]	@ (80019c4 <_sbrk+0x68>)
 800197c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800197e:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <_sbrk+0x64>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	429a      	cmp	r2, r3
 800198a:	d207      	bcs.n	800199c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800198c:	f002 fb4c 	bl	8004028 <__errno>
 8001990:	4603      	mov	r3, r0
 8001992:	220c      	movs	r2, #12
 8001994:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001996:	f04f 33ff 	mov.w	r3, #4294967295
 800199a:	e009      	b.n	80019b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800199c:	4b08      	ldr	r3, [pc, #32]	@ (80019c0 <_sbrk+0x64>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019a2:	4b07      	ldr	r3, [pc, #28]	@ (80019c0 <_sbrk+0x64>)
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4413      	add	r3, r2
 80019aa:	4a05      	ldr	r2, [pc, #20]	@ (80019c0 <_sbrk+0x64>)
 80019ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019ae:	68fb      	ldr	r3, [r7, #12]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3718      	adds	r7, #24
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20020000 	.word	0x20020000
 80019bc:	00000400 	.word	0x00000400
 80019c0:	2000026c 	.word	0x2000026c
 80019c4:	20000408 	.word	0x20000408

080019c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019cc:	4b06      	ldr	r3, [pc, #24]	@ (80019e8 <SystemInit+0x20>)
 80019ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019d2:	4a05      	ldr	r2, [pc, #20]	@ (80019e8 <SystemInit+0x20>)
 80019d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019dc:	bf00      	nop
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80019f0:	4b11      	ldr	r3, [pc, #68]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 80019f2:	4a12      	ldr	r2, [pc, #72]	@ (8001a3c <MX_USART2_UART_Init+0x50>)
 80019f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019f6:	4b10      	ldr	r3, [pc, #64]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 80019f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a04:	4b0c      	ldr	r3, [pc, #48]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a10:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a12:	220c      	movs	r2, #12
 8001a14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a16:	4b08      	ldr	r3, [pc, #32]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a1c:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a22:	4805      	ldr	r0, [pc, #20]	@ (8001a38 <MX_USART2_UART_Init+0x4c>)
 8001a24:	f001 fc92 	bl	800334c <HAL_UART_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001a2e:	f7ff fe11 	bl	8001654 <Error_Handler>
  }
}
 8001a32:	bf00      	nop
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	20000270 	.word	0x20000270
 8001a3c:	40004400 	.word	0x40004400

08001a40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001a40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001a44:	f7ff ffc0 	bl	80019c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a48:	480c      	ldr	r0, [pc, #48]	@ (8001a7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001a4a:	490d      	ldr	r1, [pc, #52]	@ (8001a80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001a4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a50:	e002      	b.n	8001a58 <LoopCopyDataInit>

08001a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a56:	3304      	adds	r3, #4

08001a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a5c:	d3f9      	bcc.n	8001a52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001a60:	4c0a      	ldr	r4, [pc, #40]	@ (8001a8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a64:	e001      	b.n	8001a6a <LoopFillZerobss>

08001a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a68:	3204      	adds	r2, #4

08001a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a6c:	d3fb      	bcc.n	8001a66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a6e:	f002 fae1 	bl	8004034 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a72:	f7ff fc4b 	bl	800130c <main>
  bx  lr    
 8001a76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001a78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a80:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001a84:	080050b8 	.word	0x080050b8
  ldr r2, =_sbss
 8001a88:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001a8c:	20000408 	.word	0x20000408

08001a90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a90:	e7fe      	b.n	8001a90 <ADC_IRQHandler>
	...

08001a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a98:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <HAL_Init+0x40>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ad4 <HAL_Init+0x40>)
 8001a9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001aa2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ad4 <HAL_Init+0x40>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ad4 <HAL_Init+0x40>)
 8001aaa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001aae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ab0:	4b08      	ldr	r3, [pc, #32]	@ (8001ad4 <HAL_Init+0x40>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a07      	ldr	r2, [pc, #28]	@ (8001ad4 <HAL_Init+0x40>)
 8001ab6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001aba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001abc:	2003      	movs	r0, #3
 8001abe:	f000 f931 	bl	8001d24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ac2:	200f      	movs	r0, #15
 8001ac4:	f000 f808 	bl	8001ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ac8:	f7ff fea0 	bl	800180c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001acc:	2300      	movs	r3, #0
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023c00 	.word	0x40023c00

08001ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ae0:	4b12      	ldr	r3, [pc, #72]	@ (8001b2c <HAL_InitTick+0x54>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	4b12      	ldr	r3, [pc, #72]	@ (8001b30 <HAL_InitTick+0x58>)
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af6:	4618      	mov	r0, r3
 8001af8:	f000 f93b 	bl	8001d72 <HAL_SYSTICK_Config>
 8001afc:	4603      	mov	r3, r0
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e00e      	b.n	8001b24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b0f      	cmp	r3, #15
 8001b0a:	d80a      	bhi.n	8001b22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	6879      	ldr	r1, [r7, #4]
 8001b10:	f04f 30ff 	mov.w	r0, #4294967295
 8001b14:	f000 f911 	bl	8001d3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b18:	4a06      	ldr	r2, [pc, #24]	@ (8001b34 <HAL_InitTick+0x5c>)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	e000      	b.n	8001b24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b22:	2301      	movs	r3, #1
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3708      	adds	r7, #8
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	20000000 	.word	0x20000000
 8001b30:	20000008 	.word	0x20000008
 8001b34:	20000004 	.word	0x20000004

08001b38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b3c:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <HAL_IncTick+0x20>)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_IncTick+0x24>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4413      	add	r3, r2
 8001b48:	4a04      	ldr	r2, [pc, #16]	@ (8001b5c <HAL_IncTick+0x24>)
 8001b4a:	6013      	str	r3, [r2, #0]
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	20000008 	.word	0x20000008
 8001b5c:	200002b8 	.word	0x200002b8

08001b60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return uwTick;
 8001b64:	4b03      	ldr	r3, [pc, #12]	@ (8001b74 <HAL_GetTick+0x14>)
 8001b66:	681b      	ldr	r3, [r3, #0]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	200002b8 	.word	0x200002b8

08001b78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b084      	sub	sp, #16
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b80:	f7ff ffee 	bl	8001b60 <HAL_GetTick>
 8001b84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b90:	d005      	beq.n	8001b9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b92:	4b0a      	ldr	r3, [pc, #40]	@ (8001bbc <HAL_Delay+0x44>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b9e:	bf00      	nop
 8001ba0:	f7ff ffde 	bl	8001b60 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	68fa      	ldr	r2, [r7, #12]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d8f7      	bhi.n	8001ba0 <HAL_Delay+0x28>
  {
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	bf00      	nop
 8001bb4:	3710      	adds	r7, #16
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000008 	.word	0x20000008

08001bc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b085      	sub	sp, #20
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bd6:	68ba      	ldr	r2, [r7, #8]
 8001bd8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001be8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bf2:	4a04      	ldr	r2, [pc, #16]	@ (8001c04 <__NVIC_SetPriorityGrouping+0x44>)
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	60d3      	str	r3, [r2, #12]
}
 8001bf8:	bf00      	nop
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c0c:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <__NVIC_GetPriorityGrouping+0x18>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	0a1b      	lsrs	r3, r3, #8
 8001c12:	f003 0307 	and.w	r3, r3, #7
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr
 8001c20:	e000ed00 	.word	0xe000ed00

08001c24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b083      	sub	sp, #12
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	6039      	str	r1, [r7, #0]
 8001c2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	db0a      	blt.n	8001c4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	490c      	ldr	r1, [pc, #48]	@ (8001c70 <__NVIC_SetPriority+0x4c>)
 8001c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c42:	0112      	lsls	r2, r2, #4
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	440b      	add	r3, r1
 8001c48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c4c:	e00a      	b.n	8001c64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	4908      	ldr	r1, [pc, #32]	@ (8001c74 <__NVIC_SetPriority+0x50>)
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	f003 030f 	and.w	r3, r3, #15
 8001c5a:	3b04      	subs	r3, #4
 8001c5c:	0112      	lsls	r2, r2, #4
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	440b      	add	r3, r1
 8001c62:	761a      	strb	r2, [r3, #24]
}
 8001c64:	bf00      	nop
 8001c66:	370c      	adds	r7, #12
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000e100 	.word	0xe000e100
 8001c74:	e000ed00 	.word	0xe000ed00

08001c78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b089      	sub	sp, #36	@ 0x24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	f003 0307 	and.w	r3, r3, #7
 8001c8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	f1c3 0307 	rsb	r3, r3, #7
 8001c92:	2b04      	cmp	r3, #4
 8001c94:	bf28      	it	cs
 8001c96:	2304      	movcs	r3, #4
 8001c98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	2b06      	cmp	r3, #6
 8001ca0:	d902      	bls.n	8001ca8 <NVIC_EncodePriority+0x30>
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3b03      	subs	r3, #3
 8001ca6:	e000      	b.n	8001caa <NVIC_EncodePriority+0x32>
 8001ca8:	2300      	movs	r3, #0
 8001caa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	f04f 32ff 	mov.w	r2, #4294967295
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	43da      	mvns	r2, r3
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	401a      	ands	r2, r3
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cca:	43d9      	mvns	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	4313      	orrs	r3, r2
         );
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3724      	adds	r7, #36	@ 0x24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
	...

08001ce0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cf0:	d301      	bcc.n	8001cf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e00f      	b.n	8001d16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <SysTick_Config+0x40>)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cfe:	210f      	movs	r1, #15
 8001d00:	f04f 30ff 	mov.w	r0, #4294967295
 8001d04:	f7ff ff8e 	bl	8001c24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d08:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <SysTick_Config+0x40>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d0e:	4b04      	ldr	r3, [pc, #16]	@ (8001d20 <SysTick_Config+0x40>)
 8001d10:	2207      	movs	r2, #7
 8001d12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	e000e010 	.word	0xe000e010

08001d24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff ff47 	bl	8001bc0 <__NVIC_SetPriorityGrouping>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b086      	sub	sp, #24
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	4603      	mov	r3, r0
 8001d42:	60b9      	str	r1, [r7, #8]
 8001d44:	607a      	str	r2, [r7, #4]
 8001d46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d4c:	f7ff ff5c 	bl	8001c08 <__NVIC_GetPriorityGrouping>
 8001d50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d52:	687a      	ldr	r2, [r7, #4]
 8001d54:	68b9      	ldr	r1, [r7, #8]
 8001d56:	6978      	ldr	r0, [r7, #20]
 8001d58:	f7ff ff8e 	bl	8001c78 <NVIC_EncodePriority>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d62:	4611      	mov	r1, r2
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff ff5d 	bl	8001c24 <__NVIC_SetPriority>
}
 8001d6a:	bf00      	nop
 8001d6c:	3718      	adds	r7, #24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b082      	sub	sp, #8
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff ffb0 	bl	8001ce0 <SysTick_Config>
 8001d80:	4603      	mov	r3, r0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
	...

08001d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	@ 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	61fb      	str	r3, [r7, #28]
 8001da6:	e16b      	b.n	8002080 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001da8:	2201      	movs	r2, #1
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	697a      	ldr	r2, [r7, #20]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	f040 815a 	bne.w	800207a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0303 	and.w	r3, r3, #3
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d005      	beq.n	8001dde <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d130      	bne.n	8001e40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	005b      	lsls	r3, r3, #1
 8001de8:	2203      	movs	r2, #3
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	43db      	mvns	r3, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4013      	ands	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	69ba      	ldr	r2, [r7, #24]
 8001e0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e14:	2201      	movs	r2, #1
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	091b      	lsrs	r3, r3, #4
 8001e2a:	f003 0201 	and.w	r2, r3, #1
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	2b03      	cmp	r3, #3
 8001e4a:	d017      	beq.n	8001e7c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	2203      	movs	r2, #3
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	69ba      	ldr	r2, [r7, #24]
 8001e60:	4013      	ands	r3, r2
 8001e62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4313      	orrs	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	69ba      	ldr	r2, [r7, #24]
 8001e7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f003 0303 	and.w	r3, r3, #3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d123      	bne.n	8001ed0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	08da      	lsrs	r2, r3, #3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3208      	adds	r2, #8
 8001e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	f003 0307 	and.w	r3, r3, #7
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	69ba      	ldr	r2, [r7, #24]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	f003 0307 	and.w	r3, r3, #7
 8001eb6:	009b      	lsls	r3, r3, #2
 8001eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebc:	69ba      	ldr	r2, [r7, #24]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	08da      	lsrs	r2, r3, #3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3208      	adds	r2, #8
 8001eca:	69b9      	ldr	r1, [r7, #24]
 8001ecc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	2203      	movs	r2, #3
 8001edc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee0:	43db      	mvns	r3, r3
 8001ee2:	69ba      	ldr	r2, [r7, #24]
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0203 	and.w	r2, r3, #3
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	69ba      	ldr	r2, [r7, #24]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 80b4 	beq.w	800207a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	4b60      	ldr	r3, [pc, #384]	@ (8002098 <HAL_GPIO_Init+0x30c>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f1a:	4a5f      	ldr	r2, [pc, #380]	@ (8002098 <HAL_GPIO_Init+0x30c>)
 8001f1c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f20:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f22:	4b5d      	ldr	r3, [pc, #372]	@ (8002098 <HAL_GPIO_Init+0x30c>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001f2e:	4a5b      	ldr	r2, [pc, #364]	@ (800209c <HAL_GPIO_Init+0x310>)
 8001f30:	69fb      	ldr	r3, [r7, #28]
 8001f32:	089b      	lsrs	r3, r3, #2
 8001f34:	3302      	adds	r3, #2
 8001f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	f003 0303 	and.w	r3, r3, #3
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	220f      	movs	r2, #15
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a52      	ldr	r2, [pc, #328]	@ (80020a0 <HAL_GPIO_Init+0x314>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d02b      	beq.n	8001fb2 <HAL_GPIO_Init+0x226>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a51      	ldr	r2, [pc, #324]	@ (80020a4 <HAL_GPIO_Init+0x318>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d025      	beq.n	8001fae <HAL_GPIO_Init+0x222>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a50      	ldr	r2, [pc, #320]	@ (80020a8 <HAL_GPIO_Init+0x31c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d01f      	beq.n	8001faa <HAL_GPIO_Init+0x21e>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a4f      	ldr	r2, [pc, #316]	@ (80020ac <HAL_GPIO_Init+0x320>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d019      	beq.n	8001fa6 <HAL_GPIO_Init+0x21a>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a4e      	ldr	r2, [pc, #312]	@ (80020b0 <HAL_GPIO_Init+0x324>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d013      	beq.n	8001fa2 <HAL_GPIO_Init+0x216>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a4d      	ldr	r2, [pc, #308]	@ (80020b4 <HAL_GPIO_Init+0x328>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d00d      	beq.n	8001f9e <HAL_GPIO_Init+0x212>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a4c      	ldr	r2, [pc, #304]	@ (80020b8 <HAL_GPIO_Init+0x32c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d007      	beq.n	8001f9a <HAL_GPIO_Init+0x20e>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4a4b      	ldr	r2, [pc, #300]	@ (80020bc <HAL_GPIO_Init+0x330>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d101      	bne.n	8001f96 <HAL_GPIO_Init+0x20a>
 8001f92:	2307      	movs	r3, #7
 8001f94:	e00e      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001f96:	2308      	movs	r3, #8
 8001f98:	e00c      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001f9a:	2306      	movs	r3, #6
 8001f9c:	e00a      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001f9e:	2305      	movs	r3, #5
 8001fa0:	e008      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001fa2:	2304      	movs	r3, #4
 8001fa4:	e006      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001fa6:	2303      	movs	r3, #3
 8001fa8:	e004      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e002      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e000      	b.n	8001fb4 <HAL_GPIO_Init+0x228>
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	69fa      	ldr	r2, [r7, #28]
 8001fb6:	f002 0203 	and.w	r2, r2, #3
 8001fba:	0092      	lsls	r2, r2, #2
 8001fbc:	4093      	lsls	r3, r2
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001fc4:	4935      	ldr	r1, [pc, #212]	@ (800209c <HAL_GPIO_Init+0x310>)
 8001fc6:	69fb      	ldr	r3, [r7, #28]
 8001fc8:	089b      	lsrs	r3, r3, #2
 8001fca:	3302      	adds	r3, #2
 8001fcc:	69ba      	ldr	r2, [r7, #24]
 8001fce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fd2:	4b3b      	ldr	r3, [pc, #236]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	43db      	mvns	r3, r3
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001fee:	69ba      	ldr	r2, [r7, #24]
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ff6:	4a32      	ldr	r2, [pc, #200]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ffc:	4b30      	ldr	r3, [pc, #192]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	43db      	mvns	r3, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002020:	4a27      	ldr	r2, [pc, #156]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002026:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	43db      	mvns	r3, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4013      	ands	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800204a:	4a1d      	ldr	r2, [pc, #116]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 800204c:	69bb      	ldr	r3, [r7, #24]
 800204e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002050:	4b1b      	ldr	r3, [pc, #108]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002068:	2b00      	cmp	r3, #0
 800206a:	d003      	beq.n	8002074 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002074:	4a12      	ldr	r2, [pc, #72]	@ (80020c0 <HAL_GPIO_Init+0x334>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	3301      	adds	r3, #1
 800207e:	61fb      	str	r3, [r7, #28]
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	2b0f      	cmp	r3, #15
 8002084:	f67f ae90 	bls.w	8001da8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002088:	bf00      	nop
 800208a:	bf00      	nop
 800208c:	3724      	adds	r7, #36	@ 0x24
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40023800 	.word	0x40023800
 800209c:	40013800 	.word	0x40013800
 80020a0:	40020000 	.word	0x40020000
 80020a4:	40020400 	.word	0x40020400
 80020a8:	40020800 	.word	0x40020800
 80020ac:	40020c00 	.word	0x40020c00
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40021400 	.word	0x40021400
 80020b8:	40021800 	.word	0x40021800
 80020bc:	40021c00 	.word	0x40021c00
 80020c0:	40013c00 	.word	0x40013c00

080020c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b085      	sub	sp, #20
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691a      	ldr	r2, [r3, #16]
 80020d4:	887b      	ldrh	r3, [r7, #2]
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d002      	beq.n	80020e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80020dc:	2301      	movs	r3, #1
 80020de:	73fb      	strb	r3, [r7, #15]
 80020e0:	e001      	b.n	80020e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80020e2:	2300      	movs	r3, #0
 80020e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	460b      	mov	r3, r1
 80020fe:	807b      	strh	r3, [r7, #2]
 8002100:	4613      	mov	r3, r2
 8002102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002104:	787b      	ldrb	r3, [r7, #1]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800210a:	887a      	ldrh	r2, [r7, #2]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002110:	e003      	b.n	800211a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002112:	887b      	ldrh	r3, [r7, #2]
 8002114:	041a      	lsls	r2, r3, #16
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	619a      	str	r2, [r3, #24]
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002126:	b480      	push	{r7}
 8002128:	b085      	sub	sp, #20
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	460b      	mov	r3, r1
 8002130:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002138:	887a      	ldrh	r2, [r7, #2]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	4013      	ands	r3, r2
 800213e:	041a      	lsls	r2, r3, #16
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	43d9      	mvns	r1, r3
 8002144:	887b      	ldrh	r3, [r7, #2]
 8002146:	400b      	ands	r3, r1
 8002148:	431a      	orrs	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	619a      	str	r2, [r3, #24]
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e267      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0301 	and.w	r3, r3, #1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d075      	beq.n	8002266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800217a:	4b88      	ldr	r3, [pc, #544]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f003 030c 	and.w	r3, r3, #12
 8002182:	2b04      	cmp	r3, #4
 8002184:	d00c      	beq.n	80021a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002186:	4b85      	ldr	r3, [pc, #532]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800218e:	2b08      	cmp	r3, #8
 8002190:	d112      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002192:	4b82      	ldr	r3, [pc, #520]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800219a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800219e:	d10b      	bne.n	80021b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a0:	4b7e      	ldr	r3, [pc, #504]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d05b      	beq.n	8002264 <HAL_RCC_OscConfig+0x108>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d157      	bne.n	8002264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e242      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021c0:	d106      	bne.n	80021d0 <HAL_RCC_OscConfig+0x74>
 80021c2:	4b76      	ldr	r3, [pc, #472]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a75      	ldr	r2, [pc, #468]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	e01d      	b.n	800220c <HAL_RCC_OscConfig+0xb0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021d8:	d10c      	bne.n	80021f4 <HAL_RCC_OscConfig+0x98>
 80021da:	4b70      	ldr	r3, [pc, #448]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a6f      	ldr	r2, [pc, #444]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	4b6d      	ldr	r3, [pc, #436]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a6c      	ldr	r2, [pc, #432]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e00b      	b.n	800220c <HAL_RCC_OscConfig+0xb0>
 80021f4:	4b69      	ldr	r3, [pc, #420]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a68      	ldr	r2, [pc, #416]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80021fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021fe:	6013      	str	r3, [r2, #0]
 8002200:	4b66      	ldr	r3, [pc, #408]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a65      	ldr	r2, [pc, #404]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002206:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800220a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d013      	beq.n	800223c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002214:	f7ff fca4 	bl	8001b60 <HAL_GetTick>
 8002218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800221c:	f7ff fca0 	bl	8001b60 <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	693b      	ldr	r3, [r7, #16]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b64      	cmp	r3, #100	@ 0x64
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e207      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222e:	4b5b      	ldr	r3, [pc, #364]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0xc0>
 800223a:	e014      	b.n	8002266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800223c:	f7ff fc90 	bl	8001b60 <HAL_GetTick>
 8002240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002242:	e008      	b.n	8002256 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002244:	f7ff fc8c 	bl	8001b60 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	2b64      	cmp	r3, #100	@ 0x64
 8002250:	d901      	bls.n	8002256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e1f3      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002256:	4b51      	ldr	r3, [pc, #324]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1f0      	bne.n	8002244 <HAL_RCC_OscConfig+0xe8>
 8002262:	e000      	b.n	8002266 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d063      	beq.n	800233a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002272:	4b4a      	ldr	r3, [pc, #296]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f003 030c 	and.w	r3, r3, #12
 800227a:	2b00      	cmp	r3, #0
 800227c:	d00b      	beq.n	8002296 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800227e:	4b47      	ldr	r3, [pc, #284]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002286:	2b08      	cmp	r3, #8
 8002288:	d11c      	bne.n	80022c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800228a:	4b44      	ldr	r3, [pc, #272]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d116      	bne.n	80022c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002296:	4b41      	ldr	r3, [pc, #260]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d005      	beq.n	80022ae <HAL_RCC_OscConfig+0x152>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d001      	beq.n	80022ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e1c7      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ae:	4b3b      	ldr	r3, [pc, #236]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4937      	ldr	r1, [pc, #220]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80022be:	4313      	orrs	r3, r2
 80022c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022c2:	e03a      	b.n	800233a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d020      	beq.n	800230e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022cc:	4b34      	ldr	r3, [pc, #208]	@ (80023a0 <HAL_RCC_OscConfig+0x244>)
 80022ce:	2201      	movs	r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022d2:	f7ff fc45 	bl	8001b60 <HAL_GetTick>
 80022d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d8:	e008      	b.n	80022ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022da:	f7ff fc41 	bl	8001b60 <HAL_GetTick>
 80022de:	4602      	mov	r2, r0
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d901      	bls.n	80022ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e1a8      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022ec:	4b2b      	ldr	r3, [pc, #172]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f0      	beq.n	80022da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022f8:	4b28      	ldr	r3, [pc, #160]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4925      	ldr	r1, [pc, #148]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]
 800230c:	e015      	b.n	800233a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800230e:	4b24      	ldr	r3, [pc, #144]	@ (80023a0 <HAL_RCC_OscConfig+0x244>)
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002314:	f7ff fc24 	bl	8001b60 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800231a:	e008      	b.n	800232e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231c:	f7ff fc20 	bl	8001b60 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	2b02      	cmp	r3, #2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e187      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800232e:	4b1b      	ldr	r3, [pc, #108]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f0      	bne.n	800231c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d036      	beq.n	80023b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	695b      	ldr	r3, [r3, #20]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d016      	beq.n	800237c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800234e:	4b15      	ldr	r3, [pc, #84]	@ (80023a4 <HAL_RCC_OscConfig+0x248>)
 8002350:	2201      	movs	r2, #1
 8002352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002354:	f7ff fc04 	bl	8001b60 <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800235c:	f7ff fc00 	bl	8001b60 <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e167      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800236e:	4b0b      	ldr	r3, [pc, #44]	@ (800239c <HAL_RCC_OscConfig+0x240>)
 8002370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d0f0      	beq.n	800235c <HAL_RCC_OscConfig+0x200>
 800237a:	e01b      	b.n	80023b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800237c:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <HAL_RCC_OscConfig+0x248>)
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002382:	f7ff fbed 	bl	8001b60 <HAL_GetTick>
 8002386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002388:	e00e      	b.n	80023a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800238a:	f7ff fbe9 	bl	8001b60 <HAL_GetTick>
 800238e:	4602      	mov	r2, r0
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	2b02      	cmp	r3, #2
 8002396:	d907      	bls.n	80023a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e150      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
 800239c:	40023800 	.word	0x40023800
 80023a0:	42470000 	.word	0x42470000
 80023a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023a8:	4b88      	ldr	r3, [pc, #544]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80023aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ac:	f003 0302 	and.w	r3, r3, #2
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1ea      	bne.n	800238a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 8097 	beq.w	80024f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023c2:	2300      	movs	r3, #0
 80023c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023c6:	4b81      	ldr	r3, [pc, #516]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d10f      	bne.n	80023f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023d2:	2300      	movs	r3, #0
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	4b7d      	ldr	r3, [pc, #500]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	4a7c      	ldr	r2, [pc, #496]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80023dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023e2:	4b7a      	ldr	r3, [pc, #488]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80023e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023ee:	2301      	movs	r3, #1
 80023f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023f2:	4b77      	ldr	r3, [pc, #476]	@ (80025d0 <HAL_RCC_OscConfig+0x474>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d118      	bne.n	8002430 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023fe:	4b74      	ldr	r3, [pc, #464]	@ (80025d0 <HAL_RCC_OscConfig+0x474>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a73      	ldr	r2, [pc, #460]	@ (80025d0 <HAL_RCC_OscConfig+0x474>)
 8002404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800240a:	f7ff fba9 	bl	8001b60 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002412:	f7ff fba5 	bl	8001b60 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e10c      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002424:	4b6a      	ldr	r3, [pc, #424]	@ (80025d0 <HAL_RCC_OscConfig+0x474>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d106      	bne.n	8002446 <HAL_RCC_OscConfig+0x2ea>
 8002438:	4b64      	ldr	r3, [pc, #400]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 800243a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800243c:	4a63      	ldr	r2, [pc, #396]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 800243e:	f043 0301 	orr.w	r3, r3, #1
 8002442:	6713      	str	r3, [r2, #112]	@ 0x70
 8002444:	e01c      	b.n	8002480 <HAL_RCC_OscConfig+0x324>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	2b05      	cmp	r3, #5
 800244c:	d10c      	bne.n	8002468 <HAL_RCC_OscConfig+0x30c>
 800244e:	4b5f      	ldr	r3, [pc, #380]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002452:	4a5e      	ldr	r2, [pc, #376]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002454:	f043 0304 	orr.w	r3, r3, #4
 8002458:	6713      	str	r3, [r2, #112]	@ 0x70
 800245a:	4b5c      	ldr	r3, [pc, #368]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 800245c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800245e:	4a5b      	ldr	r2, [pc, #364]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6713      	str	r3, [r2, #112]	@ 0x70
 8002466:	e00b      	b.n	8002480 <HAL_RCC_OscConfig+0x324>
 8002468:	4b58      	ldr	r3, [pc, #352]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 800246a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800246c:	4a57      	ldr	r2, [pc, #348]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 800246e:	f023 0301 	bic.w	r3, r3, #1
 8002472:	6713      	str	r3, [r2, #112]	@ 0x70
 8002474:	4b55      	ldr	r3, [pc, #340]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002478:	4a54      	ldr	r2, [pc, #336]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 800247a:	f023 0304 	bic.w	r3, r3, #4
 800247e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d015      	beq.n	80024b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002488:	f7ff fb6a 	bl	8001b60 <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248e:	e00a      	b.n	80024a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002490:	f7ff fb66 	bl	8001b60 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800249e:	4293      	cmp	r3, r2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e0cb      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a6:	4b49      	ldr	r3, [pc, #292]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80024a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0ee      	beq.n	8002490 <HAL_RCC_OscConfig+0x334>
 80024b2:	e014      	b.n	80024de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024b4:	f7ff fb54 	bl	8001b60 <HAL_GetTick>
 80024b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024ba:	e00a      	b.n	80024d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024bc:	f7ff fb50 	bl	8001b60 <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e0b5      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024d2:	4b3e      	ldr	r3, [pc, #248]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80024d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1ee      	bne.n	80024bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024de:	7dfb      	ldrb	r3, [r7, #23]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d105      	bne.n	80024f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024e4:	4b39      	ldr	r3, [pc, #228]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80024e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e8:	4a38      	ldr	r2, [pc, #224]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80024ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 80a1 	beq.w	800263c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80024fa:	4b34      	ldr	r3, [pc, #208]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f003 030c 	and.w	r3, r3, #12
 8002502:	2b08      	cmp	r3, #8
 8002504:	d05c      	beq.n	80025c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	699b      	ldr	r3, [r3, #24]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d141      	bne.n	8002592 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800250e:	4b31      	ldr	r3, [pc, #196]	@ (80025d4 <HAL_RCC_OscConfig+0x478>)
 8002510:	2200      	movs	r2, #0
 8002512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002514:	f7ff fb24 	bl	8001b60 <HAL_GetTick>
 8002518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800251a:	e008      	b.n	800252e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800251c:	f7ff fb20 	bl	8001b60 <HAL_GetTick>
 8002520:	4602      	mov	r2, r0
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	1ad3      	subs	r3, r2, r3
 8002526:	2b02      	cmp	r3, #2
 8002528:	d901      	bls.n	800252e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e087      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800252e:	4b27      	ldr	r3, [pc, #156]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1f0      	bne.n	800251c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69da      	ldr	r2, [r3, #28]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002548:	019b      	lsls	r3, r3, #6
 800254a:	431a      	orrs	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002550:	085b      	lsrs	r3, r3, #1
 8002552:	3b01      	subs	r3, #1
 8002554:	041b      	lsls	r3, r3, #16
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255c:	061b      	lsls	r3, r3, #24
 800255e:	491b      	ldr	r1, [pc, #108]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002560:	4313      	orrs	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002564:	4b1b      	ldr	r3, [pc, #108]	@ (80025d4 <HAL_RCC_OscConfig+0x478>)
 8002566:	2201      	movs	r2, #1
 8002568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800256a:	f7ff faf9 	bl	8001b60 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002570:	e008      	b.n	8002584 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002572:	f7ff faf5 	bl	8001b60 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d901      	bls.n	8002584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e05c      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002584:	4b11      	ldr	r3, [pc, #68]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f0      	beq.n	8002572 <HAL_RCC_OscConfig+0x416>
 8002590:	e054      	b.n	800263c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002592:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <HAL_RCC_OscConfig+0x478>)
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002598:	f7ff fae2 	bl	8001b60 <HAL_GetTick>
 800259c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800259e:	e008      	b.n	80025b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025a0:	f7ff fade 	bl	8001b60 <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d901      	bls.n	80025b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e045      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025b2:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <HAL_RCC_OscConfig+0x470>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1f0      	bne.n	80025a0 <HAL_RCC_OscConfig+0x444>
 80025be:	e03d      	b.n	800263c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d107      	bne.n	80025d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e038      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40007000 	.word	0x40007000
 80025d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80025d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002648 <HAL_RCC_OscConfig+0x4ec>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	699b      	ldr	r3, [r3, #24]
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d028      	beq.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d121      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025fe:	429a      	cmp	r2, r3
 8002600:	d11a      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002608:	4013      	ands	r3, r2
 800260a:	687a      	ldr	r2, [r7, #4]
 800260c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800260e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002610:	4293      	cmp	r3, r2
 8002612:	d111      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261e:	085b      	lsrs	r3, r3, #1
 8002620:	3b01      	subs	r3, #1
 8002622:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002624:	429a      	cmp	r2, r3
 8002626:	d107      	bne.n	8002638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002632:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002634:	429a      	cmp	r2, r3
 8002636:	d001      	beq.n	800263c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800

0800264c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e0cc      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002660:	4b68      	ldr	r3, [pc, #416]	@ (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d90c      	bls.n	8002688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266e:	4b65      	ldr	r3, [pc, #404]	@ (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002676:	4b63      	ldr	r3, [pc, #396]	@ (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d001      	beq.n	8002688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e0b8      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d020      	beq.n	80026d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d005      	beq.n	80026ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026a0:	4b59      	ldr	r3, [pc, #356]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	4a58      	ldr	r2, [pc, #352]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80026aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f003 0308 	and.w	r3, r3, #8
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d005      	beq.n	80026c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026b8:	4b53      	ldr	r3, [pc, #332]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	4a52      	ldr	r2, [pc, #328]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80026c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026c4:	4b50      	ldr	r3, [pc, #320]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	494d      	ldr	r1, [pc, #308]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026d2:	4313      	orrs	r3, r2
 80026d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d044      	beq.n	800276c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	685b      	ldr	r3, [r3, #4]
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d107      	bne.n	80026fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ea:	4b47      	ldr	r3, [pc, #284]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d119      	bne.n	800272a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e07f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d003      	beq.n	800270a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002706:	2b03      	cmp	r3, #3
 8002708:	d107      	bne.n	800271a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800270a:	4b3f      	ldr	r3, [pc, #252]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d109      	bne.n	800272a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e06f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800271a:	4b3b      	ldr	r3, [pc, #236]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e067      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800272a:	4b37      	ldr	r3, [pc, #220]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	f023 0203 	bic.w	r2, r3, #3
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	4934      	ldr	r1, [pc, #208]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 8002738:	4313      	orrs	r3, r2
 800273a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800273c:	f7ff fa10 	bl	8001b60 <HAL_GetTick>
 8002740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002742:	e00a      	b.n	800275a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002744:	f7ff fa0c 	bl	8001b60 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002752:	4293      	cmp	r3, r2
 8002754:	d901      	bls.n	800275a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e04f      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800275a:	4b2b      	ldr	r3, [pc, #172]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 800275c:	689b      	ldr	r3, [r3, #8]
 800275e:	f003 020c 	and.w	r2, r3, #12
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	429a      	cmp	r2, r3
 800276a:	d1eb      	bne.n	8002744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800276c:	4b25      	ldr	r3, [pc, #148]	@ (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 0307 	and.w	r3, r3, #7
 8002774:	683a      	ldr	r2, [r7, #0]
 8002776:	429a      	cmp	r2, r3
 8002778:	d20c      	bcs.n	8002794 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800277a:	4b22      	ldr	r3, [pc, #136]	@ (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 800277c:	683a      	ldr	r2, [r7, #0]
 800277e:	b2d2      	uxtb	r2, r2
 8002780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002782:	4b20      	ldr	r3, [pc, #128]	@ (8002804 <HAL_RCC_ClockConfig+0x1b8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0307 	and.w	r3, r3, #7
 800278a:	683a      	ldr	r2, [r7, #0]
 800278c:	429a      	cmp	r2, r3
 800278e:	d001      	beq.n	8002794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e032      	b.n	80027fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0304 	and.w	r3, r3, #4
 800279c:	2b00      	cmp	r3, #0
 800279e:	d008      	beq.n	80027b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027a0:	4b19      	ldr	r3, [pc, #100]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	4916      	ldr	r1, [pc, #88]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d009      	beq.n	80027d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80027be:	4b12      	ldr	r3, [pc, #72]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	691b      	ldr	r3, [r3, #16]
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	490e      	ldr	r1, [pc, #56]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	4313      	orrs	r3, r2
 80027d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027d2:	f000 f821 	bl	8002818 <HAL_RCC_GetSysClockFreq>
 80027d6:	4602      	mov	r2, r0
 80027d8:	4b0b      	ldr	r3, [pc, #44]	@ (8002808 <HAL_RCC_ClockConfig+0x1bc>)
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f003 030f 	and.w	r3, r3, #15
 80027e2:	490a      	ldr	r1, [pc, #40]	@ (800280c <HAL_RCC_ClockConfig+0x1c0>)
 80027e4:	5ccb      	ldrb	r3, [r1, r3]
 80027e6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ea:	4a09      	ldr	r2, [pc, #36]	@ (8002810 <HAL_RCC_ClockConfig+0x1c4>)
 80027ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80027ee:	4b09      	ldr	r3, [pc, #36]	@ (8002814 <HAL_RCC_ClockConfig+0x1c8>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7ff f970 	bl	8001ad8 <HAL_InitTick>

  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	40023c00 	.word	0x40023c00
 8002808:	40023800 	.word	0x40023800
 800280c:	0800505c 	.word	0x0800505c
 8002810:	20000000 	.word	0x20000000
 8002814:	20000004 	.word	0x20000004

08002818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800281c:	b094      	sub	sp, #80	@ 0x50
 800281e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002828:	2300      	movs	r3, #0
 800282a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800282c:	2300      	movs	r3, #0
 800282e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002830:	4b79      	ldr	r3, [pc, #484]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	f003 030c 	and.w	r3, r3, #12
 8002838:	2b08      	cmp	r3, #8
 800283a:	d00d      	beq.n	8002858 <HAL_RCC_GetSysClockFreq+0x40>
 800283c:	2b08      	cmp	r3, #8
 800283e:	f200 80e1 	bhi.w	8002a04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <HAL_RCC_GetSysClockFreq+0x34>
 8002846:	2b04      	cmp	r3, #4
 8002848:	d003      	beq.n	8002852 <HAL_RCC_GetSysClockFreq+0x3a>
 800284a:	e0db      	b.n	8002a04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800284c:	4b73      	ldr	r3, [pc, #460]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x204>)
 800284e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002850:	e0db      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002852:	4b73      	ldr	r3, [pc, #460]	@ (8002a20 <HAL_RCC_GetSysClockFreq+0x208>)
 8002854:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002856:	e0d8      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002858:	4b6f      	ldr	r3, [pc, #444]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002860:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002862:	4b6d      	ldr	r3, [pc, #436]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d063      	beq.n	8002936 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800286e:	4b6a      	ldr	r3, [pc, #424]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	099b      	lsrs	r3, r3, #6
 8002874:	2200      	movs	r2, #0
 8002876:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002878:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800287a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800287c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002880:	633b      	str	r3, [r7, #48]	@ 0x30
 8002882:	2300      	movs	r3, #0
 8002884:	637b      	str	r3, [r7, #52]	@ 0x34
 8002886:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800288a:	4622      	mov	r2, r4
 800288c:	462b      	mov	r3, r5
 800288e:	f04f 0000 	mov.w	r0, #0
 8002892:	f04f 0100 	mov.w	r1, #0
 8002896:	0159      	lsls	r1, r3, #5
 8002898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800289c:	0150      	lsls	r0, r2, #5
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4621      	mov	r1, r4
 80028a4:	1a51      	subs	r1, r2, r1
 80028a6:	6139      	str	r1, [r7, #16]
 80028a8:	4629      	mov	r1, r5
 80028aa:	eb63 0301 	sbc.w	r3, r3, r1
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	f04f 0300 	mov.w	r3, #0
 80028b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028bc:	4659      	mov	r1, fp
 80028be:	018b      	lsls	r3, r1, #6
 80028c0:	4651      	mov	r1, sl
 80028c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028c6:	4651      	mov	r1, sl
 80028c8:	018a      	lsls	r2, r1, #6
 80028ca:	4651      	mov	r1, sl
 80028cc:	ebb2 0801 	subs.w	r8, r2, r1
 80028d0:	4659      	mov	r1, fp
 80028d2:	eb63 0901 	sbc.w	r9, r3, r1
 80028d6:	f04f 0200 	mov.w	r2, #0
 80028da:	f04f 0300 	mov.w	r3, #0
 80028de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028ea:	4690      	mov	r8, r2
 80028ec:	4699      	mov	r9, r3
 80028ee:	4623      	mov	r3, r4
 80028f0:	eb18 0303 	adds.w	r3, r8, r3
 80028f4:	60bb      	str	r3, [r7, #8]
 80028f6:	462b      	mov	r3, r5
 80028f8:	eb49 0303 	adc.w	r3, r9, r3
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	f04f 0200 	mov.w	r2, #0
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800290a:	4629      	mov	r1, r5
 800290c:	024b      	lsls	r3, r1, #9
 800290e:	4621      	mov	r1, r4
 8002910:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002914:	4621      	mov	r1, r4
 8002916:	024a      	lsls	r2, r1, #9
 8002918:	4610      	mov	r0, r2
 800291a:	4619      	mov	r1, r3
 800291c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800291e:	2200      	movs	r2, #0
 8002920:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002922:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002924:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002928:	f7fd fca2 	bl	8000270 <__aeabi_uldivmod>
 800292c:	4602      	mov	r2, r0
 800292e:	460b      	mov	r3, r1
 8002930:	4613      	mov	r3, r2
 8002932:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002934:	e058      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002936:	4b38      	ldr	r3, [pc, #224]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	099b      	lsrs	r3, r3, #6
 800293c:	2200      	movs	r2, #0
 800293e:	4618      	mov	r0, r3
 8002940:	4611      	mov	r1, r2
 8002942:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002946:	623b      	str	r3, [r7, #32]
 8002948:	2300      	movs	r3, #0
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
 800294c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002950:	4642      	mov	r2, r8
 8002952:	464b      	mov	r3, r9
 8002954:	f04f 0000 	mov.w	r0, #0
 8002958:	f04f 0100 	mov.w	r1, #0
 800295c:	0159      	lsls	r1, r3, #5
 800295e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002962:	0150      	lsls	r0, r2, #5
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4641      	mov	r1, r8
 800296a:	ebb2 0a01 	subs.w	sl, r2, r1
 800296e:	4649      	mov	r1, r9
 8002970:	eb63 0b01 	sbc.w	fp, r3, r1
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002980:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002984:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002988:	ebb2 040a 	subs.w	r4, r2, sl
 800298c:	eb63 050b 	sbc.w	r5, r3, fp
 8002990:	f04f 0200 	mov.w	r2, #0
 8002994:	f04f 0300 	mov.w	r3, #0
 8002998:	00eb      	lsls	r3, r5, #3
 800299a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800299e:	00e2      	lsls	r2, r4, #3
 80029a0:	4614      	mov	r4, r2
 80029a2:	461d      	mov	r5, r3
 80029a4:	4643      	mov	r3, r8
 80029a6:	18e3      	adds	r3, r4, r3
 80029a8:	603b      	str	r3, [r7, #0]
 80029aa:	464b      	mov	r3, r9
 80029ac:	eb45 0303 	adc.w	r3, r5, r3
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	f04f 0200 	mov.w	r2, #0
 80029b6:	f04f 0300 	mov.w	r3, #0
 80029ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029be:	4629      	mov	r1, r5
 80029c0:	028b      	lsls	r3, r1, #10
 80029c2:	4621      	mov	r1, r4
 80029c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029c8:	4621      	mov	r1, r4
 80029ca:	028a      	lsls	r2, r1, #10
 80029cc:	4610      	mov	r0, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029d2:	2200      	movs	r2, #0
 80029d4:	61bb      	str	r3, [r7, #24]
 80029d6:	61fa      	str	r2, [r7, #28]
 80029d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029dc:	f7fd fc48 	bl	8000270 <__aeabi_uldivmod>
 80029e0:	4602      	mov	r2, r0
 80029e2:	460b      	mov	r3, r1
 80029e4:	4613      	mov	r3, r2
 80029e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80029e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a18 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	0c1b      	lsrs	r3, r3, #16
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	3301      	adds	r3, #1
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80029f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a02:	e002      	b.n	8002a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a04:	4b05      	ldr	r3, [pc, #20]	@ (8002a1c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3750      	adds	r7, #80	@ 0x50
 8002a10:	46bd      	mov	sp, r7
 8002a12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a16:	bf00      	nop
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	00f42400 	.word	0x00f42400
 8002a20:	007a1200 	.word	0x007a1200

08002a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a28:	4b03      	ldr	r3, [pc, #12]	@ (8002a38 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
}
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000000 	.word	0x20000000

08002a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a40:	f7ff fff0 	bl	8002a24 <HAL_RCC_GetHCLKFreq>
 8002a44:	4602      	mov	r2, r0
 8002a46:	4b05      	ldr	r3, [pc, #20]	@ (8002a5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	0a9b      	lsrs	r3, r3, #10
 8002a4c:	f003 0307 	and.w	r3, r3, #7
 8002a50:	4903      	ldr	r1, [pc, #12]	@ (8002a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a52:	5ccb      	ldrb	r3, [r1, r3]
 8002a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	0800506c 	.word	0x0800506c

08002a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a68:	f7ff ffdc 	bl	8002a24 <HAL_RCC_GetHCLKFreq>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	4b05      	ldr	r3, [pc, #20]	@ (8002a84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	0b5b      	lsrs	r3, r3, #13
 8002a74:	f003 0307 	and.w	r3, r3, #7
 8002a78:	4903      	ldr	r1, [pc, #12]	@ (8002a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a7a:	5ccb      	ldrb	r3, [r1, r3]
 8002a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40023800 	.word	0x40023800
 8002a88:	0800506c 	.word	0x0800506c

08002a8c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e07b      	b.n	8002b96 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d108      	bne.n	8002ab8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002aae:	d009      	beq.n	8002ac4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	61da      	str	r2, [r3, #28]
 8002ab6:	e005      	b.n	8002ac4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d106      	bne.n	8002ae4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f7fe fe08 	bl	80016f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002afa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	431a      	orrs	r2, r3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	431a      	orrs	r2, r3
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b34:	431a      	orrs	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	69db      	ldr	r3, [r3, #28]
 8002b3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a1b      	ldr	r3, [r3, #32]
 8002b44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b48:	ea42 0103 	orr.w	r1, r2, r3
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	0c1b      	lsrs	r3, r3, #16
 8002b62:	f003 0104 	and.w	r1, r3, #4
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6a:	f003 0210 	and.w	r2, r3, #16
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	69da      	ldr	r2, [r3, #28]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b84:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3708      	adds	r7, #8
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b088      	sub	sp, #32
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	60f8      	str	r0, [r7, #12]
 8002ba6:	60b9      	str	r1, [r7, #8]
 8002ba8:	603b      	str	r3, [r7, #0]
 8002baa:	4613      	mov	r3, r2
 8002bac:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bae:	f7fe ffd7 	bl	8001b60 <HAL_GetTick>
 8002bb2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002bb4:	88fb      	ldrh	r3, [r7, #6]
 8002bb6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d001      	beq.n	8002bc8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e12a      	b.n	8002e1e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d002      	beq.n	8002bd4 <HAL_SPI_Transmit+0x36>
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e122      	b.n	8002e1e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002bde:	2b01      	cmp	r3, #1
 8002be0:	d101      	bne.n	8002be6 <HAL_SPI_Transmit+0x48>
 8002be2:	2302      	movs	r3, #2
 8002be4:	e11b      	b.n	8002e1e <HAL_SPI_Transmit+0x280>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2203      	movs	r2, #3
 8002bf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	88fa      	ldrh	r2, [r7, #6]
 8002c06:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	88fa      	ldrh	r2, [r7, #6]
 8002c0c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2200      	movs	r2, #0
 8002c18:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c34:	d10f      	bne.n	8002c56 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c44:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c54:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c60:	2b40      	cmp	r3, #64	@ 0x40
 8002c62:	d007      	beq.n	8002c74 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c72:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c7c:	d152      	bne.n	8002d24 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d002      	beq.n	8002c8c <HAL_SPI_Transmit+0xee>
 8002c86:	8b7b      	ldrh	r3, [r7, #26]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d145      	bne.n	8002d18 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c90:	881a      	ldrh	r2, [r3, #0]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9c:	1c9a      	adds	r2, r3, #2
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002cb0:	e032      	b.n	8002d18 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689b      	ldr	r3, [r3, #8]
 8002cb8:	f003 0302 	and.w	r3, r3, #2
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d112      	bne.n	8002ce6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc4:	881a      	ldrh	r2, [r3, #0]
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd0:	1c9a      	adds	r2, r3, #2
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	3b01      	subs	r3, #1
 8002cde:	b29a      	uxth	r2, r3
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002ce4:	e018      	b.n	8002d18 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002ce6:	f7fe ff3b 	bl	8001b60 <HAL_GetTick>
 8002cea:	4602      	mov	r2, r0
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	1ad3      	subs	r3, r2, r3
 8002cf0:	683a      	ldr	r2, [r7, #0]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d803      	bhi.n	8002cfe <HAL_SPI_Transmit+0x160>
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cfc:	d102      	bne.n	8002d04 <HAL_SPI_Transmit+0x166>
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e082      	b.n	8002e1e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d1c:	b29b      	uxth	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1c7      	bne.n	8002cb2 <HAL_SPI_Transmit+0x114>
 8002d22:	e053      	b.n	8002dcc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <HAL_SPI_Transmit+0x194>
 8002d2c:	8b7b      	ldrh	r3, [r7, #26]
 8002d2e:	2b01      	cmp	r3, #1
 8002d30:	d147      	bne.n	8002dc2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	330c      	adds	r3, #12
 8002d3c:	7812      	ldrb	r2, [r2, #0]
 8002d3e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d44:	1c5a      	adds	r2, r3, #1
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d58:	e033      	b.n	8002dc2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 0302 	and.w	r3, r3, #2
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d113      	bne.n	8002d90 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	330c      	adds	r3, #12
 8002d72:	7812      	ldrb	r2, [r2, #0]
 8002d74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	3b01      	subs	r3, #1
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d8e:	e018      	b.n	8002dc2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d90:	f7fe fee6 	bl	8001b60 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	683a      	ldr	r2, [r7, #0]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d803      	bhi.n	8002da8 <HAL_SPI_Transmit+0x20a>
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da6:	d102      	bne.n	8002dae <HAL_SPI_Transmit+0x210>
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d109      	bne.n	8002dc2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	e02d      	b.n	8002e1e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1c6      	bne.n	8002d5a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dcc:	69fa      	ldr	r2, [r7, #28]
 8002dce:	6839      	ldr	r1, [r7, #0]
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 fa67 	bl	80032a4 <SPI_EndRxTxTransaction>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d002      	beq.n	8002de2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	2220      	movs	r2, #32
 8002de0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d10a      	bne.n	8002e00 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dea:	2300      	movs	r3, #0
 8002dec:	617b      	str	r3, [r7, #20]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e000      	b.n	8002e1e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
  }
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3720      	adds	r7, #32
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b08a      	sub	sp, #40	@ 0x28
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	60f8      	str	r0, [r7, #12]
 8002e2e:	60b9      	str	r1, [r7, #8]
 8002e30:	607a      	str	r2, [r7, #4]
 8002e32:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002e34:	2301      	movs	r3, #1
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002e38:	f7fe fe92 	bl	8001b60 <HAL_GetTick>
 8002e3c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e44:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002e4c:	887b      	ldrh	r3, [r7, #2]
 8002e4e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002e50:	7ffb      	ldrb	r3, [r7, #31]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d00c      	beq.n	8002e70 <HAL_SPI_TransmitReceive+0x4a>
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e5c:	d106      	bne.n	8002e6c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d102      	bne.n	8002e6c <HAL_SPI_TransmitReceive+0x46>
 8002e66:	7ffb      	ldrb	r3, [r7, #31]
 8002e68:	2b04      	cmp	r3, #4
 8002e6a:	d001      	beq.n	8002e70 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e17f      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d005      	beq.n	8002e82 <HAL_SPI_TransmitReceive+0x5c>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d002      	beq.n	8002e82 <HAL_SPI_TransmitReceive+0x5c>
 8002e7c:	887b      	ldrh	r3, [r7, #2]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d101      	bne.n	8002e86 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e174      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_SPI_TransmitReceive+0x6e>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e16d      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d003      	beq.n	8002eb0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2205      	movs	r2, #5
 8002eac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	887a      	ldrh	r2, [r7, #2]
 8002ec0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	887a      	ldrh	r2, [r7, #2]
 8002ec6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	68ba      	ldr	r2, [r7, #8]
 8002ecc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	887a      	ldrh	r2, [r7, #2]
 8002ed2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	887a      	ldrh	r2, [r7, #2]
 8002ed8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ef0:	2b40      	cmp	r3, #64	@ 0x40
 8002ef2:	d007      	beq.n	8002f04 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f0c:	d17e      	bne.n	800300c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d002      	beq.n	8002f1c <HAL_SPI_TransmitReceive+0xf6>
 8002f16:	8afb      	ldrh	r3, [r7, #22]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d16c      	bne.n	8002ff6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f20:	881a      	ldrh	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2c:	1c9a      	adds	r2, r3, #2
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002f40:	e059      	b.n	8002ff6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d11b      	bne.n	8002f88 <HAL_SPI_TransmitReceive+0x162>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d016      	beq.n	8002f88 <HAL_SPI_TransmitReceive+0x162>
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d113      	bne.n	8002f88 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f64:	881a      	ldrh	r2, [r3, #0]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f70:	1c9a      	adds	r2, r3, #2
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d119      	bne.n	8002fca <HAL_SPI_TransmitReceive+0x1a4>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002f9a:	b29b      	uxth	r3, r3
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d014      	beq.n	8002fca <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68da      	ldr	r2, [r3, #12]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002faa:	b292      	uxth	r2, r2
 8002fac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb2:	1c9a      	adds	r2, r3, #2
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002fca:	f7fe fdc9 	bl	8001b60 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	6a3b      	ldr	r3, [r7, #32]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d80d      	bhi.n	8002ff6 <HAL_SPI_TransmitReceive+0x1d0>
 8002fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe0:	d009      	beq.n	8002ff6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e0bc      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ffa:	b29b      	uxth	r3, r3
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1a0      	bne.n	8002f42 <HAL_SPI_TransmitReceive+0x11c>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003004:	b29b      	uxth	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d19b      	bne.n	8002f42 <HAL_SPI_TransmitReceive+0x11c>
 800300a:	e082      	b.n	8003112 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <HAL_SPI_TransmitReceive+0x1f4>
 8003014:	8afb      	ldrh	r3, [r7, #22]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d171      	bne.n	80030fe <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	330c      	adds	r3, #12
 8003024:	7812      	ldrb	r2, [r2, #0]
 8003026:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800302c:	1c5a      	adds	r2, r3, #1
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003036:	b29b      	uxth	r3, r3
 8003038:	3b01      	subs	r3, #1
 800303a:	b29a      	uxth	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003040:	e05d      	b.n	80030fe <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b02      	cmp	r3, #2
 800304e:	d11c      	bne.n	800308a <HAL_SPI_TransmitReceive+0x264>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003054:	b29b      	uxth	r3, r3
 8003056:	2b00      	cmp	r3, #0
 8003058:	d017      	beq.n	800308a <HAL_SPI_TransmitReceive+0x264>
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	2b01      	cmp	r3, #1
 800305e:	d114      	bne.n	800308a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	330c      	adds	r3, #12
 800306a:	7812      	ldrb	r2, [r2, #0]
 800306c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	1c5a      	adds	r2, r3, #1
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800307c:	b29b      	uxth	r3, r3
 800307e:	3b01      	subs	r3, #1
 8003080:	b29a      	uxth	r2, r3
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	2b01      	cmp	r3, #1
 8003096:	d119      	bne.n	80030cc <HAL_SPI_TransmitReceive+0x2a6>
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800309c:	b29b      	uxth	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d014      	beq.n	80030cc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68da      	ldr	r2, [r3, #12]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030b4:	1c5a      	adds	r2, r3, #1
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80030be:	b29b      	uxth	r3, r3
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29a      	uxth	r2, r3
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80030c8:	2301      	movs	r3, #1
 80030ca:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80030cc:	f7fe fd48 	bl	8001b60 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	6a3b      	ldr	r3, [r7, #32]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030d8:	429a      	cmp	r2, r3
 80030da:	d803      	bhi.n	80030e4 <HAL_SPI_TransmitReceive+0x2be>
 80030dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030e2:	d102      	bne.n	80030ea <HAL_SPI_TransmitReceive+0x2c4>
 80030e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d109      	bne.n	80030fe <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2200      	movs	r2, #0
 80030f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e038      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003102:	b29b      	uxth	r3, r3
 8003104:	2b00      	cmp	r3, #0
 8003106:	d19c      	bne.n	8003042 <HAL_SPI_TransmitReceive+0x21c>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800310c:	b29b      	uxth	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d197      	bne.n	8003042 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003112:	6a3a      	ldr	r2, [r7, #32]
 8003114:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 f8c4 	bl	80032a4 <SPI_EndRxTxTransaction>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d008      	beq.n	8003134 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e01d      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d10a      	bne.n	8003152 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800313c:	2300      	movs	r3, #0
 800313e:	613b      	str	r3, [r7, #16]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800316e:	2300      	movs	r3, #0
  }
}
 8003170:	4618      	mov	r0, r3
 8003172:	3728      	adds	r7, #40	@ 0x28
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003186:	b2db      	uxtb	r3, r3
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b088      	sub	sp, #32
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	603b      	str	r3, [r7, #0]
 80031a0:	4613      	mov	r3, r2
 80031a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80031a4:	f7fe fcdc 	bl	8001b60 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ac:	1a9b      	subs	r3, r3, r2
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	4413      	add	r3, r2
 80031b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80031b4:	f7fe fcd4 	bl	8001b60 <HAL_GetTick>
 80031b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80031ba:	4b39      	ldr	r3, [pc, #228]	@ (80032a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	015b      	lsls	r3, r3, #5
 80031c0:	0d1b      	lsrs	r3, r3, #20
 80031c2:	69fa      	ldr	r2, [r7, #28]
 80031c4:	fb02 f303 	mul.w	r3, r2, r3
 80031c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031ca:	e055      	b.n	8003278 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031d2:	d051      	beq.n	8003278 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80031d4:	f7fe fcc4 	bl	8001b60 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	69fa      	ldr	r2, [r7, #28]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d902      	bls.n	80031ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d13d      	bne.n	8003266 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	685a      	ldr	r2, [r3, #4]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80031f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003202:	d111      	bne.n	8003228 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800320c:	d004      	beq.n	8003218 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003216:	d107      	bne.n	8003228 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003226:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800322c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003230:	d10f      	bne.n	8003252 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	681a      	ldr	r2, [r3, #0]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003250:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003262:	2303      	movs	r3, #3
 8003264:	e018      	b.n	8003298 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d102      	bne.n	8003272 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	61fb      	str	r3, [r7, #28]
 8003270:	e002      	b.n	8003278 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	3b01      	subs	r3, #1
 8003276:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	689a      	ldr	r2, [r3, #8]
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	4013      	ands	r3, r2
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	429a      	cmp	r2, r3
 8003286:	bf0c      	ite	eq
 8003288:	2301      	moveq	r3, #1
 800328a:	2300      	movne	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	461a      	mov	r2, r3
 8003290:	79fb      	ldrb	r3, [r7, #7]
 8003292:	429a      	cmp	r2, r3
 8003294:	d19a      	bne.n	80031cc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3720      	adds	r7, #32
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	20000000 	.word	0x20000000

080032a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b088      	sub	sp, #32
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	9300      	str	r3, [sp, #0]
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2201      	movs	r2, #1
 80032b8:	2102      	movs	r1, #2
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f7ff ff6a 	bl	8003194 <SPI_WaitFlagStateUntilTimeout>
 80032c0:	4603      	mov	r3, r0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d007      	beq.n	80032d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ca:	f043 0220 	orr.w	r2, r3, #32
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e032      	b.n	800333c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80032d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003344 <SPI_EndRxTxTransaction+0xa0>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a1b      	ldr	r2, [pc, #108]	@ (8003348 <SPI_EndRxTxTransaction+0xa4>)
 80032dc:	fba2 2303 	umull	r2, r3, r2, r3
 80032e0:	0d5b      	lsrs	r3, r3, #21
 80032e2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80032e6:	fb02 f303 	mul.w	r3, r2, r3
 80032ea:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80032f4:	d112      	bne.n	800331c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	9300      	str	r3, [sp, #0]
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	2200      	movs	r2, #0
 80032fe:	2180      	movs	r1, #128	@ 0x80
 8003300:	68f8      	ldr	r0, [r7, #12]
 8003302:	f7ff ff47 	bl	8003194 <SPI_WaitFlagStateUntilTimeout>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d016      	beq.n	800333a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003310:	f043 0220 	orr.w	r2, r3, #32
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e00f      	b.n	800333c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d00a      	beq.n	8003338 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	3b01      	subs	r3, #1
 8003326:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003332:	2b80      	cmp	r3, #128	@ 0x80
 8003334:	d0f2      	beq.n	800331c <SPI_EndRxTxTransaction+0x78>
 8003336:	e000      	b.n	800333a <SPI_EndRxTxTransaction+0x96>
        break;
 8003338:	bf00      	nop
  }

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	20000000 	.word	0x20000000
 8003348:	165e9f81 	.word	0x165e9f81

0800334c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e042      	b.n	80033e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d106      	bne.n	8003378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f83a 	bl	80033ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2224      	movs	r2, #36	@ 0x24
 800337c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	68da      	ldr	r2, [r3, #12]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800338e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f000 f97d 	bl	8003690 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	695a      	ldr	r2, [r3, #20]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68da      	ldr	r2, [r3, #12]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2200      	movs	r2, #0
 80033e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3708      	adds	r7, #8
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}

080033ec <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b08a      	sub	sp, #40	@ 0x28
 8003404:	af02      	add	r7, sp, #8
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	603b      	str	r3, [r7, #0]
 800340c:	4613      	mov	r3, r2
 800340e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800341a:	b2db      	uxtb	r3, r3
 800341c:	2b20      	cmp	r3, #32
 800341e:	d175      	bne.n	800350c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d002      	beq.n	800342c <HAL_UART_Transmit+0x2c>
 8003426:	88fb      	ldrh	r3, [r7, #6]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e06e      	b.n	800350e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2221      	movs	r2, #33	@ 0x21
 800343a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800343e:	f7fe fb8f 	bl	8001b60 <HAL_GetTick>
 8003442:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	88fa      	ldrh	r2, [r7, #6]
 8003448:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	88fa      	ldrh	r2, [r7, #6]
 800344e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003458:	d108      	bne.n	800346c <HAL_UART_Transmit+0x6c>
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d104      	bne.n	800346c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003462:	2300      	movs	r3, #0
 8003464:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	e003      	b.n	8003474 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003470:	2300      	movs	r3, #0
 8003472:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003474:	e02e      	b.n	80034d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	2200      	movs	r2, #0
 800347e:	2180      	movs	r1, #128	@ 0x80
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 f848 	bl	8003516 <UART_WaitOnFlagUntilTimeout>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d005      	beq.n	8003498 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2220      	movs	r2, #32
 8003490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e03a      	b.n	800350e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d10b      	bne.n	80034b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	881b      	ldrh	r3, [r3, #0]
 80034a2:	461a      	mov	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80034ae:	69bb      	ldr	r3, [r7, #24]
 80034b0:	3302      	adds	r3, #2
 80034b2:	61bb      	str	r3, [r7, #24]
 80034b4:	e007      	b.n	80034c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	781a      	ldrb	r2, [r3, #0]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	3301      	adds	r3, #1
 80034c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	3b01      	subs	r3, #1
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034d8:	b29b      	uxth	r3, r3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1cb      	bne.n	8003476 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	2200      	movs	r2, #0
 80034e6:	2140      	movs	r1, #64	@ 0x40
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 f814 	bl	8003516 <UART_WaitOnFlagUntilTimeout>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2220      	movs	r2, #32
 80034f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e006      	b.n	800350e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003508:	2300      	movs	r3, #0
 800350a:	e000      	b.n	800350e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800350c:	2302      	movs	r3, #2
  }
}
 800350e:	4618      	mov	r0, r3
 8003510:	3720      	adds	r7, #32
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b086      	sub	sp, #24
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	603b      	str	r3, [r7, #0]
 8003522:	4613      	mov	r3, r2
 8003524:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003526:	e03b      	b.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003528:	6a3b      	ldr	r3, [r7, #32]
 800352a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352e:	d037      	beq.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003530:	f7fe fb16 	bl	8001b60 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	6a3a      	ldr	r2, [r7, #32]
 800353c:	429a      	cmp	r2, r3
 800353e:	d302      	bcc.n	8003546 <UART_WaitOnFlagUntilTimeout+0x30>
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e03a      	b.n	80035c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	f003 0304 	and.w	r3, r3, #4
 8003554:	2b00      	cmp	r3, #0
 8003556:	d023      	beq.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	2b80      	cmp	r3, #128	@ 0x80
 800355c:	d020      	beq.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	2b40      	cmp	r3, #64	@ 0x40
 8003562:	d01d      	beq.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	2b08      	cmp	r3, #8
 8003570:	d116      	bne.n	80035a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003572:	2300      	movs	r3, #0
 8003574:	617b      	str	r3, [r7, #20]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	617b      	str	r3, [r7, #20]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	617b      	str	r3, [r7, #20]
 8003586:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f81d 	bl	80035c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2208      	movs	r2, #8
 8003592:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e00f      	b.n	80035c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	4013      	ands	r3, r2
 80035aa:	68ba      	ldr	r2, [r7, #8]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	bf0c      	ite	eq
 80035b0:	2301      	moveq	r3, #1
 80035b2:	2300      	movne	r3, #0
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	461a      	mov	r2, r3
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	d0b4      	beq.n	8003528 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b095      	sub	sp, #84	@ 0x54
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	330c      	adds	r3, #12
 80035d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035da:	e853 3f00 	ldrex	r3, [r3]
 80035de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	330c      	adds	r3, #12
 80035ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80035f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035f8:	e841 2300 	strex	r3, r2, [r1]
 80035fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1e5      	bne.n	80035d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	3314      	adds	r3, #20
 800360a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	e853 3f00 	ldrex	r3, [r3]
 8003612:	61fb      	str	r3, [r7, #28]
   return(result);
 8003614:	69fb      	ldr	r3, [r7, #28]
 8003616:	f023 0301 	bic.w	r3, r3, #1
 800361a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	3314      	adds	r3, #20
 8003622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003624:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003626:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800362a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800362c:	e841 2300 	strex	r3, r2, [r1]
 8003630:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003634:	2b00      	cmp	r3, #0
 8003636:	d1e5      	bne.n	8003604 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363c:	2b01      	cmp	r3, #1
 800363e:	d119      	bne.n	8003674 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	330c      	adds	r3, #12
 8003646:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	e853 3f00 	ldrex	r3, [r3]
 800364e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f023 0310 	bic.w	r3, r3, #16
 8003656:	647b      	str	r3, [r7, #68]	@ 0x44
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	330c      	adds	r3, #12
 800365e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003660:	61ba      	str	r2, [r7, #24]
 8003662:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003664:	6979      	ldr	r1, [r7, #20]
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	e841 2300 	strex	r3, r2, [r1]
 800366c:	613b      	str	r3, [r7, #16]
   return(result);
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d1e5      	bne.n	8003640 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2220      	movs	r2, #32
 8003678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003682:	bf00      	nop
 8003684:	3754      	adds	r7, #84	@ 0x54
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
	...

08003690 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003690:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003694:	b0c0      	sub	sp, #256	@ 0x100
 8003696:	af00      	add	r7, sp, #0
 8003698:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800369c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80036a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ac:	68d9      	ldr	r1, [r3, #12]
 80036ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	ea40 0301 	orr.w	r3, r0, r1
 80036b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80036ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036be:	689a      	ldr	r2, [r3, #8]
 80036c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	431a      	orrs	r2, r3
 80036c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036cc:	695b      	ldr	r3, [r3, #20]
 80036ce:	431a      	orrs	r2, r3
 80036d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80036dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80036e8:	f021 010c 	bic.w	r1, r1, #12
 80036ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80036f6:	430b      	orrs	r3, r1
 80036f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800370a:	6999      	ldr	r1, [r3, #24]
 800370c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	ea40 0301 	orr.w	r3, r0, r1
 8003716:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	4b8f      	ldr	r3, [pc, #572]	@ (800395c <UART_SetConfig+0x2cc>)
 8003720:	429a      	cmp	r2, r3
 8003722:	d005      	beq.n	8003730 <UART_SetConfig+0xa0>
 8003724:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	4b8d      	ldr	r3, [pc, #564]	@ (8003960 <UART_SetConfig+0x2d0>)
 800372c:	429a      	cmp	r2, r3
 800372e:	d104      	bne.n	800373a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003730:	f7ff f998 	bl	8002a64 <HAL_RCC_GetPCLK2Freq>
 8003734:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003738:	e003      	b.n	8003742 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800373a:	f7ff f97f 	bl	8002a3c <HAL_RCC_GetPCLK1Freq>
 800373e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003746:	69db      	ldr	r3, [r3, #28]
 8003748:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800374c:	f040 810c 	bne.w	8003968 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003750:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003754:	2200      	movs	r2, #0
 8003756:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800375a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800375e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003762:	4622      	mov	r2, r4
 8003764:	462b      	mov	r3, r5
 8003766:	1891      	adds	r1, r2, r2
 8003768:	65b9      	str	r1, [r7, #88]	@ 0x58
 800376a:	415b      	adcs	r3, r3
 800376c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800376e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003772:	4621      	mov	r1, r4
 8003774:	eb12 0801 	adds.w	r8, r2, r1
 8003778:	4629      	mov	r1, r5
 800377a:	eb43 0901 	adc.w	r9, r3, r1
 800377e:	f04f 0200 	mov.w	r2, #0
 8003782:	f04f 0300 	mov.w	r3, #0
 8003786:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800378a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800378e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003792:	4690      	mov	r8, r2
 8003794:	4699      	mov	r9, r3
 8003796:	4623      	mov	r3, r4
 8003798:	eb18 0303 	adds.w	r3, r8, r3
 800379c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80037a0:	462b      	mov	r3, r5
 80037a2:	eb49 0303 	adc.w	r3, r9, r3
 80037a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80037aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80037b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80037ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80037be:	460b      	mov	r3, r1
 80037c0:	18db      	adds	r3, r3, r3
 80037c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80037c4:	4613      	mov	r3, r2
 80037c6:	eb42 0303 	adc.w	r3, r2, r3
 80037ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80037cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80037d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80037d4:	f7fc fd4c 	bl	8000270 <__aeabi_uldivmod>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	4b61      	ldr	r3, [pc, #388]	@ (8003964 <UART_SetConfig+0x2d4>)
 80037de:	fba3 2302 	umull	r2, r3, r3, r2
 80037e2:	095b      	lsrs	r3, r3, #5
 80037e4:	011c      	lsls	r4, r3, #4
 80037e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037ea:	2200      	movs	r2, #0
 80037ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80037f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80037f8:	4642      	mov	r2, r8
 80037fa:	464b      	mov	r3, r9
 80037fc:	1891      	adds	r1, r2, r2
 80037fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003800:	415b      	adcs	r3, r3
 8003802:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003804:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003808:	4641      	mov	r1, r8
 800380a:	eb12 0a01 	adds.w	sl, r2, r1
 800380e:	4649      	mov	r1, r9
 8003810:	eb43 0b01 	adc.w	fp, r3, r1
 8003814:	f04f 0200 	mov.w	r2, #0
 8003818:	f04f 0300 	mov.w	r3, #0
 800381c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003820:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003824:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003828:	4692      	mov	sl, r2
 800382a:	469b      	mov	fp, r3
 800382c:	4643      	mov	r3, r8
 800382e:	eb1a 0303 	adds.w	r3, sl, r3
 8003832:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003836:	464b      	mov	r3, r9
 8003838:	eb4b 0303 	adc.w	r3, fp, r3
 800383c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800384c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003850:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003854:	460b      	mov	r3, r1
 8003856:	18db      	adds	r3, r3, r3
 8003858:	643b      	str	r3, [r7, #64]	@ 0x40
 800385a:	4613      	mov	r3, r2
 800385c:	eb42 0303 	adc.w	r3, r2, r3
 8003860:	647b      	str	r3, [r7, #68]	@ 0x44
 8003862:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003866:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800386a:	f7fc fd01 	bl	8000270 <__aeabi_uldivmod>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4611      	mov	r1, r2
 8003874:	4b3b      	ldr	r3, [pc, #236]	@ (8003964 <UART_SetConfig+0x2d4>)
 8003876:	fba3 2301 	umull	r2, r3, r3, r1
 800387a:	095b      	lsrs	r3, r3, #5
 800387c:	2264      	movs	r2, #100	@ 0x64
 800387e:	fb02 f303 	mul.w	r3, r2, r3
 8003882:	1acb      	subs	r3, r1, r3
 8003884:	00db      	lsls	r3, r3, #3
 8003886:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800388a:	4b36      	ldr	r3, [pc, #216]	@ (8003964 <UART_SetConfig+0x2d4>)
 800388c:	fba3 2302 	umull	r2, r3, r3, r2
 8003890:	095b      	lsrs	r3, r3, #5
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003898:	441c      	add	r4, r3
 800389a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800389e:	2200      	movs	r2, #0
 80038a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80038a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80038ac:	4642      	mov	r2, r8
 80038ae:	464b      	mov	r3, r9
 80038b0:	1891      	adds	r1, r2, r2
 80038b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80038b4:	415b      	adcs	r3, r3
 80038b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80038bc:	4641      	mov	r1, r8
 80038be:	1851      	adds	r1, r2, r1
 80038c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80038c2:	4649      	mov	r1, r9
 80038c4:	414b      	adcs	r3, r1
 80038c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c8:	f04f 0200 	mov.w	r2, #0
 80038cc:	f04f 0300 	mov.w	r3, #0
 80038d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80038d4:	4659      	mov	r1, fp
 80038d6:	00cb      	lsls	r3, r1, #3
 80038d8:	4651      	mov	r1, sl
 80038da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038de:	4651      	mov	r1, sl
 80038e0:	00ca      	lsls	r2, r1, #3
 80038e2:	4610      	mov	r0, r2
 80038e4:	4619      	mov	r1, r3
 80038e6:	4603      	mov	r3, r0
 80038e8:	4642      	mov	r2, r8
 80038ea:	189b      	adds	r3, r3, r2
 80038ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80038f0:	464b      	mov	r3, r9
 80038f2:	460a      	mov	r2, r1
 80038f4:	eb42 0303 	adc.w	r3, r2, r3
 80038f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003908:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800390c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003910:	460b      	mov	r3, r1
 8003912:	18db      	adds	r3, r3, r3
 8003914:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003916:	4613      	mov	r3, r2
 8003918:	eb42 0303 	adc.w	r3, r2, r3
 800391c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800391e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003922:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003926:	f7fc fca3 	bl	8000270 <__aeabi_uldivmod>
 800392a:	4602      	mov	r2, r0
 800392c:	460b      	mov	r3, r1
 800392e:	4b0d      	ldr	r3, [pc, #52]	@ (8003964 <UART_SetConfig+0x2d4>)
 8003930:	fba3 1302 	umull	r1, r3, r3, r2
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	2164      	movs	r1, #100	@ 0x64
 8003938:	fb01 f303 	mul.w	r3, r1, r3
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	3332      	adds	r3, #50	@ 0x32
 8003942:	4a08      	ldr	r2, [pc, #32]	@ (8003964 <UART_SetConfig+0x2d4>)
 8003944:	fba2 2303 	umull	r2, r3, r2, r3
 8003948:	095b      	lsrs	r3, r3, #5
 800394a:	f003 0207 	and.w	r2, r3, #7
 800394e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4422      	add	r2, r4
 8003956:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003958:	e106      	b.n	8003b68 <UART_SetConfig+0x4d8>
 800395a:	bf00      	nop
 800395c:	40011000 	.word	0x40011000
 8003960:	40011400 	.word	0x40011400
 8003964:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003968:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800396c:	2200      	movs	r2, #0
 800396e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003972:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003976:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800397a:	4642      	mov	r2, r8
 800397c:	464b      	mov	r3, r9
 800397e:	1891      	adds	r1, r2, r2
 8003980:	6239      	str	r1, [r7, #32]
 8003982:	415b      	adcs	r3, r3
 8003984:	627b      	str	r3, [r7, #36]	@ 0x24
 8003986:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800398a:	4641      	mov	r1, r8
 800398c:	1854      	adds	r4, r2, r1
 800398e:	4649      	mov	r1, r9
 8003990:	eb43 0501 	adc.w	r5, r3, r1
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	f04f 0300 	mov.w	r3, #0
 800399c:	00eb      	lsls	r3, r5, #3
 800399e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039a2:	00e2      	lsls	r2, r4, #3
 80039a4:	4614      	mov	r4, r2
 80039a6:	461d      	mov	r5, r3
 80039a8:	4643      	mov	r3, r8
 80039aa:	18e3      	adds	r3, r4, r3
 80039ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80039b0:	464b      	mov	r3, r9
 80039b2:	eb45 0303 	adc.w	r3, r5, r3
 80039b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80039ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80039c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039ca:	f04f 0200 	mov.w	r2, #0
 80039ce:	f04f 0300 	mov.w	r3, #0
 80039d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80039d6:	4629      	mov	r1, r5
 80039d8:	008b      	lsls	r3, r1, #2
 80039da:	4621      	mov	r1, r4
 80039dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80039e0:	4621      	mov	r1, r4
 80039e2:	008a      	lsls	r2, r1, #2
 80039e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80039e8:	f7fc fc42 	bl	8000270 <__aeabi_uldivmod>
 80039ec:	4602      	mov	r2, r0
 80039ee:	460b      	mov	r3, r1
 80039f0:	4b60      	ldr	r3, [pc, #384]	@ (8003b74 <UART_SetConfig+0x4e4>)
 80039f2:	fba3 2302 	umull	r2, r3, r3, r2
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	011c      	lsls	r4, r3, #4
 80039fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039fe:	2200      	movs	r2, #0
 8003a00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003a04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003a08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003a0c:	4642      	mov	r2, r8
 8003a0e:	464b      	mov	r3, r9
 8003a10:	1891      	adds	r1, r2, r2
 8003a12:	61b9      	str	r1, [r7, #24]
 8003a14:	415b      	adcs	r3, r3
 8003a16:	61fb      	str	r3, [r7, #28]
 8003a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a1c:	4641      	mov	r1, r8
 8003a1e:	1851      	adds	r1, r2, r1
 8003a20:	6139      	str	r1, [r7, #16]
 8003a22:	4649      	mov	r1, r9
 8003a24:	414b      	adcs	r3, r1
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	f04f 0200 	mov.w	r2, #0
 8003a2c:	f04f 0300 	mov.w	r3, #0
 8003a30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a34:	4659      	mov	r1, fp
 8003a36:	00cb      	lsls	r3, r1, #3
 8003a38:	4651      	mov	r1, sl
 8003a3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a3e:	4651      	mov	r1, sl
 8003a40:	00ca      	lsls	r2, r1, #3
 8003a42:	4610      	mov	r0, r2
 8003a44:	4619      	mov	r1, r3
 8003a46:	4603      	mov	r3, r0
 8003a48:	4642      	mov	r2, r8
 8003a4a:	189b      	adds	r3, r3, r2
 8003a4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003a50:	464b      	mov	r3, r9
 8003a52:	460a      	mov	r2, r1
 8003a54:	eb42 0303 	adc.w	r3, r2, r3
 8003a58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003a66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003a68:	f04f 0200 	mov.w	r2, #0
 8003a6c:	f04f 0300 	mov.w	r3, #0
 8003a70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003a74:	4649      	mov	r1, r9
 8003a76:	008b      	lsls	r3, r1, #2
 8003a78:	4641      	mov	r1, r8
 8003a7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a7e:	4641      	mov	r1, r8
 8003a80:	008a      	lsls	r2, r1, #2
 8003a82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003a86:	f7fc fbf3 	bl	8000270 <__aeabi_uldivmod>
 8003a8a:	4602      	mov	r2, r0
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	4611      	mov	r1, r2
 8003a90:	4b38      	ldr	r3, [pc, #224]	@ (8003b74 <UART_SetConfig+0x4e4>)
 8003a92:	fba3 2301 	umull	r2, r3, r3, r1
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	2264      	movs	r2, #100	@ 0x64
 8003a9a:	fb02 f303 	mul.w	r3, r2, r3
 8003a9e:	1acb      	subs	r3, r1, r3
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	3332      	adds	r3, #50	@ 0x32
 8003aa4:	4a33      	ldr	r2, [pc, #204]	@ (8003b74 <UART_SetConfig+0x4e4>)
 8003aa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003ab0:	441c      	add	r4, r3
 8003ab2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	673b      	str	r3, [r7, #112]	@ 0x70
 8003aba:	677a      	str	r2, [r7, #116]	@ 0x74
 8003abc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003ac0:	4642      	mov	r2, r8
 8003ac2:	464b      	mov	r3, r9
 8003ac4:	1891      	adds	r1, r2, r2
 8003ac6:	60b9      	str	r1, [r7, #8]
 8003ac8:	415b      	adcs	r3, r3
 8003aca:	60fb      	str	r3, [r7, #12]
 8003acc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ad0:	4641      	mov	r1, r8
 8003ad2:	1851      	adds	r1, r2, r1
 8003ad4:	6039      	str	r1, [r7, #0]
 8003ad6:	4649      	mov	r1, r9
 8003ad8:	414b      	adcs	r3, r1
 8003ada:	607b      	str	r3, [r7, #4]
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	f04f 0300 	mov.w	r3, #0
 8003ae4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ae8:	4659      	mov	r1, fp
 8003aea:	00cb      	lsls	r3, r1, #3
 8003aec:	4651      	mov	r1, sl
 8003aee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003af2:	4651      	mov	r1, sl
 8003af4:	00ca      	lsls	r2, r1, #3
 8003af6:	4610      	mov	r0, r2
 8003af8:	4619      	mov	r1, r3
 8003afa:	4603      	mov	r3, r0
 8003afc:	4642      	mov	r2, r8
 8003afe:	189b      	adds	r3, r3, r2
 8003b00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003b02:	464b      	mov	r3, r9
 8003b04:	460a      	mov	r2, r1
 8003b06:	eb42 0303 	adc.w	r3, r2, r3
 8003b0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	663b      	str	r3, [r7, #96]	@ 0x60
 8003b16:	667a      	str	r2, [r7, #100]	@ 0x64
 8003b18:	f04f 0200 	mov.w	r2, #0
 8003b1c:	f04f 0300 	mov.w	r3, #0
 8003b20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003b24:	4649      	mov	r1, r9
 8003b26:	008b      	lsls	r3, r1, #2
 8003b28:	4641      	mov	r1, r8
 8003b2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b2e:	4641      	mov	r1, r8
 8003b30:	008a      	lsls	r2, r1, #2
 8003b32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003b36:	f7fc fb9b 	bl	8000270 <__aeabi_uldivmod>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b74 <UART_SetConfig+0x4e4>)
 8003b40:	fba3 1302 	umull	r1, r3, r3, r2
 8003b44:	095b      	lsrs	r3, r3, #5
 8003b46:	2164      	movs	r1, #100	@ 0x64
 8003b48:	fb01 f303 	mul.w	r3, r1, r3
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	3332      	adds	r3, #50	@ 0x32
 8003b52:	4a08      	ldr	r2, [pc, #32]	@ (8003b74 <UART_SetConfig+0x4e4>)
 8003b54:	fba2 2303 	umull	r2, r3, r2, r3
 8003b58:	095b      	lsrs	r3, r3, #5
 8003b5a:	f003 020f 	and.w	r2, r3, #15
 8003b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4422      	add	r2, r4
 8003b66:	609a      	str	r2, [r3, #8]
}
 8003b68:	bf00      	nop
 8003b6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b74:	51eb851f 	.word	0x51eb851f

08003b78 <std>:
 8003b78:	2300      	movs	r3, #0
 8003b7a:	b510      	push	{r4, lr}
 8003b7c:	4604      	mov	r4, r0
 8003b7e:	e9c0 3300 	strd	r3, r3, [r0]
 8003b82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003b86:	6083      	str	r3, [r0, #8]
 8003b88:	8181      	strh	r1, [r0, #12]
 8003b8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003b8c:	81c2      	strh	r2, [r0, #14]
 8003b8e:	6183      	str	r3, [r0, #24]
 8003b90:	4619      	mov	r1, r3
 8003b92:	2208      	movs	r2, #8
 8003b94:	305c      	adds	r0, #92	@ 0x5c
 8003b96:	f000 f9f9 	bl	8003f8c <memset>
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd0 <std+0x58>)
 8003b9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd4 <std+0x5c>)
 8003ba0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003ba2:	4b0d      	ldr	r3, [pc, #52]	@ (8003bd8 <std+0x60>)
 8003ba4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8003bdc <std+0x64>)
 8003ba8:	6323      	str	r3, [r4, #48]	@ 0x30
 8003baa:	4b0d      	ldr	r3, [pc, #52]	@ (8003be0 <std+0x68>)
 8003bac:	6224      	str	r4, [r4, #32]
 8003bae:	429c      	cmp	r4, r3
 8003bb0:	d006      	beq.n	8003bc0 <std+0x48>
 8003bb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003bb6:	4294      	cmp	r4, r2
 8003bb8:	d002      	beq.n	8003bc0 <std+0x48>
 8003bba:	33d0      	adds	r3, #208	@ 0xd0
 8003bbc:	429c      	cmp	r4, r3
 8003bbe:	d105      	bne.n	8003bcc <std+0x54>
 8003bc0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003bc8:	f000 ba58 	b.w	800407c <__retarget_lock_init_recursive>
 8003bcc:	bd10      	pop	{r4, pc}
 8003bce:	bf00      	nop
 8003bd0:	08003ddd 	.word	0x08003ddd
 8003bd4:	08003dff 	.word	0x08003dff
 8003bd8:	08003e37 	.word	0x08003e37
 8003bdc:	08003e5b 	.word	0x08003e5b
 8003be0:	200002bc 	.word	0x200002bc

08003be4 <stdio_exit_handler>:
 8003be4:	4a02      	ldr	r2, [pc, #8]	@ (8003bf0 <stdio_exit_handler+0xc>)
 8003be6:	4903      	ldr	r1, [pc, #12]	@ (8003bf4 <stdio_exit_handler+0x10>)
 8003be8:	4803      	ldr	r0, [pc, #12]	@ (8003bf8 <stdio_exit_handler+0x14>)
 8003bea:	f000 b869 	b.w	8003cc0 <_fwalk_sglue>
 8003bee:	bf00      	nop
 8003bf0:	2000000c 	.word	0x2000000c
 8003bf4:	08004935 	.word	0x08004935
 8003bf8:	2000001c 	.word	0x2000001c

08003bfc <cleanup_stdio>:
 8003bfc:	6841      	ldr	r1, [r0, #4]
 8003bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8003c30 <cleanup_stdio+0x34>)
 8003c00:	4299      	cmp	r1, r3
 8003c02:	b510      	push	{r4, lr}
 8003c04:	4604      	mov	r4, r0
 8003c06:	d001      	beq.n	8003c0c <cleanup_stdio+0x10>
 8003c08:	f000 fe94 	bl	8004934 <_fflush_r>
 8003c0c:	68a1      	ldr	r1, [r4, #8]
 8003c0e:	4b09      	ldr	r3, [pc, #36]	@ (8003c34 <cleanup_stdio+0x38>)
 8003c10:	4299      	cmp	r1, r3
 8003c12:	d002      	beq.n	8003c1a <cleanup_stdio+0x1e>
 8003c14:	4620      	mov	r0, r4
 8003c16:	f000 fe8d 	bl	8004934 <_fflush_r>
 8003c1a:	68e1      	ldr	r1, [r4, #12]
 8003c1c:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <cleanup_stdio+0x3c>)
 8003c1e:	4299      	cmp	r1, r3
 8003c20:	d004      	beq.n	8003c2c <cleanup_stdio+0x30>
 8003c22:	4620      	mov	r0, r4
 8003c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c28:	f000 be84 	b.w	8004934 <_fflush_r>
 8003c2c:	bd10      	pop	{r4, pc}
 8003c2e:	bf00      	nop
 8003c30:	200002bc 	.word	0x200002bc
 8003c34:	20000324 	.word	0x20000324
 8003c38:	2000038c 	.word	0x2000038c

08003c3c <global_stdio_init.part.0>:
 8003c3c:	b510      	push	{r4, lr}
 8003c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c6c <global_stdio_init.part.0+0x30>)
 8003c40:	4c0b      	ldr	r4, [pc, #44]	@ (8003c70 <global_stdio_init.part.0+0x34>)
 8003c42:	4a0c      	ldr	r2, [pc, #48]	@ (8003c74 <global_stdio_init.part.0+0x38>)
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	4620      	mov	r0, r4
 8003c48:	2200      	movs	r2, #0
 8003c4a:	2104      	movs	r1, #4
 8003c4c:	f7ff ff94 	bl	8003b78 <std>
 8003c50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003c54:	2201      	movs	r2, #1
 8003c56:	2109      	movs	r1, #9
 8003c58:	f7ff ff8e 	bl	8003b78 <std>
 8003c5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003c60:	2202      	movs	r2, #2
 8003c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c66:	2112      	movs	r1, #18
 8003c68:	f7ff bf86 	b.w	8003b78 <std>
 8003c6c:	200003f4 	.word	0x200003f4
 8003c70:	200002bc 	.word	0x200002bc
 8003c74:	08003be5 	.word	0x08003be5

08003c78 <__sfp_lock_acquire>:
 8003c78:	4801      	ldr	r0, [pc, #4]	@ (8003c80 <__sfp_lock_acquire+0x8>)
 8003c7a:	f000 ba00 	b.w	800407e <__retarget_lock_acquire_recursive>
 8003c7e:	bf00      	nop
 8003c80:	200003fd 	.word	0x200003fd

08003c84 <__sfp_lock_release>:
 8003c84:	4801      	ldr	r0, [pc, #4]	@ (8003c8c <__sfp_lock_release+0x8>)
 8003c86:	f000 b9fb 	b.w	8004080 <__retarget_lock_release_recursive>
 8003c8a:	bf00      	nop
 8003c8c:	200003fd 	.word	0x200003fd

08003c90 <__sinit>:
 8003c90:	b510      	push	{r4, lr}
 8003c92:	4604      	mov	r4, r0
 8003c94:	f7ff fff0 	bl	8003c78 <__sfp_lock_acquire>
 8003c98:	6a23      	ldr	r3, [r4, #32]
 8003c9a:	b11b      	cbz	r3, 8003ca4 <__sinit+0x14>
 8003c9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ca0:	f7ff bff0 	b.w	8003c84 <__sfp_lock_release>
 8003ca4:	4b04      	ldr	r3, [pc, #16]	@ (8003cb8 <__sinit+0x28>)
 8003ca6:	6223      	str	r3, [r4, #32]
 8003ca8:	4b04      	ldr	r3, [pc, #16]	@ (8003cbc <__sinit+0x2c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d1f5      	bne.n	8003c9c <__sinit+0xc>
 8003cb0:	f7ff ffc4 	bl	8003c3c <global_stdio_init.part.0>
 8003cb4:	e7f2      	b.n	8003c9c <__sinit+0xc>
 8003cb6:	bf00      	nop
 8003cb8:	08003bfd 	.word	0x08003bfd
 8003cbc:	200003f4 	.word	0x200003f4

08003cc0 <_fwalk_sglue>:
 8003cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cc4:	4607      	mov	r7, r0
 8003cc6:	4688      	mov	r8, r1
 8003cc8:	4614      	mov	r4, r2
 8003cca:	2600      	movs	r6, #0
 8003ccc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003cd0:	f1b9 0901 	subs.w	r9, r9, #1
 8003cd4:	d505      	bpl.n	8003ce2 <_fwalk_sglue+0x22>
 8003cd6:	6824      	ldr	r4, [r4, #0]
 8003cd8:	2c00      	cmp	r4, #0
 8003cda:	d1f7      	bne.n	8003ccc <_fwalk_sglue+0xc>
 8003cdc:	4630      	mov	r0, r6
 8003cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ce2:	89ab      	ldrh	r3, [r5, #12]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d907      	bls.n	8003cf8 <_fwalk_sglue+0x38>
 8003ce8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003cec:	3301      	adds	r3, #1
 8003cee:	d003      	beq.n	8003cf8 <_fwalk_sglue+0x38>
 8003cf0:	4629      	mov	r1, r5
 8003cf2:	4638      	mov	r0, r7
 8003cf4:	47c0      	blx	r8
 8003cf6:	4306      	orrs	r6, r0
 8003cf8:	3568      	adds	r5, #104	@ 0x68
 8003cfa:	e7e9      	b.n	8003cd0 <_fwalk_sglue+0x10>

08003cfc <iprintf>:
 8003cfc:	b40f      	push	{r0, r1, r2, r3}
 8003cfe:	b507      	push	{r0, r1, r2, lr}
 8003d00:	4906      	ldr	r1, [pc, #24]	@ (8003d1c <iprintf+0x20>)
 8003d02:	ab04      	add	r3, sp, #16
 8003d04:	6808      	ldr	r0, [r1, #0]
 8003d06:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d0a:	6881      	ldr	r1, [r0, #8]
 8003d0c:	9301      	str	r3, [sp, #4]
 8003d0e:	f000 fae9 	bl	80042e4 <_vfiprintf_r>
 8003d12:	b003      	add	sp, #12
 8003d14:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d18:	b004      	add	sp, #16
 8003d1a:	4770      	bx	lr
 8003d1c:	20000018 	.word	0x20000018

08003d20 <_puts_r>:
 8003d20:	6a03      	ldr	r3, [r0, #32]
 8003d22:	b570      	push	{r4, r5, r6, lr}
 8003d24:	6884      	ldr	r4, [r0, #8]
 8003d26:	4605      	mov	r5, r0
 8003d28:	460e      	mov	r6, r1
 8003d2a:	b90b      	cbnz	r3, 8003d30 <_puts_r+0x10>
 8003d2c:	f7ff ffb0 	bl	8003c90 <__sinit>
 8003d30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d32:	07db      	lsls	r3, r3, #31
 8003d34:	d405      	bmi.n	8003d42 <_puts_r+0x22>
 8003d36:	89a3      	ldrh	r3, [r4, #12]
 8003d38:	0598      	lsls	r0, r3, #22
 8003d3a:	d402      	bmi.n	8003d42 <_puts_r+0x22>
 8003d3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d3e:	f000 f99e 	bl	800407e <__retarget_lock_acquire_recursive>
 8003d42:	89a3      	ldrh	r3, [r4, #12]
 8003d44:	0719      	lsls	r1, r3, #28
 8003d46:	d502      	bpl.n	8003d4e <_puts_r+0x2e>
 8003d48:	6923      	ldr	r3, [r4, #16]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d135      	bne.n	8003dba <_puts_r+0x9a>
 8003d4e:	4621      	mov	r1, r4
 8003d50:	4628      	mov	r0, r5
 8003d52:	f000 f8c5 	bl	8003ee0 <__swsetup_r>
 8003d56:	b380      	cbz	r0, 8003dba <_puts_r+0x9a>
 8003d58:	f04f 35ff 	mov.w	r5, #4294967295
 8003d5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d5e:	07da      	lsls	r2, r3, #31
 8003d60:	d405      	bmi.n	8003d6e <_puts_r+0x4e>
 8003d62:	89a3      	ldrh	r3, [r4, #12]
 8003d64:	059b      	lsls	r3, r3, #22
 8003d66:	d402      	bmi.n	8003d6e <_puts_r+0x4e>
 8003d68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d6a:	f000 f989 	bl	8004080 <__retarget_lock_release_recursive>
 8003d6e:	4628      	mov	r0, r5
 8003d70:	bd70      	pop	{r4, r5, r6, pc}
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	da04      	bge.n	8003d80 <_puts_r+0x60>
 8003d76:	69a2      	ldr	r2, [r4, #24]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	dc17      	bgt.n	8003dac <_puts_r+0x8c>
 8003d7c:	290a      	cmp	r1, #10
 8003d7e:	d015      	beq.n	8003dac <_puts_r+0x8c>
 8003d80:	6823      	ldr	r3, [r4, #0]
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	6022      	str	r2, [r4, #0]
 8003d86:	7019      	strb	r1, [r3, #0]
 8003d88:	68a3      	ldr	r3, [r4, #8]
 8003d8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	60a3      	str	r3, [r4, #8]
 8003d92:	2900      	cmp	r1, #0
 8003d94:	d1ed      	bne.n	8003d72 <_puts_r+0x52>
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	da11      	bge.n	8003dbe <_puts_r+0x9e>
 8003d9a:	4622      	mov	r2, r4
 8003d9c:	210a      	movs	r1, #10
 8003d9e:	4628      	mov	r0, r5
 8003da0:	f000 f85f 	bl	8003e62 <__swbuf_r>
 8003da4:	3001      	adds	r0, #1
 8003da6:	d0d7      	beq.n	8003d58 <_puts_r+0x38>
 8003da8:	250a      	movs	r5, #10
 8003daa:	e7d7      	b.n	8003d5c <_puts_r+0x3c>
 8003dac:	4622      	mov	r2, r4
 8003dae:	4628      	mov	r0, r5
 8003db0:	f000 f857 	bl	8003e62 <__swbuf_r>
 8003db4:	3001      	adds	r0, #1
 8003db6:	d1e7      	bne.n	8003d88 <_puts_r+0x68>
 8003db8:	e7ce      	b.n	8003d58 <_puts_r+0x38>
 8003dba:	3e01      	subs	r6, #1
 8003dbc:	e7e4      	b.n	8003d88 <_puts_r+0x68>
 8003dbe:	6823      	ldr	r3, [r4, #0]
 8003dc0:	1c5a      	adds	r2, r3, #1
 8003dc2:	6022      	str	r2, [r4, #0]
 8003dc4:	220a      	movs	r2, #10
 8003dc6:	701a      	strb	r2, [r3, #0]
 8003dc8:	e7ee      	b.n	8003da8 <_puts_r+0x88>
	...

08003dcc <puts>:
 8003dcc:	4b02      	ldr	r3, [pc, #8]	@ (8003dd8 <puts+0xc>)
 8003dce:	4601      	mov	r1, r0
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	f7ff bfa5 	b.w	8003d20 <_puts_r>
 8003dd6:	bf00      	nop
 8003dd8:	20000018 	.word	0x20000018

08003ddc <__sread>:
 8003ddc:	b510      	push	{r4, lr}
 8003dde:	460c      	mov	r4, r1
 8003de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003de4:	f000 f8fc 	bl	8003fe0 <_read_r>
 8003de8:	2800      	cmp	r0, #0
 8003dea:	bfab      	itete	ge
 8003dec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dee:	89a3      	ldrhlt	r3, [r4, #12]
 8003df0:	181b      	addge	r3, r3, r0
 8003df2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003df6:	bfac      	ite	ge
 8003df8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003dfa:	81a3      	strhlt	r3, [r4, #12]
 8003dfc:	bd10      	pop	{r4, pc}

08003dfe <__swrite>:
 8003dfe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e02:	461f      	mov	r7, r3
 8003e04:	898b      	ldrh	r3, [r1, #12]
 8003e06:	05db      	lsls	r3, r3, #23
 8003e08:	4605      	mov	r5, r0
 8003e0a:	460c      	mov	r4, r1
 8003e0c:	4616      	mov	r6, r2
 8003e0e:	d505      	bpl.n	8003e1c <__swrite+0x1e>
 8003e10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e14:	2302      	movs	r3, #2
 8003e16:	2200      	movs	r2, #0
 8003e18:	f000 f8d0 	bl	8003fbc <_lseek_r>
 8003e1c:	89a3      	ldrh	r3, [r4, #12]
 8003e1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e26:	81a3      	strh	r3, [r4, #12]
 8003e28:	4632      	mov	r2, r6
 8003e2a:	463b      	mov	r3, r7
 8003e2c:	4628      	mov	r0, r5
 8003e2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e32:	f000 b8e7 	b.w	8004004 <_write_r>

08003e36 <__sseek>:
 8003e36:	b510      	push	{r4, lr}
 8003e38:	460c      	mov	r4, r1
 8003e3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e3e:	f000 f8bd 	bl	8003fbc <_lseek_r>
 8003e42:	1c43      	adds	r3, r0, #1
 8003e44:	89a3      	ldrh	r3, [r4, #12]
 8003e46:	bf15      	itete	ne
 8003e48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e52:	81a3      	strheq	r3, [r4, #12]
 8003e54:	bf18      	it	ne
 8003e56:	81a3      	strhne	r3, [r4, #12]
 8003e58:	bd10      	pop	{r4, pc}

08003e5a <__sclose>:
 8003e5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e5e:	f000 b89d 	b.w	8003f9c <_close_r>

08003e62 <__swbuf_r>:
 8003e62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e64:	460e      	mov	r6, r1
 8003e66:	4614      	mov	r4, r2
 8003e68:	4605      	mov	r5, r0
 8003e6a:	b118      	cbz	r0, 8003e74 <__swbuf_r+0x12>
 8003e6c:	6a03      	ldr	r3, [r0, #32]
 8003e6e:	b90b      	cbnz	r3, 8003e74 <__swbuf_r+0x12>
 8003e70:	f7ff ff0e 	bl	8003c90 <__sinit>
 8003e74:	69a3      	ldr	r3, [r4, #24]
 8003e76:	60a3      	str	r3, [r4, #8]
 8003e78:	89a3      	ldrh	r3, [r4, #12]
 8003e7a:	071a      	lsls	r2, r3, #28
 8003e7c:	d501      	bpl.n	8003e82 <__swbuf_r+0x20>
 8003e7e:	6923      	ldr	r3, [r4, #16]
 8003e80:	b943      	cbnz	r3, 8003e94 <__swbuf_r+0x32>
 8003e82:	4621      	mov	r1, r4
 8003e84:	4628      	mov	r0, r5
 8003e86:	f000 f82b 	bl	8003ee0 <__swsetup_r>
 8003e8a:	b118      	cbz	r0, 8003e94 <__swbuf_r+0x32>
 8003e8c:	f04f 37ff 	mov.w	r7, #4294967295
 8003e90:	4638      	mov	r0, r7
 8003e92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e94:	6823      	ldr	r3, [r4, #0]
 8003e96:	6922      	ldr	r2, [r4, #16]
 8003e98:	1a98      	subs	r0, r3, r2
 8003e9a:	6963      	ldr	r3, [r4, #20]
 8003e9c:	b2f6      	uxtb	r6, r6
 8003e9e:	4283      	cmp	r3, r0
 8003ea0:	4637      	mov	r7, r6
 8003ea2:	dc05      	bgt.n	8003eb0 <__swbuf_r+0x4e>
 8003ea4:	4621      	mov	r1, r4
 8003ea6:	4628      	mov	r0, r5
 8003ea8:	f000 fd44 	bl	8004934 <_fflush_r>
 8003eac:	2800      	cmp	r0, #0
 8003eae:	d1ed      	bne.n	8003e8c <__swbuf_r+0x2a>
 8003eb0:	68a3      	ldr	r3, [r4, #8]
 8003eb2:	3b01      	subs	r3, #1
 8003eb4:	60a3      	str	r3, [r4, #8]
 8003eb6:	6823      	ldr	r3, [r4, #0]
 8003eb8:	1c5a      	adds	r2, r3, #1
 8003eba:	6022      	str	r2, [r4, #0]
 8003ebc:	701e      	strb	r6, [r3, #0]
 8003ebe:	6962      	ldr	r2, [r4, #20]
 8003ec0:	1c43      	adds	r3, r0, #1
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d004      	beq.n	8003ed0 <__swbuf_r+0x6e>
 8003ec6:	89a3      	ldrh	r3, [r4, #12]
 8003ec8:	07db      	lsls	r3, r3, #31
 8003eca:	d5e1      	bpl.n	8003e90 <__swbuf_r+0x2e>
 8003ecc:	2e0a      	cmp	r6, #10
 8003ece:	d1df      	bne.n	8003e90 <__swbuf_r+0x2e>
 8003ed0:	4621      	mov	r1, r4
 8003ed2:	4628      	mov	r0, r5
 8003ed4:	f000 fd2e 	bl	8004934 <_fflush_r>
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d0d9      	beq.n	8003e90 <__swbuf_r+0x2e>
 8003edc:	e7d6      	b.n	8003e8c <__swbuf_r+0x2a>
	...

08003ee0 <__swsetup_r>:
 8003ee0:	b538      	push	{r3, r4, r5, lr}
 8003ee2:	4b29      	ldr	r3, [pc, #164]	@ (8003f88 <__swsetup_r+0xa8>)
 8003ee4:	4605      	mov	r5, r0
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	460c      	mov	r4, r1
 8003eea:	b118      	cbz	r0, 8003ef4 <__swsetup_r+0x14>
 8003eec:	6a03      	ldr	r3, [r0, #32]
 8003eee:	b90b      	cbnz	r3, 8003ef4 <__swsetup_r+0x14>
 8003ef0:	f7ff fece 	bl	8003c90 <__sinit>
 8003ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ef8:	0719      	lsls	r1, r3, #28
 8003efa:	d422      	bmi.n	8003f42 <__swsetup_r+0x62>
 8003efc:	06da      	lsls	r2, r3, #27
 8003efe:	d407      	bmi.n	8003f10 <__swsetup_r+0x30>
 8003f00:	2209      	movs	r2, #9
 8003f02:	602a      	str	r2, [r5, #0]
 8003f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f08:	81a3      	strh	r3, [r4, #12]
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	e033      	b.n	8003f78 <__swsetup_r+0x98>
 8003f10:	0758      	lsls	r0, r3, #29
 8003f12:	d512      	bpl.n	8003f3a <__swsetup_r+0x5a>
 8003f14:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f16:	b141      	cbz	r1, 8003f2a <__swsetup_r+0x4a>
 8003f18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f1c:	4299      	cmp	r1, r3
 8003f1e:	d002      	beq.n	8003f26 <__swsetup_r+0x46>
 8003f20:	4628      	mov	r0, r5
 8003f22:	f000 f8bd 	bl	80040a0 <_free_r>
 8003f26:	2300      	movs	r3, #0
 8003f28:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f2a:	89a3      	ldrh	r3, [r4, #12]
 8003f2c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f30:	81a3      	strh	r3, [r4, #12]
 8003f32:	2300      	movs	r3, #0
 8003f34:	6063      	str	r3, [r4, #4]
 8003f36:	6923      	ldr	r3, [r4, #16]
 8003f38:	6023      	str	r3, [r4, #0]
 8003f3a:	89a3      	ldrh	r3, [r4, #12]
 8003f3c:	f043 0308 	orr.w	r3, r3, #8
 8003f40:	81a3      	strh	r3, [r4, #12]
 8003f42:	6923      	ldr	r3, [r4, #16]
 8003f44:	b94b      	cbnz	r3, 8003f5a <__swsetup_r+0x7a>
 8003f46:	89a3      	ldrh	r3, [r4, #12]
 8003f48:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f50:	d003      	beq.n	8003f5a <__swsetup_r+0x7a>
 8003f52:	4621      	mov	r1, r4
 8003f54:	4628      	mov	r0, r5
 8003f56:	f000 fd3b 	bl	80049d0 <__smakebuf_r>
 8003f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f5e:	f013 0201 	ands.w	r2, r3, #1
 8003f62:	d00a      	beq.n	8003f7a <__swsetup_r+0x9a>
 8003f64:	2200      	movs	r2, #0
 8003f66:	60a2      	str	r2, [r4, #8]
 8003f68:	6962      	ldr	r2, [r4, #20]
 8003f6a:	4252      	negs	r2, r2
 8003f6c:	61a2      	str	r2, [r4, #24]
 8003f6e:	6922      	ldr	r2, [r4, #16]
 8003f70:	b942      	cbnz	r2, 8003f84 <__swsetup_r+0xa4>
 8003f72:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003f76:	d1c5      	bne.n	8003f04 <__swsetup_r+0x24>
 8003f78:	bd38      	pop	{r3, r4, r5, pc}
 8003f7a:	0799      	lsls	r1, r3, #30
 8003f7c:	bf58      	it	pl
 8003f7e:	6962      	ldrpl	r2, [r4, #20]
 8003f80:	60a2      	str	r2, [r4, #8]
 8003f82:	e7f4      	b.n	8003f6e <__swsetup_r+0x8e>
 8003f84:	2000      	movs	r0, #0
 8003f86:	e7f7      	b.n	8003f78 <__swsetup_r+0x98>
 8003f88:	20000018 	.word	0x20000018

08003f8c <memset>:
 8003f8c:	4402      	add	r2, r0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d100      	bne.n	8003f96 <memset+0xa>
 8003f94:	4770      	bx	lr
 8003f96:	f803 1b01 	strb.w	r1, [r3], #1
 8003f9a:	e7f9      	b.n	8003f90 <memset+0x4>

08003f9c <_close_r>:
 8003f9c:	b538      	push	{r3, r4, r5, lr}
 8003f9e:	4d06      	ldr	r5, [pc, #24]	@ (8003fb8 <_close_r+0x1c>)
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	4604      	mov	r4, r0
 8003fa4:	4608      	mov	r0, r1
 8003fa6:	602b      	str	r3, [r5, #0]
 8003fa8:	f7fd fca4 	bl	80018f4 <_close>
 8003fac:	1c43      	adds	r3, r0, #1
 8003fae:	d102      	bne.n	8003fb6 <_close_r+0x1a>
 8003fb0:	682b      	ldr	r3, [r5, #0]
 8003fb2:	b103      	cbz	r3, 8003fb6 <_close_r+0x1a>
 8003fb4:	6023      	str	r3, [r4, #0]
 8003fb6:	bd38      	pop	{r3, r4, r5, pc}
 8003fb8:	200003f8 	.word	0x200003f8

08003fbc <_lseek_r>:
 8003fbc:	b538      	push	{r3, r4, r5, lr}
 8003fbe:	4d07      	ldr	r5, [pc, #28]	@ (8003fdc <_lseek_r+0x20>)
 8003fc0:	4604      	mov	r4, r0
 8003fc2:	4608      	mov	r0, r1
 8003fc4:	4611      	mov	r1, r2
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	602a      	str	r2, [r5, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	f7fd fcb9 	bl	8001942 <_lseek>
 8003fd0:	1c43      	adds	r3, r0, #1
 8003fd2:	d102      	bne.n	8003fda <_lseek_r+0x1e>
 8003fd4:	682b      	ldr	r3, [r5, #0]
 8003fd6:	b103      	cbz	r3, 8003fda <_lseek_r+0x1e>
 8003fd8:	6023      	str	r3, [r4, #0]
 8003fda:	bd38      	pop	{r3, r4, r5, pc}
 8003fdc:	200003f8 	.word	0x200003f8

08003fe0 <_read_r>:
 8003fe0:	b538      	push	{r3, r4, r5, lr}
 8003fe2:	4d07      	ldr	r5, [pc, #28]	@ (8004000 <_read_r+0x20>)
 8003fe4:	4604      	mov	r4, r0
 8003fe6:	4608      	mov	r0, r1
 8003fe8:	4611      	mov	r1, r2
 8003fea:	2200      	movs	r2, #0
 8003fec:	602a      	str	r2, [r5, #0]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	f7fd fc63 	bl	80018ba <_read>
 8003ff4:	1c43      	adds	r3, r0, #1
 8003ff6:	d102      	bne.n	8003ffe <_read_r+0x1e>
 8003ff8:	682b      	ldr	r3, [r5, #0]
 8003ffa:	b103      	cbz	r3, 8003ffe <_read_r+0x1e>
 8003ffc:	6023      	str	r3, [r4, #0]
 8003ffe:	bd38      	pop	{r3, r4, r5, pc}
 8004000:	200003f8 	.word	0x200003f8

08004004 <_write_r>:
 8004004:	b538      	push	{r3, r4, r5, lr}
 8004006:	4d07      	ldr	r5, [pc, #28]	@ (8004024 <_write_r+0x20>)
 8004008:	4604      	mov	r4, r0
 800400a:	4608      	mov	r0, r1
 800400c:	4611      	mov	r1, r2
 800400e:	2200      	movs	r2, #0
 8004010:	602a      	str	r2, [r5, #0]
 8004012:	461a      	mov	r2, r3
 8004014:	f7fc fef6 	bl	8000e04 <_write>
 8004018:	1c43      	adds	r3, r0, #1
 800401a:	d102      	bne.n	8004022 <_write_r+0x1e>
 800401c:	682b      	ldr	r3, [r5, #0]
 800401e:	b103      	cbz	r3, 8004022 <_write_r+0x1e>
 8004020:	6023      	str	r3, [r4, #0]
 8004022:	bd38      	pop	{r3, r4, r5, pc}
 8004024:	200003f8 	.word	0x200003f8

08004028 <__errno>:
 8004028:	4b01      	ldr	r3, [pc, #4]	@ (8004030 <__errno+0x8>)
 800402a:	6818      	ldr	r0, [r3, #0]
 800402c:	4770      	bx	lr
 800402e:	bf00      	nop
 8004030:	20000018 	.word	0x20000018

08004034 <__libc_init_array>:
 8004034:	b570      	push	{r4, r5, r6, lr}
 8004036:	4d0d      	ldr	r5, [pc, #52]	@ (800406c <__libc_init_array+0x38>)
 8004038:	4c0d      	ldr	r4, [pc, #52]	@ (8004070 <__libc_init_array+0x3c>)
 800403a:	1b64      	subs	r4, r4, r5
 800403c:	10a4      	asrs	r4, r4, #2
 800403e:	2600      	movs	r6, #0
 8004040:	42a6      	cmp	r6, r4
 8004042:	d109      	bne.n	8004058 <__libc_init_array+0x24>
 8004044:	4d0b      	ldr	r5, [pc, #44]	@ (8004074 <__libc_init_array+0x40>)
 8004046:	4c0c      	ldr	r4, [pc, #48]	@ (8004078 <__libc_init_array+0x44>)
 8004048:	f000 fd30 	bl	8004aac <_init>
 800404c:	1b64      	subs	r4, r4, r5
 800404e:	10a4      	asrs	r4, r4, #2
 8004050:	2600      	movs	r6, #0
 8004052:	42a6      	cmp	r6, r4
 8004054:	d105      	bne.n	8004062 <__libc_init_array+0x2e>
 8004056:	bd70      	pop	{r4, r5, r6, pc}
 8004058:	f855 3b04 	ldr.w	r3, [r5], #4
 800405c:	4798      	blx	r3
 800405e:	3601      	adds	r6, #1
 8004060:	e7ee      	b.n	8004040 <__libc_init_array+0xc>
 8004062:	f855 3b04 	ldr.w	r3, [r5], #4
 8004066:	4798      	blx	r3
 8004068:	3601      	adds	r6, #1
 800406a:	e7f2      	b.n	8004052 <__libc_init_array+0x1e>
 800406c:	080050b0 	.word	0x080050b0
 8004070:	080050b0 	.word	0x080050b0
 8004074:	080050b0 	.word	0x080050b0
 8004078:	080050b4 	.word	0x080050b4

0800407c <__retarget_lock_init_recursive>:
 800407c:	4770      	bx	lr

0800407e <__retarget_lock_acquire_recursive>:
 800407e:	4770      	bx	lr

08004080 <__retarget_lock_release_recursive>:
 8004080:	4770      	bx	lr

08004082 <memcpy>:
 8004082:	440a      	add	r2, r1
 8004084:	4291      	cmp	r1, r2
 8004086:	f100 33ff 	add.w	r3, r0, #4294967295
 800408a:	d100      	bne.n	800408e <memcpy+0xc>
 800408c:	4770      	bx	lr
 800408e:	b510      	push	{r4, lr}
 8004090:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004094:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004098:	4291      	cmp	r1, r2
 800409a:	d1f9      	bne.n	8004090 <memcpy+0xe>
 800409c:	bd10      	pop	{r4, pc}
	...

080040a0 <_free_r>:
 80040a0:	b538      	push	{r3, r4, r5, lr}
 80040a2:	4605      	mov	r5, r0
 80040a4:	2900      	cmp	r1, #0
 80040a6:	d041      	beq.n	800412c <_free_r+0x8c>
 80040a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040ac:	1f0c      	subs	r4, r1, #4
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	bfb8      	it	lt
 80040b2:	18e4      	addlt	r4, r4, r3
 80040b4:	f000 f8e0 	bl	8004278 <__malloc_lock>
 80040b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004130 <_free_r+0x90>)
 80040ba:	6813      	ldr	r3, [r2, #0]
 80040bc:	b933      	cbnz	r3, 80040cc <_free_r+0x2c>
 80040be:	6063      	str	r3, [r4, #4]
 80040c0:	6014      	str	r4, [r2, #0]
 80040c2:	4628      	mov	r0, r5
 80040c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040c8:	f000 b8dc 	b.w	8004284 <__malloc_unlock>
 80040cc:	42a3      	cmp	r3, r4
 80040ce:	d908      	bls.n	80040e2 <_free_r+0x42>
 80040d0:	6820      	ldr	r0, [r4, #0]
 80040d2:	1821      	adds	r1, r4, r0
 80040d4:	428b      	cmp	r3, r1
 80040d6:	bf01      	itttt	eq
 80040d8:	6819      	ldreq	r1, [r3, #0]
 80040da:	685b      	ldreq	r3, [r3, #4]
 80040dc:	1809      	addeq	r1, r1, r0
 80040de:	6021      	streq	r1, [r4, #0]
 80040e0:	e7ed      	b.n	80040be <_free_r+0x1e>
 80040e2:	461a      	mov	r2, r3
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	b10b      	cbz	r3, 80040ec <_free_r+0x4c>
 80040e8:	42a3      	cmp	r3, r4
 80040ea:	d9fa      	bls.n	80040e2 <_free_r+0x42>
 80040ec:	6811      	ldr	r1, [r2, #0]
 80040ee:	1850      	adds	r0, r2, r1
 80040f0:	42a0      	cmp	r0, r4
 80040f2:	d10b      	bne.n	800410c <_free_r+0x6c>
 80040f4:	6820      	ldr	r0, [r4, #0]
 80040f6:	4401      	add	r1, r0
 80040f8:	1850      	adds	r0, r2, r1
 80040fa:	4283      	cmp	r3, r0
 80040fc:	6011      	str	r1, [r2, #0]
 80040fe:	d1e0      	bne.n	80040c2 <_free_r+0x22>
 8004100:	6818      	ldr	r0, [r3, #0]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	6053      	str	r3, [r2, #4]
 8004106:	4408      	add	r0, r1
 8004108:	6010      	str	r0, [r2, #0]
 800410a:	e7da      	b.n	80040c2 <_free_r+0x22>
 800410c:	d902      	bls.n	8004114 <_free_r+0x74>
 800410e:	230c      	movs	r3, #12
 8004110:	602b      	str	r3, [r5, #0]
 8004112:	e7d6      	b.n	80040c2 <_free_r+0x22>
 8004114:	6820      	ldr	r0, [r4, #0]
 8004116:	1821      	adds	r1, r4, r0
 8004118:	428b      	cmp	r3, r1
 800411a:	bf04      	itt	eq
 800411c:	6819      	ldreq	r1, [r3, #0]
 800411e:	685b      	ldreq	r3, [r3, #4]
 8004120:	6063      	str	r3, [r4, #4]
 8004122:	bf04      	itt	eq
 8004124:	1809      	addeq	r1, r1, r0
 8004126:	6021      	streq	r1, [r4, #0]
 8004128:	6054      	str	r4, [r2, #4]
 800412a:	e7ca      	b.n	80040c2 <_free_r+0x22>
 800412c:	bd38      	pop	{r3, r4, r5, pc}
 800412e:	bf00      	nop
 8004130:	20000404 	.word	0x20000404

08004134 <sbrk_aligned>:
 8004134:	b570      	push	{r4, r5, r6, lr}
 8004136:	4e0f      	ldr	r6, [pc, #60]	@ (8004174 <sbrk_aligned+0x40>)
 8004138:	460c      	mov	r4, r1
 800413a:	6831      	ldr	r1, [r6, #0]
 800413c:	4605      	mov	r5, r0
 800413e:	b911      	cbnz	r1, 8004146 <sbrk_aligned+0x12>
 8004140:	f000 fca4 	bl	8004a8c <_sbrk_r>
 8004144:	6030      	str	r0, [r6, #0]
 8004146:	4621      	mov	r1, r4
 8004148:	4628      	mov	r0, r5
 800414a:	f000 fc9f 	bl	8004a8c <_sbrk_r>
 800414e:	1c43      	adds	r3, r0, #1
 8004150:	d103      	bne.n	800415a <sbrk_aligned+0x26>
 8004152:	f04f 34ff 	mov.w	r4, #4294967295
 8004156:	4620      	mov	r0, r4
 8004158:	bd70      	pop	{r4, r5, r6, pc}
 800415a:	1cc4      	adds	r4, r0, #3
 800415c:	f024 0403 	bic.w	r4, r4, #3
 8004160:	42a0      	cmp	r0, r4
 8004162:	d0f8      	beq.n	8004156 <sbrk_aligned+0x22>
 8004164:	1a21      	subs	r1, r4, r0
 8004166:	4628      	mov	r0, r5
 8004168:	f000 fc90 	bl	8004a8c <_sbrk_r>
 800416c:	3001      	adds	r0, #1
 800416e:	d1f2      	bne.n	8004156 <sbrk_aligned+0x22>
 8004170:	e7ef      	b.n	8004152 <sbrk_aligned+0x1e>
 8004172:	bf00      	nop
 8004174:	20000400 	.word	0x20000400

08004178 <_malloc_r>:
 8004178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800417c:	1ccd      	adds	r5, r1, #3
 800417e:	f025 0503 	bic.w	r5, r5, #3
 8004182:	3508      	adds	r5, #8
 8004184:	2d0c      	cmp	r5, #12
 8004186:	bf38      	it	cc
 8004188:	250c      	movcc	r5, #12
 800418a:	2d00      	cmp	r5, #0
 800418c:	4606      	mov	r6, r0
 800418e:	db01      	blt.n	8004194 <_malloc_r+0x1c>
 8004190:	42a9      	cmp	r1, r5
 8004192:	d904      	bls.n	800419e <_malloc_r+0x26>
 8004194:	230c      	movs	r3, #12
 8004196:	6033      	str	r3, [r6, #0]
 8004198:	2000      	movs	r0, #0
 800419a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800419e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004274 <_malloc_r+0xfc>
 80041a2:	f000 f869 	bl	8004278 <__malloc_lock>
 80041a6:	f8d8 3000 	ldr.w	r3, [r8]
 80041aa:	461c      	mov	r4, r3
 80041ac:	bb44      	cbnz	r4, 8004200 <_malloc_r+0x88>
 80041ae:	4629      	mov	r1, r5
 80041b0:	4630      	mov	r0, r6
 80041b2:	f7ff ffbf 	bl	8004134 <sbrk_aligned>
 80041b6:	1c43      	adds	r3, r0, #1
 80041b8:	4604      	mov	r4, r0
 80041ba:	d158      	bne.n	800426e <_malloc_r+0xf6>
 80041bc:	f8d8 4000 	ldr.w	r4, [r8]
 80041c0:	4627      	mov	r7, r4
 80041c2:	2f00      	cmp	r7, #0
 80041c4:	d143      	bne.n	800424e <_malloc_r+0xd6>
 80041c6:	2c00      	cmp	r4, #0
 80041c8:	d04b      	beq.n	8004262 <_malloc_r+0xea>
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	4639      	mov	r1, r7
 80041ce:	4630      	mov	r0, r6
 80041d0:	eb04 0903 	add.w	r9, r4, r3
 80041d4:	f000 fc5a 	bl	8004a8c <_sbrk_r>
 80041d8:	4581      	cmp	r9, r0
 80041da:	d142      	bne.n	8004262 <_malloc_r+0xea>
 80041dc:	6821      	ldr	r1, [r4, #0]
 80041de:	1a6d      	subs	r5, r5, r1
 80041e0:	4629      	mov	r1, r5
 80041e2:	4630      	mov	r0, r6
 80041e4:	f7ff ffa6 	bl	8004134 <sbrk_aligned>
 80041e8:	3001      	adds	r0, #1
 80041ea:	d03a      	beq.n	8004262 <_malloc_r+0xea>
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	442b      	add	r3, r5
 80041f0:	6023      	str	r3, [r4, #0]
 80041f2:	f8d8 3000 	ldr.w	r3, [r8]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	bb62      	cbnz	r2, 8004254 <_malloc_r+0xdc>
 80041fa:	f8c8 7000 	str.w	r7, [r8]
 80041fe:	e00f      	b.n	8004220 <_malloc_r+0xa8>
 8004200:	6822      	ldr	r2, [r4, #0]
 8004202:	1b52      	subs	r2, r2, r5
 8004204:	d420      	bmi.n	8004248 <_malloc_r+0xd0>
 8004206:	2a0b      	cmp	r2, #11
 8004208:	d917      	bls.n	800423a <_malloc_r+0xc2>
 800420a:	1961      	adds	r1, r4, r5
 800420c:	42a3      	cmp	r3, r4
 800420e:	6025      	str	r5, [r4, #0]
 8004210:	bf18      	it	ne
 8004212:	6059      	strne	r1, [r3, #4]
 8004214:	6863      	ldr	r3, [r4, #4]
 8004216:	bf08      	it	eq
 8004218:	f8c8 1000 	streq.w	r1, [r8]
 800421c:	5162      	str	r2, [r4, r5]
 800421e:	604b      	str	r3, [r1, #4]
 8004220:	4630      	mov	r0, r6
 8004222:	f000 f82f 	bl	8004284 <__malloc_unlock>
 8004226:	f104 000b 	add.w	r0, r4, #11
 800422a:	1d23      	adds	r3, r4, #4
 800422c:	f020 0007 	bic.w	r0, r0, #7
 8004230:	1ac2      	subs	r2, r0, r3
 8004232:	bf1c      	itt	ne
 8004234:	1a1b      	subne	r3, r3, r0
 8004236:	50a3      	strne	r3, [r4, r2]
 8004238:	e7af      	b.n	800419a <_malloc_r+0x22>
 800423a:	6862      	ldr	r2, [r4, #4]
 800423c:	42a3      	cmp	r3, r4
 800423e:	bf0c      	ite	eq
 8004240:	f8c8 2000 	streq.w	r2, [r8]
 8004244:	605a      	strne	r2, [r3, #4]
 8004246:	e7eb      	b.n	8004220 <_malloc_r+0xa8>
 8004248:	4623      	mov	r3, r4
 800424a:	6864      	ldr	r4, [r4, #4]
 800424c:	e7ae      	b.n	80041ac <_malloc_r+0x34>
 800424e:	463c      	mov	r4, r7
 8004250:	687f      	ldr	r7, [r7, #4]
 8004252:	e7b6      	b.n	80041c2 <_malloc_r+0x4a>
 8004254:	461a      	mov	r2, r3
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	42a3      	cmp	r3, r4
 800425a:	d1fb      	bne.n	8004254 <_malloc_r+0xdc>
 800425c:	2300      	movs	r3, #0
 800425e:	6053      	str	r3, [r2, #4]
 8004260:	e7de      	b.n	8004220 <_malloc_r+0xa8>
 8004262:	230c      	movs	r3, #12
 8004264:	6033      	str	r3, [r6, #0]
 8004266:	4630      	mov	r0, r6
 8004268:	f000 f80c 	bl	8004284 <__malloc_unlock>
 800426c:	e794      	b.n	8004198 <_malloc_r+0x20>
 800426e:	6005      	str	r5, [r0, #0]
 8004270:	e7d6      	b.n	8004220 <_malloc_r+0xa8>
 8004272:	bf00      	nop
 8004274:	20000404 	.word	0x20000404

08004278 <__malloc_lock>:
 8004278:	4801      	ldr	r0, [pc, #4]	@ (8004280 <__malloc_lock+0x8>)
 800427a:	f7ff bf00 	b.w	800407e <__retarget_lock_acquire_recursive>
 800427e:	bf00      	nop
 8004280:	200003fc 	.word	0x200003fc

08004284 <__malloc_unlock>:
 8004284:	4801      	ldr	r0, [pc, #4]	@ (800428c <__malloc_unlock+0x8>)
 8004286:	f7ff befb 	b.w	8004080 <__retarget_lock_release_recursive>
 800428a:	bf00      	nop
 800428c:	200003fc 	.word	0x200003fc

08004290 <__sfputc_r>:
 8004290:	6893      	ldr	r3, [r2, #8]
 8004292:	3b01      	subs	r3, #1
 8004294:	2b00      	cmp	r3, #0
 8004296:	b410      	push	{r4}
 8004298:	6093      	str	r3, [r2, #8]
 800429a:	da08      	bge.n	80042ae <__sfputc_r+0x1e>
 800429c:	6994      	ldr	r4, [r2, #24]
 800429e:	42a3      	cmp	r3, r4
 80042a0:	db01      	blt.n	80042a6 <__sfputc_r+0x16>
 80042a2:	290a      	cmp	r1, #10
 80042a4:	d103      	bne.n	80042ae <__sfputc_r+0x1e>
 80042a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042aa:	f7ff bdda 	b.w	8003e62 <__swbuf_r>
 80042ae:	6813      	ldr	r3, [r2, #0]
 80042b0:	1c58      	adds	r0, r3, #1
 80042b2:	6010      	str	r0, [r2, #0]
 80042b4:	7019      	strb	r1, [r3, #0]
 80042b6:	4608      	mov	r0, r1
 80042b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042bc:	4770      	bx	lr

080042be <__sfputs_r>:
 80042be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c0:	4606      	mov	r6, r0
 80042c2:	460f      	mov	r7, r1
 80042c4:	4614      	mov	r4, r2
 80042c6:	18d5      	adds	r5, r2, r3
 80042c8:	42ac      	cmp	r4, r5
 80042ca:	d101      	bne.n	80042d0 <__sfputs_r+0x12>
 80042cc:	2000      	movs	r0, #0
 80042ce:	e007      	b.n	80042e0 <__sfputs_r+0x22>
 80042d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042d4:	463a      	mov	r2, r7
 80042d6:	4630      	mov	r0, r6
 80042d8:	f7ff ffda 	bl	8004290 <__sfputc_r>
 80042dc:	1c43      	adds	r3, r0, #1
 80042de:	d1f3      	bne.n	80042c8 <__sfputs_r+0xa>
 80042e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080042e4 <_vfiprintf_r>:
 80042e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e8:	460d      	mov	r5, r1
 80042ea:	b09d      	sub	sp, #116	@ 0x74
 80042ec:	4614      	mov	r4, r2
 80042ee:	4698      	mov	r8, r3
 80042f0:	4606      	mov	r6, r0
 80042f2:	b118      	cbz	r0, 80042fc <_vfiprintf_r+0x18>
 80042f4:	6a03      	ldr	r3, [r0, #32]
 80042f6:	b90b      	cbnz	r3, 80042fc <_vfiprintf_r+0x18>
 80042f8:	f7ff fcca 	bl	8003c90 <__sinit>
 80042fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042fe:	07d9      	lsls	r1, r3, #31
 8004300:	d405      	bmi.n	800430e <_vfiprintf_r+0x2a>
 8004302:	89ab      	ldrh	r3, [r5, #12]
 8004304:	059a      	lsls	r2, r3, #22
 8004306:	d402      	bmi.n	800430e <_vfiprintf_r+0x2a>
 8004308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800430a:	f7ff feb8 	bl	800407e <__retarget_lock_acquire_recursive>
 800430e:	89ab      	ldrh	r3, [r5, #12]
 8004310:	071b      	lsls	r3, r3, #28
 8004312:	d501      	bpl.n	8004318 <_vfiprintf_r+0x34>
 8004314:	692b      	ldr	r3, [r5, #16]
 8004316:	b99b      	cbnz	r3, 8004340 <_vfiprintf_r+0x5c>
 8004318:	4629      	mov	r1, r5
 800431a:	4630      	mov	r0, r6
 800431c:	f7ff fde0 	bl	8003ee0 <__swsetup_r>
 8004320:	b170      	cbz	r0, 8004340 <_vfiprintf_r+0x5c>
 8004322:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004324:	07dc      	lsls	r4, r3, #31
 8004326:	d504      	bpl.n	8004332 <_vfiprintf_r+0x4e>
 8004328:	f04f 30ff 	mov.w	r0, #4294967295
 800432c:	b01d      	add	sp, #116	@ 0x74
 800432e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004332:	89ab      	ldrh	r3, [r5, #12]
 8004334:	0598      	lsls	r0, r3, #22
 8004336:	d4f7      	bmi.n	8004328 <_vfiprintf_r+0x44>
 8004338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800433a:	f7ff fea1 	bl	8004080 <__retarget_lock_release_recursive>
 800433e:	e7f3      	b.n	8004328 <_vfiprintf_r+0x44>
 8004340:	2300      	movs	r3, #0
 8004342:	9309      	str	r3, [sp, #36]	@ 0x24
 8004344:	2320      	movs	r3, #32
 8004346:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800434a:	f8cd 800c 	str.w	r8, [sp, #12]
 800434e:	2330      	movs	r3, #48	@ 0x30
 8004350:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004500 <_vfiprintf_r+0x21c>
 8004354:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004358:	f04f 0901 	mov.w	r9, #1
 800435c:	4623      	mov	r3, r4
 800435e:	469a      	mov	sl, r3
 8004360:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004364:	b10a      	cbz	r2, 800436a <_vfiprintf_r+0x86>
 8004366:	2a25      	cmp	r2, #37	@ 0x25
 8004368:	d1f9      	bne.n	800435e <_vfiprintf_r+0x7a>
 800436a:	ebba 0b04 	subs.w	fp, sl, r4
 800436e:	d00b      	beq.n	8004388 <_vfiprintf_r+0xa4>
 8004370:	465b      	mov	r3, fp
 8004372:	4622      	mov	r2, r4
 8004374:	4629      	mov	r1, r5
 8004376:	4630      	mov	r0, r6
 8004378:	f7ff ffa1 	bl	80042be <__sfputs_r>
 800437c:	3001      	adds	r0, #1
 800437e:	f000 80a7 	beq.w	80044d0 <_vfiprintf_r+0x1ec>
 8004382:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004384:	445a      	add	r2, fp
 8004386:	9209      	str	r2, [sp, #36]	@ 0x24
 8004388:	f89a 3000 	ldrb.w	r3, [sl]
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 809f 	beq.w	80044d0 <_vfiprintf_r+0x1ec>
 8004392:	2300      	movs	r3, #0
 8004394:	f04f 32ff 	mov.w	r2, #4294967295
 8004398:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800439c:	f10a 0a01 	add.w	sl, sl, #1
 80043a0:	9304      	str	r3, [sp, #16]
 80043a2:	9307      	str	r3, [sp, #28]
 80043a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80043a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80043aa:	4654      	mov	r4, sl
 80043ac:	2205      	movs	r2, #5
 80043ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80043b2:	4853      	ldr	r0, [pc, #332]	@ (8004500 <_vfiprintf_r+0x21c>)
 80043b4:	f7fb ff0c 	bl	80001d0 <memchr>
 80043b8:	9a04      	ldr	r2, [sp, #16]
 80043ba:	b9d8      	cbnz	r0, 80043f4 <_vfiprintf_r+0x110>
 80043bc:	06d1      	lsls	r1, r2, #27
 80043be:	bf44      	itt	mi
 80043c0:	2320      	movmi	r3, #32
 80043c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043c6:	0713      	lsls	r3, r2, #28
 80043c8:	bf44      	itt	mi
 80043ca:	232b      	movmi	r3, #43	@ 0x2b
 80043cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80043d0:	f89a 3000 	ldrb.w	r3, [sl]
 80043d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80043d6:	d015      	beq.n	8004404 <_vfiprintf_r+0x120>
 80043d8:	9a07      	ldr	r2, [sp, #28]
 80043da:	4654      	mov	r4, sl
 80043dc:	2000      	movs	r0, #0
 80043de:	f04f 0c0a 	mov.w	ip, #10
 80043e2:	4621      	mov	r1, r4
 80043e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043e8:	3b30      	subs	r3, #48	@ 0x30
 80043ea:	2b09      	cmp	r3, #9
 80043ec:	d94b      	bls.n	8004486 <_vfiprintf_r+0x1a2>
 80043ee:	b1b0      	cbz	r0, 800441e <_vfiprintf_r+0x13a>
 80043f0:	9207      	str	r2, [sp, #28]
 80043f2:	e014      	b.n	800441e <_vfiprintf_r+0x13a>
 80043f4:	eba0 0308 	sub.w	r3, r0, r8
 80043f8:	fa09 f303 	lsl.w	r3, r9, r3
 80043fc:	4313      	orrs	r3, r2
 80043fe:	9304      	str	r3, [sp, #16]
 8004400:	46a2      	mov	sl, r4
 8004402:	e7d2      	b.n	80043aa <_vfiprintf_r+0xc6>
 8004404:	9b03      	ldr	r3, [sp, #12]
 8004406:	1d19      	adds	r1, r3, #4
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	9103      	str	r1, [sp, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	bfbb      	ittet	lt
 8004410:	425b      	neglt	r3, r3
 8004412:	f042 0202 	orrlt.w	r2, r2, #2
 8004416:	9307      	strge	r3, [sp, #28]
 8004418:	9307      	strlt	r3, [sp, #28]
 800441a:	bfb8      	it	lt
 800441c:	9204      	strlt	r2, [sp, #16]
 800441e:	7823      	ldrb	r3, [r4, #0]
 8004420:	2b2e      	cmp	r3, #46	@ 0x2e
 8004422:	d10a      	bne.n	800443a <_vfiprintf_r+0x156>
 8004424:	7863      	ldrb	r3, [r4, #1]
 8004426:	2b2a      	cmp	r3, #42	@ 0x2a
 8004428:	d132      	bne.n	8004490 <_vfiprintf_r+0x1ac>
 800442a:	9b03      	ldr	r3, [sp, #12]
 800442c:	1d1a      	adds	r2, r3, #4
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	9203      	str	r2, [sp, #12]
 8004432:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004436:	3402      	adds	r4, #2
 8004438:	9305      	str	r3, [sp, #20]
 800443a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004510 <_vfiprintf_r+0x22c>
 800443e:	7821      	ldrb	r1, [r4, #0]
 8004440:	2203      	movs	r2, #3
 8004442:	4650      	mov	r0, sl
 8004444:	f7fb fec4 	bl	80001d0 <memchr>
 8004448:	b138      	cbz	r0, 800445a <_vfiprintf_r+0x176>
 800444a:	9b04      	ldr	r3, [sp, #16]
 800444c:	eba0 000a 	sub.w	r0, r0, sl
 8004450:	2240      	movs	r2, #64	@ 0x40
 8004452:	4082      	lsls	r2, r0
 8004454:	4313      	orrs	r3, r2
 8004456:	3401      	adds	r4, #1
 8004458:	9304      	str	r3, [sp, #16]
 800445a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800445e:	4829      	ldr	r0, [pc, #164]	@ (8004504 <_vfiprintf_r+0x220>)
 8004460:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004464:	2206      	movs	r2, #6
 8004466:	f7fb feb3 	bl	80001d0 <memchr>
 800446a:	2800      	cmp	r0, #0
 800446c:	d03f      	beq.n	80044ee <_vfiprintf_r+0x20a>
 800446e:	4b26      	ldr	r3, [pc, #152]	@ (8004508 <_vfiprintf_r+0x224>)
 8004470:	bb1b      	cbnz	r3, 80044ba <_vfiprintf_r+0x1d6>
 8004472:	9b03      	ldr	r3, [sp, #12]
 8004474:	3307      	adds	r3, #7
 8004476:	f023 0307 	bic.w	r3, r3, #7
 800447a:	3308      	adds	r3, #8
 800447c:	9303      	str	r3, [sp, #12]
 800447e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004480:	443b      	add	r3, r7
 8004482:	9309      	str	r3, [sp, #36]	@ 0x24
 8004484:	e76a      	b.n	800435c <_vfiprintf_r+0x78>
 8004486:	fb0c 3202 	mla	r2, ip, r2, r3
 800448a:	460c      	mov	r4, r1
 800448c:	2001      	movs	r0, #1
 800448e:	e7a8      	b.n	80043e2 <_vfiprintf_r+0xfe>
 8004490:	2300      	movs	r3, #0
 8004492:	3401      	adds	r4, #1
 8004494:	9305      	str	r3, [sp, #20]
 8004496:	4619      	mov	r1, r3
 8004498:	f04f 0c0a 	mov.w	ip, #10
 800449c:	4620      	mov	r0, r4
 800449e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044a2:	3a30      	subs	r2, #48	@ 0x30
 80044a4:	2a09      	cmp	r2, #9
 80044a6:	d903      	bls.n	80044b0 <_vfiprintf_r+0x1cc>
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d0c6      	beq.n	800443a <_vfiprintf_r+0x156>
 80044ac:	9105      	str	r1, [sp, #20]
 80044ae:	e7c4      	b.n	800443a <_vfiprintf_r+0x156>
 80044b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80044b4:	4604      	mov	r4, r0
 80044b6:	2301      	movs	r3, #1
 80044b8:	e7f0      	b.n	800449c <_vfiprintf_r+0x1b8>
 80044ba:	ab03      	add	r3, sp, #12
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	462a      	mov	r2, r5
 80044c0:	4b12      	ldr	r3, [pc, #72]	@ (800450c <_vfiprintf_r+0x228>)
 80044c2:	a904      	add	r1, sp, #16
 80044c4:	4630      	mov	r0, r6
 80044c6:	f3af 8000 	nop.w
 80044ca:	4607      	mov	r7, r0
 80044cc:	1c78      	adds	r0, r7, #1
 80044ce:	d1d6      	bne.n	800447e <_vfiprintf_r+0x19a>
 80044d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80044d2:	07d9      	lsls	r1, r3, #31
 80044d4:	d405      	bmi.n	80044e2 <_vfiprintf_r+0x1fe>
 80044d6:	89ab      	ldrh	r3, [r5, #12]
 80044d8:	059a      	lsls	r2, r3, #22
 80044da:	d402      	bmi.n	80044e2 <_vfiprintf_r+0x1fe>
 80044dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044de:	f7ff fdcf 	bl	8004080 <__retarget_lock_release_recursive>
 80044e2:	89ab      	ldrh	r3, [r5, #12]
 80044e4:	065b      	lsls	r3, r3, #25
 80044e6:	f53f af1f 	bmi.w	8004328 <_vfiprintf_r+0x44>
 80044ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80044ec:	e71e      	b.n	800432c <_vfiprintf_r+0x48>
 80044ee:	ab03      	add	r3, sp, #12
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	462a      	mov	r2, r5
 80044f4:	4b05      	ldr	r3, [pc, #20]	@ (800450c <_vfiprintf_r+0x228>)
 80044f6:	a904      	add	r1, sp, #16
 80044f8:	4630      	mov	r0, r6
 80044fa:	f000 f879 	bl	80045f0 <_printf_i>
 80044fe:	e7e4      	b.n	80044ca <_vfiprintf_r+0x1e6>
 8004500:	08005074 	.word	0x08005074
 8004504:	0800507e 	.word	0x0800507e
 8004508:	00000000 	.word	0x00000000
 800450c:	080042bf 	.word	0x080042bf
 8004510:	0800507a 	.word	0x0800507a

08004514 <_printf_common>:
 8004514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004518:	4616      	mov	r6, r2
 800451a:	4698      	mov	r8, r3
 800451c:	688a      	ldr	r2, [r1, #8]
 800451e:	690b      	ldr	r3, [r1, #16]
 8004520:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004524:	4293      	cmp	r3, r2
 8004526:	bfb8      	it	lt
 8004528:	4613      	movlt	r3, r2
 800452a:	6033      	str	r3, [r6, #0]
 800452c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004530:	4607      	mov	r7, r0
 8004532:	460c      	mov	r4, r1
 8004534:	b10a      	cbz	r2, 800453a <_printf_common+0x26>
 8004536:	3301      	adds	r3, #1
 8004538:	6033      	str	r3, [r6, #0]
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	0699      	lsls	r1, r3, #26
 800453e:	bf42      	ittt	mi
 8004540:	6833      	ldrmi	r3, [r6, #0]
 8004542:	3302      	addmi	r3, #2
 8004544:	6033      	strmi	r3, [r6, #0]
 8004546:	6825      	ldr	r5, [r4, #0]
 8004548:	f015 0506 	ands.w	r5, r5, #6
 800454c:	d106      	bne.n	800455c <_printf_common+0x48>
 800454e:	f104 0a19 	add.w	sl, r4, #25
 8004552:	68e3      	ldr	r3, [r4, #12]
 8004554:	6832      	ldr	r2, [r6, #0]
 8004556:	1a9b      	subs	r3, r3, r2
 8004558:	42ab      	cmp	r3, r5
 800455a:	dc26      	bgt.n	80045aa <_printf_common+0x96>
 800455c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004560:	6822      	ldr	r2, [r4, #0]
 8004562:	3b00      	subs	r3, #0
 8004564:	bf18      	it	ne
 8004566:	2301      	movne	r3, #1
 8004568:	0692      	lsls	r2, r2, #26
 800456a:	d42b      	bmi.n	80045c4 <_printf_common+0xb0>
 800456c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004570:	4641      	mov	r1, r8
 8004572:	4638      	mov	r0, r7
 8004574:	47c8      	blx	r9
 8004576:	3001      	adds	r0, #1
 8004578:	d01e      	beq.n	80045b8 <_printf_common+0xa4>
 800457a:	6823      	ldr	r3, [r4, #0]
 800457c:	6922      	ldr	r2, [r4, #16]
 800457e:	f003 0306 	and.w	r3, r3, #6
 8004582:	2b04      	cmp	r3, #4
 8004584:	bf02      	ittt	eq
 8004586:	68e5      	ldreq	r5, [r4, #12]
 8004588:	6833      	ldreq	r3, [r6, #0]
 800458a:	1aed      	subeq	r5, r5, r3
 800458c:	68a3      	ldr	r3, [r4, #8]
 800458e:	bf0c      	ite	eq
 8004590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004594:	2500      	movne	r5, #0
 8004596:	4293      	cmp	r3, r2
 8004598:	bfc4      	itt	gt
 800459a:	1a9b      	subgt	r3, r3, r2
 800459c:	18ed      	addgt	r5, r5, r3
 800459e:	2600      	movs	r6, #0
 80045a0:	341a      	adds	r4, #26
 80045a2:	42b5      	cmp	r5, r6
 80045a4:	d11a      	bne.n	80045dc <_printf_common+0xc8>
 80045a6:	2000      	movs	r0, #0
 80045a8:	e008      	b.n	80045bc <_printf_common+0xa8>
 80045aa:	2301      	movs	r3, #1
 80045ac:	4652      	mov	r2, sl
 80045ae:	4641      	mov	r1, r8
 80045b0:	4638      	mov	r0, r7
 80045b2:	47c8      	blx	r9
 80045b4:	3001      	adds	r0, #1
 80045b6:	d103      	bne.n	80045c0 <_printf_common+0xac>
 80045b8:	f04f 30ff 	mov.w	r0, #4294967295
 80045bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c0:	3501      	adds	r5, #1
 80045c2:	e7c6      	b.n	8004552 <_printf_common+0x3e>
 80045c4:	18e1      	adds	r1, r4, r3
 80045c6:	1c5a      	adds	r2, r3, #1
 80045c8:	2030      	movs	r0, #48	@ 0x30
 80045ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80045ce:	4422      	add	r2, r4
 80045d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80045d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80045d8:	3302      	adds	r3, #2
 80045da:	e7c7      	b.n	800456c <_printf_common+0x58>
 80045dc:	2301      	movs	r3, #1
 80045de:	4622      	mov	r2, r4
 80045e0:	4641      	mov	r1, r8
 80045e2:	4638      	mov	r0, r7
 80045e4:	47c8      	blx	r9
 80045e6:	3001      	adds	r0, #1
 80045e8:	d0e6      	beq.n	80045b8 <_printf_common+0xa4>
 80045ea:	3601      	adds	r6, #1
 80045ec:	e7d9      	b.n	80045a2 <_printf_common+0x8e>
	...

080045f0 <_printf_i>:
 80045f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80045f4:	7e0f      	ldrb	r7, [r1, #24]
 80045f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80045f8:	2f78      	cmp	r7, #120	@ 0x78
 80045fa:	4691      	mov	r9, r2
 80045fc:	4680      	mov	r8, r0
 80045fe:	460c      	mov	r4, r1
 8004600:	469a      	mov	sl, r3
 8004602:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004606:	d807      	bhi.n	8004618 <_printf_i+0x28>
 8004608:	2f62      	cmp	r7, #98	@ 0x62
 800460a:	d80a      	bhi.n	8004622 <_printf_i+0x32>
 800460c:	2f00      	cmp	r7, #0
 800460e:	f000 80d1 	beq.w	80047b4 <_printf_i+0x1c4>
 8004612:	2f58      	cmp	r7, #88	@ 0x58
 8004614:	f000 80b8 	beq.w	8004788 <_printf_i+0x198>
 8004618:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800461c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004620:	e03a      	b.n	8004698 <_printf_i+0xa8>
 8004622:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004626:	2b15      	cmp	r3, #21
 8004628:	d8f6      	bhi.n	8004618 <_printf_i+0x28>
 800462a:	a101      	add	r1, pc, #4	@ (adr r1, 8004630 <_printf_i+0x40>)
 800462c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004630:	08004689 	.word	0x08004689
 8004634:	0800469d 	.word	0x0800469d
 8004638:	08004619 	.word	0x08004619
 800463c:	08004619 	.word	0x08004619
 8004640:	08004619 	.word	0x08004619
 8004644:	08004619 	.word	0x08004619
 8004648:	0800469d 	.word	0x0800469d
 800464c:	08004619 	.word	0x08004619
 8004650:	08004619 	.word	0x08004619
 8004654:	08004619 	.word	0x08004619
 8004658:	08004619 	.word	0x08004619
 800465c:	0800479b 	.word	0x0800479b
 8004660:	080046c7 	.word	0x080046c7
 8004664:	08004755 	.word	0x08004755
 8004668:	08004619 	.word	0x08004619
 800466c:	08004619 	.word	0x08004619
 8004670:	080047bd 	.word	0x080047bd
 8004674:	08004619 	.word	0x08004619
 8004678:	080046c7 	.word	0x080046c7
 800467c:	08004619 	.word	0x08004619
 8004680:	08004619 	.word	0x08004619
 8004684:	0800475d 	.word	0x0800475d
 8004688:	6833      	ldr	r3, [r6, #0]
 800468a:	1d1a      	adds	r2, r3, #4
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	6032      	str	r2, [r6, #0]
 8004690:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004694:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004698:	2301      	movs	r3, #1
 800469a:	e09c      	b.n	80047d6 <_printf_i+0x1e6>
 800469c:	6833      	ldr	r3, [r6, #0]
 800469e:	6820      	ldr	r0, [r4, #0]
 80046a0:	1d19      	adds	r1, r3, #4
 80046a2:	6031      	str	r1, [r6, #0]
 80046a4:	0606      	lsls	r6, r0, #24
 80046a6:	d501      	bpl.n	80046ac <_printf_i+0xbc>
 80046a8:	681d      	ldr	r5, [r3, #0]
 80046aa:	e003      	b.n	80046b4 <_printf_i+0xc4>
 80046ac:	0645      	lsls	r5, r0, #25
 80046ae:	d5fb      	bpl.n	80046a8 <_printf_i+0xb8>
 80046b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80046b4:	2d00      	cmp	r5, #0
 80046b6:	da03      	bge.n	80046c0 <_printf_i+0xd0>
 80046b8:	232d      	movs	r3, #45	@ 0x2d
 80046ba:	426d      	negs	r5, r5
 80046bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80046c0:	4858      	ldr	r0, [pc, #352]	@ (8004824 <_printf_i+0x234>)
 80046c2:	230a      	movs	r3, #10
 80046c4:	e011      	b.n	80046ea <_printf_i+0xfa>
 80046c6:	6821      	ldr	r1, [r4, #0]
 80046c8:	6833      	ldr	r3, [r6, #0]
 80046ca:	0608      	lsls	r0, r1, #24
 80046cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80046d0:	d402      	bmi.n	80046d8 <_printf_i+0xe8>
 80046d2:	0649      	lsls	r1, r1, #25
 80046d4:	bf48      	it	mi
 80046d6:	b2ad      	uxthmi	r5, r5
 80046d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80046da:	4852      	ldr	r0, [pc, #328]	@ (8004824 <_printf_i+0x234>)
 80046dc:	6033      	str	r3, [r6, #0]
 80046de:	bf14      	ite	ne
 80046e0:	230a      	movne	r3, #10
 80046e2:	2308      	moveq	r3, #8
 80046e4:	2100      	movs	r1, #0
 80046e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80046ea:	6866      	ldr	r6, [r4, #4]
 80046ec:	60a6      	str	r6, [r4, #8]
 80046ee:	2e00      	cmp	r6, #0
 80046f0:	db05      	blt.n	80046fe <_printf_i+0x10e>
 80046f2:	6821      	ldr	r1, [r4, #0]
 80046f4:	432e      	orrs	r6, r5
 80046f6:	f021 0104 	bic.w	r1, r1, #4
 80046fa:	6021      	str	r1, [r4, #0]
 80046fc:	d04b      	beq.n	8004796 <_printf_i+0x1a6>
 80046fe:	4616      	mov	r6, r2
 8004700:	fbb5 f1f3 	udiv	r1, r5, r3
 8004704:	fb03 5711 	mls	r7, r3, r1, r5
 8004708:	5dc7      	ldrb	r7, [r0, r7]
 800470a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800470e:	462f      	mov	r7, r5
 8004710:	42bb      	cmp	r3, r7
 8004712:	460d      	mov	r5, r1
 8004714:	d9f4      	bls.n	8004700 <_printf_i+0x110>
 8004716:	2b08      	cmp	r3, #8
 8004718:	d10b      	bne.n	8004732 <_printf_i+0x142>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	07df      	lsls	r7, r3, #31
 800471e:	d508      	bpl.n	8004732 <_printf_i+0x142>
 8004720:	6923      	ldr	r3, [r4, #16]
 8004722:	6861      	ldr	r1, [r4, #4]
 8004724:	4299      	cmp	r1, r3
 8004726:	bfde      	ittt	le
 8004728:	2330      	movle	r3, #48	@ 0x30
 800472a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800472e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004732:	1b92      	subs	r2, r2, r6
 8004734:	6122      	str	r2, [r4, #16]
 8004736:	f8cd a000 	str.w	sl, [sp]
 800473a:	464b      	mov	r3, r9
 800473c:	aa03      	add	r2, sp, #12
 800473e:	4621      	mov	r1, r4
 8004740:	4640      	mov	r0, r8
 8004742:	f7ff fee7 	bl	8004514 <_printf_common>
 8004746:	3001      	adds	r0, #1
 8004748:	d14a      	bne.n	80047e0 <_printf_i+0x1f0>
 800474a:	f04f 30ff 	mov.w	r0, #4294967295
 800474e:	b004      	add	sp, #16
 8004750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004754:	6823      	ldr	r3, [r4, #0]
 8004756:	f043 0320 	orr.w	r3, r3, #32
 800475a:	6023      	str	r3, [r4, #0]
 800475c:	4832      	ldr	r0, [pc, #200]	@ (8004828 <_printf_i+0x238>)
 800475e:	2778      	movs	r7, #120	@ 0x78
 8004760:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004764:	6823      	ldr	r3, [r4, #0]
 8004766:	6831      	ldr	r1, [r6, #0]
 8004768:	061f      	lsls	r7, r3, #24
 800476a:	f851 5b04 	ldr.w	r5, [r1], #4
 800476e:	d402      	bmi.n	8004776 <_printf_i+0x186>
 8004770:	065f      	lsls	r7, r3, #25
 8004772:	bf48      	it	mi
 8004774:	b2ad      	uxthmi	r5, r5
 8004776:	6031      	str	r1, [r6, #0]
 8004778:	07d9      	lsls	r1, r3, #31
 800477a:	bf44      	itt	mi
 800477c:	f043 0320 	orrmi.w	r3, r3, #32
 8004780:	6023      	strmi	r3, [r4, #0]
 8004782:	b11d      	cbz	r5, 800478c <_printf_i+0x19c>
 8004784:	2310      	movs	r3, #16
 8004786:	e7ad      	b.n	80046e4 <_printf_i+0xf4>
 8004788:	4826      	ldr	r0, [pc, #152]	@ (8004824 <_printf_i+0x234>)
 800478a:	e7e9      	b.n	8004760 <_printf_i+0x170>
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	f023 0320 	bic.w	r3, r3, #32
 8004792:	6023      	str	r3, [r4, #0]
 8004794:	e7f6      	b.n	8004784 <_printf_i+0x194>
 8004796:	4616      	mov	r6, r2
 8004798:	e7bd      	b.n	8004716 <_printf_i+0x126>
 800479a:	6833      	ldr	r3, [r6, #0]
 800479c:	6825      	ldr	r5, [r4, #0]
 800479e:	6961      	ldr	r1, [r4, #20]
 80047a0:	1d18      	adds	r0, r3, #4
 80047a2:	6030      	str	r0, [r6, #0]
 80047a4:	062e      	lsls	r6, r5, #24
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	d501      	bpl.n	80047ae <_printf_i+0x1be>
 80047aa:	6019      	str	r1, [r3, #0]
 80047ac:	e002      	b.n	80047b4 <_printf_i+0x1c4>
 80047ae:	0668      	lsls	r0, r5, #25
 80047b0:	d5fb      	bpl.n	80047aa <_printf_i+0x1ba>
 80047b2:	8019      	strh	r1, [r3, #0]
 80047b4:	2300      	movs	r3, #0
 80047b6:	6123      	str	r3, [r4, #16]
 80047b8:	4616      	mov	r6, r2
 80047ba:	e7bc      	b.n	8004736 <_printf_i+0x146>
 80047bc:	6833      	ldr	r3, [r6, #0]
 80047be:	1d1a      	adds	r2, r3, #4
 80047c0:	6032      	str	r2, [r6, #0]
 80047c2:	681e      	ldr	r6, [r3, #0]
 80047c4:	6862      	ldr	r2, [r4, #4]
 80047c6:	2100      	movs	r1, #0
 80047c8:	4630      	mov	r0, r6
 80047ca:	f7fb fd01 	bl	80001d0 <memchr>
 80047ce:	b108      	cbz	r0, 80047d4 <_printf_i+0x1e4>
 80047d0:	1b80      	subs	r0, r0, r6
 80047d2:	6060      	str	r0, [r4, #4]
 80047d4:	6863      	ldr	r3, [r4, #4]
 80047d6:	6123      	str	r3, [r4, #16]
 80047d8:	2300      	movs	r3, #0
 80047da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80047de:	e7aa      	b.n	8004736 <_printf_i+0x146>
 80047e0:	6923      	ldr	r3, [r4, #16]
 80047e2:	4632      	mov	r2, r6
 80047e4:	4649      	mov	r1, r9
 80047e6:	4640      	mov	r0, r8
 80047e8:	47d0      	blx	sl
 80047ea:	3001      	adds	r0, #1
 80047ec:	d0ad      	beq.n	800474a <_printf_i+0x15a>
 80047ee:	6823      	ldr	r3, [r4, #0]
 80047f0:	079b      	lsls	r3, r3, #30
 80047f2:	d413      	bmi.n	800481c <_printf_i+0x22c>
 80047f4:	68e0      	ldr	r0, [r4, #12]
 80047f6:	9b03      	ldr	r3, [sp, #12]
 80047f8:	4298      	cmp	r0, r3
 80047fa:	bfb8      	it	lt
 80047fc:	4618      	movlt	r0, r3
 80047fe:	e7a6      	b.n	800474e <_printf_i+0x15e>
 8004800:	2301      	movs	r3, #1
 8004802:	4632      	mov	r2, r6
 8004804:	4649      	mov	r1, r9
 8004806:	4640      	mov	r0, r8
 8004808:	47d0      	blx	sl
 800480a:	3001      	adds	r0, #1
 800480c:	d09d      	beq.n	800474a <_printf_i+0x15a>
 800480e:	3501      	adds	r5, #1
 8004810:	68e3      	ldr	r3, [r4, #12]
 8004812:	9903      	ldr	r1, [sp, #12]
 8004814:	1a5b      	subs	r3, r3, r1
 8004816:	42ab      	cmp	r3, r5
 8004818:	dcf2      	bgt.n	8004800 <_printf_i+0x210>
 800481a:	e7eb      	b.n	80047f4 <_printf_i+0x204>
 800481c:	2500      	movs	r5, #0
 800481e:	f104 0619 	add.w	r6, r4, #25
 8004822:	e7f5      	b.n	8004810 <_printf_i+0x220>
 8004824:	08005085 	.word	0x08005085
 8004828:	08005096 	.word	0x08005096

0800482c <__sflush_r>:
 800482c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004830:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004834:	0716      	lsls	r6, r2, #28
 8004836:	4605      	mov	r5, r0
 8004838:	460c      	mov	r4, r1
 800483a:	d454      	bmi.n	80048e6 <__sflush_r+0xba>
 800483c:	684b      	ldr	r3, [r1, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	dc02      	bgt.n	8004848 <__sflush_r+0x1c>
 8004842:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004844:	2b00      	cmp	r3, #0
 8004846:	dd48      	ble.n	80048da <__sflush_r+0xae>
 8004848:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800484a:	2e00      	cmp	r6, #0
 800484c:	d045      	beq.n	80048da <__sflush_r+0xae>
 800484e:	2300      	movs	r3, #0
 8004850:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004854:	682f      	ldr	r7, [r5, #0]
 8004856:	6a21      	ldr	r1, [r4, #32]
 8004858:	602b      	str	r3, [r5, #0]
 800485a:	d030      	beq.n	80048be <__sflush_r+0x92>
 800485c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800485e:	89a3      	ldrh	r3, [r4, #12]
 8004860:	0759      	lsls	r1, r3, #29
 8004862:	d505      	bpl.n	8004870 <__sflush_r+0x44>
 8004864:	6863      	ldr	r3, [r4, #4]
 8004866:	1ad2      	subs	r2, r2, r3
 8004868:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800486a:	b10b      	cbz	r3, 8004870 <__sflush_r+0x44>
 800486c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800486e:	1ad2      	subs	r2, r2, r3
 8004870:	2300      	movs	r3, #0
 8004872:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004874:	6a21      	ldr	r1, [r4, #32]
 8004876:	4628      	mov	r0, r5
 8004878:	47b0      	blx	r6
 800487a:	1c43      	adds	r3, r0, #1
 800487c:	89a3      	ldrh	r3, [r4, #12]
 800487e:	d106      	bne.n	800488e <__sflush_r+0x62>
 8004880:	6829      	ldr	r1, [r5, #0]
 8004882:	291d      	cmp	r1, #29
 8004884:	d82b      	bhi.n	80048de <__sflush_r+0xb2>
 8004886:	4a2a      	ldr	r2, [pc, #168]	@ (8004930 <__sflush_r+0x104>)
 8004888:	40ca      	lsrs	r2, r1
 800488a:	07d6      	lsls	r6, r2, #31
 800488c:	d527      	bpl.n	80048de <__sflush_r+0xb2>
 800488e:	2200      	movs	r2, #0
 8004890:	6062      	str	r2, [r4, #4]
 8004892:	04d9      	lsls	r1, r3, #19
 8004894:	6922      	ldr	r2, [r4, #16]
 8004896:	6022      	str	r2, [r4, #0]
 8004898:	d504      	bpl.n	80048a4 <__sflush_r+0x78>
 800489a:	1c42      	adds	r2, r0, #1
 800489c:	d101      	bne.n	80048a2 <__sflush_r+0x76>
 800489e:	682b      	ldr	r3, [r5, #0]
 80048a0:	b903      	cbnz	r3, 80048a4 <__sflush_r+0x78>
 80048a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80048a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048a6:	602f      	str	r7, [r5, #0]
 80048a8:	b1b9      	cbz	r1, 80048da <__sflush_r+0xae>
 80048aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048ae:	4299      	cmp	r1, r3
 80048b0:	d002      	beq.n	80048b8 <__sflush_r+0x8c>
 80048b2:	4628      	mov	r0, r5
 80048b4:	f7ff fbf4 	bl	80040a0 <_free_r>
 80048b8:	2300      	movs	r3, #0
 80048ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80048bc:	e00d      	b.n	80048da <__sflush_r+0xae>
 80048be:	2301      	movs	r3, #1
 80048c0:	4628      	mov	r0, r5
 80048c2:	47b0      	blx	r6
 80048c4:	4602      	mov	r2, r0
 80048c6:	1c50      	adds	r0, r2, #1
 80048c8:	d1c9      	bne.n	800485e <__sflush_r+0x32>
 80048ca:	682b      	ldr	r3, [r5, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d0c6      	beq.n	800485e <__sflush_r+0x32>
 80048d0:	2b1d      	cmp	r3, #29
 80048d2:	d001      	beq.n	80048d8 <__sflush_r+0xac>
 80048d4:	2b16      	cmp	r3, #22
 80048d6:	d11e      	bne.n	8004916 <__sflush_r+0xea>
 80048d8:	602f      	str	r7, [r5, #0]
 80048da:	2000      	movs	r0, #0
 80048dc:	e022      	b.n	8004924 <__sflush_r+0xf8>
 80048de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048e2:	b21b      	sxth	r3, r3
 80048e4:	e01b      	b.n	800491e <__sflush_r+0xf2>
 80048e6:	690f      	ldr	r7, [r1, #16]
 80048e8:	2f00      	cmp	r7, #0
 80048ea:	d0f6      	beq.n	80048da <__sflush_r+0xae>
 80048ec:	0793      	lsls	r3, r2, #30
 80048ee:	680e      	ldr	r6, [r1, #0]
 80048f0:	bf08      	it	eq
 80048f2:	694b      	ldreq	r3, [r1, #20]
 80048f4:	600f      	str	r7, [r1, #0]
 80048f6:	bf18      	it	ne
 80048f8:	2300      	movne	r3, #0
 80048fa:	eba6 0807 	sub.w	r8, r6, r7
 80048fe:	608b      	str	r3, [r1, #8]
 8004900:	f1b8 0f00 	cmp.w	r8, #0
 8004904:	dde9      	ble.n	80048da <__sflush_r+0xae>
 8004906:	6a21      	ldr	r1, [r4, #32]
 8004908:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800490a:	4643      	mov	r3, r8
 800490c:	463a      	mov	r2, r7
 800490e:	4628      	mov	r0, r5
 8004910:	47b0      	blx	r6
 8004912:	2800      	cmp	r0, #0
 8004914:	dc08      	bgt.n	8004928 <__sflush_r+0xfc>
 8004916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800491a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800491e:	81a3      	strh	r3, [r4, #12]
 8004920:	f04f 30ff 	mov.w	r0, #4294967295
 8004924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004928:	4407      	add	r7, r0
 800492a:	eba8 0800 	sub.w	r8, r8, r0
 800492e:	e7e7      	b.n	8004900 <__sflush_r+0xd4>
 8004930:	20400001 	.word	0x20400001

08004934 <_fflush_r>:
 8004934:	b538      	push	{r3, r4, r5, lr}
 8004936:	690b      	ldr	r3, [r1, #16]
 8004938:	4605      	mov	r5, r0
 800493a:	460c      	mov	r4, r1
 800493c:	b913      	cbnz	r3, 8004944 <_fflush_r+0x10>
 800493e:	2500      	movs	r5, #0
 8004940:	4628      	mov	r0, r5
 8004942:	bd38      	pop	{r3, r4, r5, pc}
 8004944:	b118      	cbz	r0, 800494e <_fflush_r+0x1a>
 8004946:	6a03      	ldr	r3, [r0, #32]
 8004948:	b90b      	cbnz	r3, 800494e <_fflush_r+0x1a>
 800494a:	f7ff f9a1 	bl	8003c90 <__sinit>
 800494e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d0f3      	beq.n	800493e <_fflush_r+0xa>
 8004956:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004958:	07d0      	lsls	r0, r2, #31
 800495a:	d404      	bmi.n	8004966 <_fflush_r+0x32>
 800495c:	0599      	lsls	r1, r3, #22
 800495e:	d402      	bmi.n	8004966 <_fflush_r+0x32>
 8004960:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004962:	f7ff fb8c 	bl	800407e <__retarget_lock_acquire_recursive>
 8004966:	4628      	mov	r0, r5
 8004968:	4621      	mov	r1, r4
 800496a:	f7ff ff5f 	bl	800482c <__sflush_r>
 800496e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004970:	07da      	lsls	r2, r3, #31
 8004972:	4605      	mov	r5, r0
 8004974:	d4e4      	bmi.n	8004940 <_fflush_r+0xc>
 8004976:	89a3      	ldrh	r3, [r4, #12]
 8004978:	059b      	lsls	r3, r3, #22
 800497a:	d4e1      	bmi.n	8004940 <_fflush_r+0xc>
 800497c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800497e:	f7ff fb7f 	bl	8004080 <__retarget_lock_release_recursive>
 8004982:	e7dd      	b.n	8004940 <_fflush_r+0xc>

08004984 <__swhatbuf_r>:
 8004984:	b570      	push	{r4, r5, r6, lr}
 8004986:	460c      	mov	r4, r1
 8004988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800498c:	2900      	cmp	r1, #0
 800498e:	b096      	sub	sp, #88	@ 0x58
 8004990:	4615      	mov	r5, r2
 8004992:	461e      	mov	r6, r3
 8004994:	da0d      	bge.n	80049b2 <__swhatbuf_r+0x2e>
 8004996:	89a3      	ldrh	r3, [r4, #12]
 8004998:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800499c:	f04f 0100 	mov.w	r1, #0
 80049a0:	bf14      	ite	ne
 80049a2:	2340      	movne	r3, #64	@ 0x40
 80049a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80049a8:	2000      	movs	r0, #0
 80049aa:	6031      	str	r1, [r6, #0]
 80049ac:	602b      	str	r3, [r5, #0]
 80049ae:	b016      	add	sp, #88	@ 0x58
 80049b0:	bd70      	pop	{r4, r5, r6, pc}
 80049b2:	466a      	mov	r2, sp
 80049b4:	f000 f848 	bl	8004a48 <_fstat_r>
 80049b8:	2800      	cmp	r0, #0
 80049ba:	dbec      	blt.n	8004996 <__swhatbuf_r+0x12>
 80049bc:	9901      	ldr	r1, [sp, #4]
 80049be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80049c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80049c6:	4259      	negs	r1, r3
 80049c8:	4159      	adcs	r1, r3
 80049ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049ce:	e7eb      	b.n	80049a8 <__swhatbuf_r+0x24>

080049d0 <__smakebuf_r>:
 80049d0:	898b      	ldrh	r3, [r1, #12]
 80049d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049d4:	079d      	lsls	r5, r3, #30
 80049d6:	4606      	mov	r6, r0
 80049d8:	460c      	mov	r4, r1
 80049da:	d507      	bpl.n	80049ec <__smakebuf_r+0x1c>
 80049dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80049e0:	6023      	str	r3, [r4, #0]
 80049e2:	6123      	str	r3, [r4, #16]
 80049e4:	2301      	movs	r3, #1
 80049e6:	6163      	str	r3, [r4, #20]
 80049e8:	b003      	add	sp, #12
 80049ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049ec:	ab01      	add	r3, sp, #4
 80049ee:	466a      	mov	r2, sp
 80049f0:	f7ff ffc8 	bl	8004984 <__swhatbuf_r>
 80049f4:	9f00      	ldr	r7, [sp, #0]
 80049f6:	4605      	mov	r5, r0
 80049f8:	4639      	mov	r1, r7
 80049fa:	4630      	mov	r0, r6
 80049fc:	f7ff fbbc 	bl	8004178 <_malloc_r>
 8004a00:	b948      	cbnz	r0, 8004a16 <__smakebuf_r+0x46>
 8004a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a06:	059a      	lsls	r2, r3, #22
 8004a08:	d4ee      	bmi.n	80049e8 <__smakebuf_r+0x18>
 8004a0a:	f023 0303 	bic.w	r3, r3, #3
 8004a0e:	f043 0302 	orr.w	r3, r3, #2
 8004a12:	81a3      	strh	r3, [r4, #12]
 8004a14:	e7e2      	b.n	80049dc <__smakebuf_r+0xc>
 8004a16:	89a3      	ldrh	r3, [r4, #12]
 8004a18:	6020      	str	r0, [r4, #0]
 8004a1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a1e:	81a3      	strh	r3, [r4, #12]
 8004a20:	9b01      	ldr	r3, [sp, #4]
 8004a22:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a26:	b15b      	cbz	r3, 8004a40 <__smakebuf_r+0x70>
 8004a28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a2c:	4630      	mov	r0, r6
 8004a2e:	f000 f81d 	bl	8004a6c <_isatty_r>
 8004a32:	b128      	cbz	r0, 8004a40 <__smakebuf_r+0x70>
 8004a34:	89a3      	ldrh	r3, [r4, #12]
 8004a36:	f023 0303 	bic.w	r3, r3, #3
 8004a3a:	f043 0301 	orr.w	r3, r3, #1
 8004a3e:	81a3      	strh	r3, [r4, #12]
 8004a40:	89a3      	ldrh	r3, [r4, #12]
 8004a42:	431d      	orrs	r5, r3
 8004a44:	81a5      	strh	r5, [r4, #12]
 8004a46:	e7cf      	b.n	80049e8 <__smakebuf_r+0x18>

08004a48 <_fstat_r>:
 8004a48:	b538      	push	{r3, r4, r5, lr}
 8004a4a:	4d07      	ldr	r5, [pc, #28]	@ (8004a68 <_fstat_r+0x20>)
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	4604      	mov	r4, r0
 8004a50:	4608      	mov	r0, r1
 8004a52:	4611      	mov	r1, r2
 8004a54:	602b      	str	r3, [r5, #0]
 8004a56:	f7fc ff59 	bl	800190c <_fstat>
 8004a5a:	1c43      	adds	r3, r0, #1
 8004a5c:	d102      	bne.n	8004a64 <_fstat_r+0x1c>
 8004a5e:	682b      	ldr	r3, [r5, #0]
 8004a60:	b103      	cbz	r3, 8004a64 <_fstat_r+0x1c>
 8004a62:	6023      	str	r3, [r4, #0]
 8004a64:	bd38      	pop	{r3, r4, r5, pc}
 8004a66:	bf00      	nop
 8004a68:	200003f8 	.word	0x200003f8

08004a6c <_isatty_r>:
 8004a6c:	b538      	push	{r3, r4, r5, lr}
 8004a6e:	4d06      	ldr	r5, [pc, #24]	@ (8004a88 <_isatty_r+0x1c>)
 8004a70:	2300      	movs	r3, #0
 8004a72:	4604      	mov	r4, r0
 8004a74:	4608      	mov	r0, r1
 8004a76:	602b      	str	r3, [r5, #0]
 8004a78:	f7fc ff58 	bl	800192c <_isatty>
 8004a7c:	1c43      	adds	r3, r0, #1
 8004a7e:	d102      	bne.n	8004a86 <_isatty_r+0x1a>
 8004a80:	682b      	ldr	r3, [r5, #0]
 8004a82:	b103      	cbz	r3, 8004a86 <_isatty_r+0x1a>
 8004a84:	6023      	str	r3, [r4, #0]
 8004a86:	bd38      	pop	{r3, r4, r5, pc}
 8004a88:	200003f8 	.word	0x200003f8

08004a8c <_sbrk_r>:
 8004a8c:	b538      	push	{r3, r4, r5, lr}
 8004a8e:	4d06      	ldr	r5, [pc, #24]	@ (8004aa8 <_sbrk_r+0x1c>)
 8004a90:	2300      	movs	r3, #0
 8004a92:	4604      	mov	r4, r0
 8004a94:	4608      	mov	r0, r1
 8004a96:	602b      	str	r3, [r5, #0]
 8004a98:	f7fc ff60 	bl	800195c <_sbrk>
 8004a9c:	1c43      	adds	r3, r0, #1
 8004a9e:	d102      	bne.n	8004aa6 <_sbrk_r+0x1a>
 8004aa0:	682b      	ldr	r3, [r5, #0]
 8004aa2:	b103      	cbz	r3, 8004aa6 <_sbrk_r+0x1a>
 8004aa4:	6023      	str	r3, [r4, #0]
 8004aa6:	bd38      	pop	{r3, r4, r5, pc}
 8004aa8:	200003f8 	.word	0x200003f8

08004aac <_init>:
 8004aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aae:	bf00      	nop
 8004ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ab2:	bc08      	pop	{r3}
 8004ab4:	469e      	mov	lr, r3
 8004ab6:	4770      	bx	lr

08004ab8 <_fini>:
 8004ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aba:	bf00      	nop
 8004abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004abe:	bc08      	pop	{r3}
 8004ac0:	469e      	mov	lr, r3
 8004ac2:	4770      	bx	lr
