\hypertarget{classExecContext}{
\section{クラス ExecContext}
\label{classExecContext}\index{ExecContext@{ExecContext}}
}


{\ttfamily \#include $<$exec\_\-context.hh$>$}\subsection*{Private メソッド}
\begin{DoxyCompactItemize}
\item 
uint64\_\-t \hyperlink{classExecContext_a9e7b0a4d5373c48902425c9456b19e7e}{readIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
FloatReg \hyperlink{classExecContext_a717c88c8c56d79c9ed554ba5992bd8c3}{readFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
FloatRegBits \hyperlink{classExecContext_a39d93624e4481f4a210f2c46ea6b15b0}{readFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx)
\item 
void \hyperlink{classExecContext_a654e99f2be7cd298378462ce9651bb44}{setIntRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, uint64\_\-t val)
\item 
void \hyperlink{classExecContext_addc8b4b6511725bf8ff48bd09ef22892}{setFloatRegOperand} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, FloatReg val)
\item 
void \hyperlink{classExecContext_a80a516966713c873cf964af7538dbd37}{setFloatRegOperandBits} (const \hyperlink{classStaticInst}{StaticInst} $\ast$si, int idx, FloatRegBits val)
\item 
uint64\_\-t \hyperlink{classExecContext_a30cb2afdfdc1383b7804c167dcf5ee78}{readPC} ()
\item 
uint64\_\-t \hyperlink{classExecContext_acac7689eb460c7ab0e23797c198b7028}{readNextPC} ()
\item 
uint64\_\-t \hyperlink{classExecContext_a1c4619d610f95bf0728b5bfb0333507c}{readNextNPC} ()
\item 
void \hyperlink{classExecContext_a27cf930ee8c23222a063cdc302aa0efb}{setPC} (uint64\_\-t val)
\item 
void \hyperlink{classExecContext_ac01bbbec5b2a7338e18d05322ba78cd3}{setNextPC} (uint64\_\-t val)
\item 
void \hyperlink{classExecContext_ad9318b66094af0afc4246ccce9fafe0b}{setNextNPC} (uint64\_\-t val)
\item 
MiscReg \hyperlink{classExecContext_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}{readMiscRegNoEffect} (int misc\_\-reg)
\item 
MiscReg \hyperlink{classExecContext_a5a8c6c487e8da143d26188258b04f1cc}{readMiscReg} (int misc\_\-reg)
\item 
void \hyperlink{classExecContext_a763517aaea2f3decbc1ef9d064216b6f}{setMiscRegNoEffect} (int misc\_\-reg, const MiscReg \&val)
\item 
void \hyperlink{classExecContext_a1877dde4f3eb17a8b7d33ea40176c148}{setMiscReg} (int misc\_\-reg, const MiscReg \&val)
\item 
void \hyperlink{classExecContext_a2f9742f8d2bcf6a31ebfc121fd9d5fbc}{setEA} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} EA)
\item 
\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} \hyperlink{classExecContext_a840be0f7fe0a7a50b37b0552fe6ca506}{getEA} ()
\item 
\hyperlink{classThreadContext}{ThreadContext} $\ast$ \hyperlink{classExecContext_ad33756f3e96ee445dca8d69b1dd8709c}{tcBase} ()
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classExecContext_a66191b2d8a45050b7df3c3efa7bb07c6}{readMem} (\hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, uint8\_\-t $\ast$data, unsigned size, unsigned flags)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classExecContext_ad46c5edeb1ee9b60445f3e26364e2c5e}{writeMem} (uint8\_\-t $\ast$data, unsigned size, \hyperlink{base_2types_8hh_af1bb03d6a4ee096394a6749f0a169232}{Addr} addr, unsigned flags, uint64\_\-t $\ast$res)
\item 
\hyperlink{classRefCountingPtr}{Fault} \hyperlink{classExecContext_a5f42e07ae335dff417664e91518c7f1e}{hwrei} ()
\item 
bool \hyperlink{classExecContext_a461205960be9d52e9beda48a77e9c600}{simPalCheck} (int palFunc)
\item 
void \hyperlink{classExecContext_a36e0b96120fcbbc2ee8699158f7be5c2}{syscall} (int64\_\-t callnum)
\item 
void \hyperlink{classExecContext_a36c2a28eca3086b67fc7168a37367e98}{finishTranslation} (\hyperlink{classWholeTranslationState}{WholeTranslationState} $\ast$state)
\end{DoxyCompactItemize}


\subsection{説明}
The \hyperlink{classExecContext}{ExecContext} is not a usable class. It is simply here for documentation purposes. It shows the interface that is used by the ISA to access and change CPU state. 

\subsection{関数}
\hypertarget{classExecContext_a36c2a28eca3086b67fc7168a37367e98}{
\index{ExecContext@{ExecContext}!finishTranslation@{finishTranslation}}
\index{finishTranslation@{finishTranslation}!ExecContext@{ExecContext}}
\subsubsection[{finishTranslation}]{\setlength{\rightskip}{0pt plus 5cm}void finishTranslation ({\bf WholeTranslationState} $\ast$ {\em state})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a36c2a28eca3086b67fc7168a37367e98}
Finish a DTB address translation. \hypertarget{classExecContext_a840be0f7fe0a7a50b37b0552fe6ca506}{
\index{ExecContext@{ExecContext}!getEA@{getEA}}
\index{getEA@{getEA}!ExecContext@{ExecContext}}
\subsubsection[{getEA}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Addr} getEA ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a840be0f7fe0a7a50b37b0552fe6ca506}
Returns the effective address of the instruction. Only valid for memory ops. \hypertarget{classExecContext_a5f42e07ae335dff417664e91518c7f1e}{
\index{ExecContext@{ExecContext}!hwrei@{hwrei}}
\index{hwrei@{hwrei}!ExecContext@{ExecContext}}
\subsubsection[{hwrei}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} hwrei ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a5f42e07ae335dff417664e91518c7f1e}
Somewhat Alpha-\/specific function that handles returning from an error or interrupt. \hypertarget{classExecContext_a717c88c8c56d79c9ed554ba5992bd8c3}{
\index{ExecContext@{ExecContext}!readFloatRegOperand@{readFloatRegOperand}}
\index{readFloatRegOperand@{readFloatRegOperand}!ExecContext@{ExecContext}}
\subsubsection[{readFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}FloatReg readFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a717c88c8c56d79c9ed554ba5992bd8c3}
Reads a floating point register of single register width. \hypertarget{classExecContext_a39d93624e4481f4a210f2c46ea6b15b0}{
\index{ExecContext@{ExecContext}!readFloatRegOperandBits@{readFloatRegOperandBits}}
\index{readFloatRegOperandBits@{readFloatRegOperandBits}!ExecContext@{ExecContext}}
\subsubsection[{readFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}FloatRegBits readFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a39d93624e4481f4a210f2c46ea6b15b0}
Reads a floating point register in its binary format, instead of by value. \hypertarget{classExecContext_a9e7b0a4d5373c48902425c9456b19e7e}{
\index{ExecContext@{ExecContext}!readIntRegOperand@{readIntRegOperand}}
\index{readIntRegOperand@{readIntRegOperand}!ExecContext@{ExecContext}}
\subsubsection[{readIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a9e7b0a4d5373c48902425c9456b19e7e}
Reads an integer register. \hypertarget{classExecContext_a66191b2d8a45050b7df3c3efa7bb07c6}{
\index{ExecContext@{ExecContext}!readMem@{readMem}}
\index{readMem@{readMem}!ExecContext@{ExecContext}}
\subsubsection[{readMem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} readMem ({\bf Addr} {\em addr}, \/  uint8\_\-t $\ast$ {\em data}, \/  unsigned {\em size}, \/  unsigned {\em flags})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a66191b2d8a45050b7df3c3efa7bb07c6}
\hypertarget{classExecContext_a5a8c6c487e8da143d26188258b04f1cc}{
\index{ExecContext@{ExecContext}!readMiscReg@{readMiscReg}}
\index{readMiscReg@{readMiscReg}!ExecContext@{ExecContext}}
\subsubsection[{readMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}MiscReg readMiscReg (int {\em misc\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a5a8c6c487e8da143d26188258b04f1cc}
Reads a miscellaneous register, handling any architectural side effects due to reading that register. \hypertarget{classExecContext_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}{
\index{ExecContext@{ExecContext}!readMiscRegNoEffect@{readMiscRegNoEffect}}
\index{readMiscRegNoEffect@{readMiscRegNoEffect}!ExecContext@{ExecContext}}
\subsubsection[{readMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}MiscReg readMiscRegNoEffect (int {\em misc\_\-reg})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a7b5ac6af9c2c19d7c1b442b8a3aebbc6}
Reads a miscellaneous register. \hypertarget{classExecContext_a1c4619d610f95bf0728b5bfb0333507c}{
\index{ExecContext@{ExecContext}!readNextNPC@{readNextNPC}}
\index{readNextNPC@{readNextNPC}!ExecContext@{ExecContext}}
\subsubsection[{readNextNPC}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readNextNPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a1c4619d610f95bf0728b5bfb0333507c}
Reads the Next-\/NextPC. Only for architectures like SPARC or MIPS. \hypertarget{classExecContext_acac7689eb460c7ab0e23797c198b7028}{
\index{ExecContext@{ExecContext}!readNextPC@{readNextPC}}
\index{readNextPC@{readNextPC}!ExecContext@{ExecContext}}
\subsubsection[{readNextPC}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readNextPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_acac7689eb460c7ab0e23797c198b7028}
Reads the NextPC. \hypertarget{classExecContext_a30cb2afdfdc1383b7804c167dcf5ee78}{
\index{ExecContext@{ExecContext}!readPC@{readPC}}
\index{readPC@{readPC}!ExecContext@{ExecContext}}
\subsubsection[{readPC}]{\setlength{\rightskip}{0pt plus 5cm}uint64\_\-t readPC ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a30cb2afdfdc1383b7804c167dcf5ee78}
Reads the PC. \hypertarget{classExecContext_a2f9742f8d2bcf6a31ebfc121fd9d5fbc}{
\index{ExecContext@{ExecContext}!setEA@{setEA}}
\index{setEA@{setEA}!ExecContext@{ExecContext}}
\subsubsection[{setEA}]{\setlength{\rightskip}{0pt plus 5cm}void setEA ({\bf Addr} {\em EA})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a2f9742f8d2bcf6a31ebfc121fd9d5fbc}
Records the effective address of the instruction. Only valid for memory ops. \hypertarget{classExecContext_addc8b4b6511725bf8ff48bd09ef22892}{
\index{ExecContext@{ExecContext}!setFloatRegOperand@{setFloatRegOperand}}
\index{setFloatRegOperand@{setFloatRegOperand}!ExecContext@{ExecContext}}
\subsubsection[{setFloatRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  FloatReg {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_addc8b4b6511725bf8ff48bd09ef22892}
Sets a floating point register of single width to a value. \hypertarget{classExecContext_a80a516966713c873cf964af7538dbd37}{
\index{ExecContext@{ExecContext}!setFloatRegOperandBits@{setFloatRegOperandBits}}
\index{setFloatRegOperandBits@{setFloatRegOperandBits}!ExecContext@{ExecContext}}
\subsubsection[{setFloatRegOperandBits}]{\setlength{\rightskip}{0pt plus 5cm}void setFloatRegOperandBits (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  FloatRegBits {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a80a516966713c873cf964af7538dbd37}
Sets the bits of a floating point register of single width to a binary value. \hypertarget{classExecContext_a654e99f2be7cd298378462ce9651bb44}{
\index{ExecContext@{ExecContext}!setIntRegOperand@{setIntRegOperand}}
\index{setIntRegOperand@{setIntRegOperand}!ExecContext@{ExecContext}}
\subsubsection[{setIntRegOperand}]{\setlength{\rightskip}{0pt plus 5cm}void setIntRegOperand (const {\bf StaticInst} $\ast$ {\em si}, \/  int {\em idx}, \/  uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a654e99f2be7cd298378462ce9651bb44}
Sets an integer register to a value. \hypertarget{classExecContext_a1877dde4f3eb17a8b7d33ea40176c148}{
\index{ExecContext@{ExecContext}!setMiscReg@{setMiscReg}}
\index{setMiscReg@{setMiscReg}!ExecContext@{ExecContext}}
\subsubsection[{setMiscReg}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscReg (int {\em misc\_\-reg}, \/  const MiscReg \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a1877dde4f3eb17a8b7d33ea40176c148}
Sets a miscellaneous register, handling any architectural side effects due to writing that register. \hypertarget{classExecContext_a763517aaea2f3decbc1ef9d064216b6f}{
\index{ExecContext@{ExecContext}!setMiscRegNoEffect@{setMiscRegNoEffect}}
\index{setMiscRegNoEffect@{setMiscRegNoEffect}!ExecContext@{ExecContext}}
\subsubsection[{setMiscRegNoEffect}]{\setlength{\rightskip}{0pt plus 5cm}void setMiscRegNoEffect (int {\em misc\_\-reg}, \/  const MiscReg \& {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a763517aaea2f3decbc1ef9d064216b6f}
Sets a miscellaneous register. \hypertarget{classExecContext_ad9318b66094af0afc4246ccce9fafe0b}{
\index{ExecContext@{ExecContext}!setNextNPC@{setNextNPC}}
\index{setNextNPC@{setNextNPC}!ExecContext@{ExecContext}}
\subsubsection[{setNextNPC}]{\setlength{\rightskip}{0pt plus 5cm}void setNextNPC (uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_ad9318b66094af0afc4246ccce9fafe0b}
Sets the Next-\/NextPC. Only for architectures like SPARC or MIPS. \hypertarget{classExecContext_ac01bbbec5b2a7338e18d05322ba78cd3}{
\index{ExecContext@{ExecContext}!setNextPC@{setNextPC}}
\index{setNextPC@{setNextPC}!ExecContext@{ExecContext}}
\subsubsection[{setNextPC}]{\setlength{\rightskip}{0pt plus 5cm}void setNextPC (uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_ac01bbbec5b2a7338e18d05322ba78cd3}
Sets the NextPC. \hypertarget{classExecContext_a27cf930ee8c23222a063cdc302aa0efb}{
\index{ExecContext@{ExecContext}!setPC@{setPC}}
\index{setPC@{setPC}!ExecContext@{ExecContext}}
\subsubsection[{setPC}]{\setlength{\rightskip}{0pt plus 5cm}void setPC (uint64\_\-t {\em val})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a27cf930ee8c23222a063cdc302aa0efb}
Sets the PC. \hypertarget{classExecContext_a461205960be9d52e9beda48a77e9c600}{
\index{ExecContext@{ExecContext}!simPalCheck@{simPalCheck}}
\index{simPalCheck@{simPalCheck}!ExecContext@{ExecContext}}
\subsubsection[{simPalCheck}]{\setlength{\rightskip}{0pt plus 5cm}bool simPalCheck (int {\em palFunc})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a461205960be9d52e9beda48a77e9c600}
\hyperlink{classCheck}{Check} for special simulator handling of specific \hyperlink{structPAL}{PAL} calls. If return value is false, actual \hyperlink{structPAL}{PAL} call will be suppressed. \hypertarget{classExecContext_a36e0b96120fcbbc2ee8699158f7be5c2}{
\index{ExecContext@{ExecContext}!syscall@{syscall}}
\index{syscall@{syscall}!ExecContext@{ExecContext}}
\subsubsection[{syscall}]{\setlength{\rightskip}{0pt plus 5cm}void syscall (int64\_\-t {\em callnum})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_a36e0b96120fcbbc2ee8699158f7be5c2}
Executes a syscall specified by the callnum. \hypertarget{classExecContext_ad33756f3e96ee445dca8d69b1dd8709c}{
\index{ExecContext@{ExecContext}!tcBase@{tcBase}}
\index{tcBase@{tcBase}!ExecContext@{ExecContext}}
\subsubsection[{tcBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ThreadContext}$\ast$ tcBase ()\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_ad33756f3e96ee445dca8d69b1dd8709c}
Returns a pointer to the \hyperlink{classThreadContext}{ThreadContext}. \hypertarget{classExecContext_ad46c5edeb1ee9b60445f3e26364e2c5e}{
\index{ExecContext@{ExecContext}!writeMem@{writeMem}}
\index{writeMem@{writeMem}!ExecContext@{ExecContext}}
\subsubsection[{writeMem}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Fault} writeMem (uint8\_\-t $\ast$ {\em data}, \/  unsigned {\em size}, \/  {\bf Addr} {\em addr}, \/  unsigned {\em flags}, \/  uint64\_\-t $\ast$ {\em res})\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classExecContext_ad46c5edeb1ee9b60445f3e26364e2c5e}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/\hyperlink{exec__context_8hh}{exec\_\-context.hh}\end{DoxyCompactItemize}
