# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_1.ip_user_files/bd/block_rom/ip/block_rom_blk_mem_gen_0_0/sim/block_rom_blk_mem_gen_0_0.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
