<profile>

<section name = "Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_111_5'" level="0">
<item name = "Date">Sat May 11 11:31:35 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">receiver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 4.458 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 72.000 ns, 72.000 ns, 9, 9, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_111_5">7, 7, 3, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 430, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 306, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln111_fu_794_p2">+, 0, 0, 14, 7, 5</column>
<column name="add_ln813_18_fu_805_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_19_fu_811_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_20_fu_817_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_21_fu_823_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_22_fu_829_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_23_fu_835_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_24_fu_841_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_25_fu_847_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_26_fu_853_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_27_fu_859_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_28_fu_865_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_29_fu_871_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_30_fu_877_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_31_fu_883_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_32_fu_889_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln813_33_fu_895_p2">+, 0, 0, 25, 18, 18</column>
<column name="icmp_ln111_fu_722_p2">icmp, 0, 0, 10, 7, 7</column>
<column name="or_ln813_fu_768_p2">or, 0, 0, 4, 4, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 7, 14</column>
<column name="i_4_fu_102">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln813_18_reg_1096">18, 0, 18, 0</column>
<column name="add_ln813_19_reg_1101">18, 0, 18, 0</column>
<column name="add_ln813_20_reg_1106">18, 0, 18, 0</column>
<column name="add_ln813_21_reg_1111">18, 0, 18, 0</column>
<column name="add_ln813_22_reg_1116">18, 0, 18, 0</column>
<column name="add_ln813_23_reg_1121">18, 0, 18, 0</column>
<column name="add_ln813_24_reg_1126">18, 0, 18, 0</column>
<column name="add_ln813_25_reg_1131">18, 0, 18, 0</column>
<column name="add_ln813_26_reg_1136">18, 0, 18, 0</column>
<column name="add_ln813_27_reg_1141">18, 0, 18, 0</column>
<column name="add_ln813_28_reg_1146">18, 0, 18, 0</column>
<column name="add_ln813_29_reg_1151">18, 0, 18, 0</column>
<column name="add_ln813_30_reg_1156">18, 0, 18, 0</column>
<column name="add_ln813_31_reg_1161">18, 0, 18, 0</column>
<column name="add_ln813_32_reg_1166">18, 0, 18, 0</column>
<column name="add_ln813_33_reg_1171">18, 0, 18, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_4_fu_102">7, 0, 7, 0</column>
<column name="lshr_ln5_reg_941">3, 0, 3, 0</column>
<column name="lshr_ln5_reg_941_pp0_iter1_reg">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_111_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_111_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_111_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_111_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_111_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, receiver_Pipeline_VITIS_LOOP_111_5, return value</column>
<column name="filt_1_I_V_address0">out, 4, ap_memory, filt_1_I_V, array</column>
<column name="filt_1_I_V_ce0">out, 1, ap_memory, filt_1_I_V, array</column>
<column name="filt_1_I_V_q0">in, 18, ap_memory, filt_1_I_V, array</column>
<column name="filt_1_I_V_address1">out, 4, ap_memory, filt_1_I_V, array</column>
<column name="filt_1_I_V_ce1">out, 1, ap_memory, filt_1_I_V, array</column>
<column name="filt_1_I_V_q1">in, 18, ap_memory, filt_1_I_V, array</column>
<column name="filt_1_I_V_8_address0">out, 4, ap_memory, filt_1_I_V_8, array</column>
<column name="filt_1_I_V_8_ce0">out, 1, ap_memory, filt_1_I_V_8, array</column>
<column name="filt_1_I_V_8_q0">in, 18, ap_memory, filt_1_I_V_8, array</column>
<column name="filt_1_I_V_8_address1">out, 4, ap_memory, filt_1_I_V_8, array</column>
<column name="filt_1_I_V_8_ce1">out, 1, ap_memory, filt_1_I_V_8, array</column>
<column name="filt_1_I_V_8_q1">in, 18, ap_memory, filt_1_I_V_8, array</column>
<column name="filt_2_I_V_address0">out, 3, ap_memory, filt_2_I_V, array</column>
<column name="filt_2_I_V_ce0">out, 1, ap_memory, filt_2_I_V, array</column>
<column name="filt_2_I_V_we0">out, 1, ap_memory, filt_2_I_V, array</column>
<column name="filt_2_I_V_d0">out, 18, ap_memory, filt_2_I_V, array</column>
<column name="filt_1_Q_V_address0">out, 4, ap_memory, filt_1_Q_V, array</column>
<column name="filt_1_Q_V_ce0">out, 1, ap_memory, filt_1_Q_V, array</column>
<column name="filt_1_Q_V_q0">in, 18, ap_memory, filt_1_Q_V, array</column>
<column name="filt_1_Q_V_address1">out, 4, ap_memory, filt_1_Q_V, array</column>
<column name="filt_1_Q_V_ce1">out, 1, ap_memory, filt_1_Q_V, array</column>
<column name="filt_1_Q_V_q1">in, 18, ap_memory, filt_1_Q_V, array</column>
<column name="filt_1_Q_V_8_address0">out, 4, ap_memory, filt_1_Q_V_8, array</column>
<column name="filt_1_Q_V_8_ce0">out, 1, ap_memory, filt_1_Q_V_8, array</column>
<column name="filt_1_Q_V_8_q0">in, 18, ap_memory, filt_1_Q_V_8, array</column>
<column name="filt_1_Q_V_8_address1">out, 4, ap_memory, filt_1_Q_V_8, array</column>
<column name="filt_1_Q_V_8_ce1">out, 1, ap_memory, filt_1_Q_V_8, array</column>
<column name="filt_1_Q_V_8_q1">in, 18, ap_memory, filt_1_Q_V_8, array</column>
<column name="filt_2_Q_V_address0">out, 3, ap_memory, filt_2_Q_V, array</column>
<column name="filt_2_Q_V_ce0">out, 1, ap_memory, filt_2_Q_V, array</column>
<column name="filt_2_Q_V_we0">out, 1, ap_memory, filt_2_Q_V, array</column>
<column name="filt_2_Q_V_d0">out, 18, ap_memory, filt_2_Q_V, array</column>
<column name="filt_1_I_V_9_address0">out, 4, ap_memory, filt_1_I_V_9, array</column>
<column name="filt_1_I_V_9_ce0">out, 1, ap_memory, filt_1_I_V_9, array</column>
<column name="filt_1_I_V_9_q0">in, 18, ap_memory, filt_1_I_V_9, array</column>
<column name="filt_1_I_V_9_address1">out, 4, ap_memory, filt_1_I_V_9, array</column>
<column name="filt_1_I_V_9_ce1">out, 1, ap_memory, filt_1_I_V_9, array</column>
<column name="filt_1_I_V_9_q1">in, 18, ap_memory, filt_1_I_V_9, array</column>
<column name="filt_1_I_V_10_address0">out, 4, ap_memory, filt_1_I_V_10, array</column>
<column name="filt_1_I_V_10_ce0">out, 1, ap_memory, filt_1_I_V_10, array</column>
<column name="filt_1_I_V_10_q0">in, 18, ap_memory, filt_1_I_V_10, array</column>
<column name="filt_1_I_V_10_address1">out, 4, ap_memory, filt_1_I_V_10, array</column>
<column name="filt_1_I_V_10_ce1">out, 1, ap_memory, filt_1_I_V_10, array</column>
<column name="filt_1_I_V_10_q1">in, 18, ap_memory, filt_1_I_V_10, array</column>
<column name="filt_2_I_V_1_address0">out, 3, ap_memory, filt_2_I_V_1, array</column>
<column name="filt_2_I_V_1_ce0">out, 1, ap_memory, filt_2_I_V_1, array</column>
<column name="filt_2_I_V_1_we0">out, 1, ap_memory, filt_2_I_V_1, array</column>
<column name="filt_2_I_V_1_d0">out, 18, ap_memory, filt_2_I_V_1, array</column>
<column name="filt_1_Q_V_9_address0">out, 4, ap_memory, filt_1_Q_V_9, array</column>
<column name="filt_1_Q_V_9_ce0">out, 1, ap_memory, filt_1_Q_V_9, array</column>
<column name="filt_1_Q_V_9_q0">in, 18, ap_memory, filt_1_Q_V_9, array</column>
<column name="filt_1_Q_V_9_address1">out, 4, ap_memory, filt_1_Q_V_9, array</column>
<column name="filt_1_Q_V_9_ce1">out, 1, ap_memory, filt_1_Q_V_9, array</column>
<column name="filt_1_Q_V_9_q1">in, 18, ap_memory, filt_1_Q_V_9, array</column>
<column name="filt_1_Q_V_10_address0">out, 4, ap_memory, filt_1_Q_V_10, array</column>
<column name="filt_1_Q_V_10_ce0">out, 1, ap_memory, filt_1_Q_V_10, array</column>
<column name="filt_1_Q_V_10_q0">in, 18, ap_memory, filt_1_Q_V_10, array</column>
<column name="filt_1_Q_V_10_address1">out, 4, ap_memory, filt_1_Q_V_10, array</column>
<column name="filt_1_Q_V_10_ce1">out, 1, ap_memory, filt_1_Q_V_10, array</column>
<column name="filt_1_Q_V_10_q1">in, 18, ap_memory, filt_1_Q_V_10, array</column>
<column name="filt_2_Q_V_1_address0">out, 3, ap_memory, filt_2_Q_V_1, array</column>
<column name="filt_2_Q_V_1_ce0">out, 1, ap_memory, filt_2_Q_V_1, array</column>
<column name="filt_2_Q_V_1_we0">out, 1, ap_memory, filt_2_Q_V_1, array</column>
<column name="filt_2_Q_V_1_d0">out, 18, ap_memory, filt_2_Q_V_1, array</column>
<column name="filt_1_I_V_11_address0">out, 4, ap_memory, filt_1_I_V_11, array</column>
<column name="filt_1_I_V_11_ce0">out, 1, ap_memory, filt_1_I_V_11, array</column>
<column name="filt_1_I_V_11_q0">in, 18, ap_memory, filt_1_I_V_11, array</column>
<column name="filt_1_I_V_11_address1">out, 4, ap_memory, filt_1_I_V_11, array</column>
<column name="filt_1_I_V_11_ce1">out, 1, ap_memory, filt_1_I_V_11, array</column>
<column name="filt_1_I_V_11_q1">in, 18, ap_memory, filt_1_I_V_11, array</column>
<column name="filt_1_I_V_12_address0">out, 4, ap_memory, filt_1_I_V_12, array</column>
<column name="filt_1_I_V_12_ce0">out, 1, ap_memory, filt_1_I_V_12, array</column>
<column name="filt_1_I_V_12_q0">in, 18, ap_memory, filt_1_I_V_12, array</column>
<column name="filt_1_I_V_12_address1">out, 4, ap_memory, filt_1_I_V_12, array</column>
<column name="filt_1_I_V_12_ce1">out, 1, ap_memory, filt_1_I_V_12, array</column>
<column name="filt_1_I_V_12_q1">in, 18, ap_memory, filt_1_I_V_12, array</column>
<column name="filt_2_I_V_2_address0">out, 3, ap_memory, filt_2_I_V_2, array</column>
<column name="filt_2_I_V_2_ce0">out, 1, ap_memory, filt_2_I_V_2, array</column>
<column name="filt_2_I_V_2_we0">out, 1, ap_memory, filt_2_I_V_2, array</column>
<column name="filt_2_I_V_2_d0">out, 18, ap_memory, filt_2_I_V_2, array</column>
<column name="filt_1_Q_V_11_address0">out, 4, ap_memory, filt_1_Q_V_11, array</column>
<column name="filt_1_Q_V_11_ce0">out, 1, ap_memory, filt_1_Q_V_11, array</column>
<column name="filt_1_Q_V_11_q0">in, 18, ap_memory, filt_1_Q_V_11, array</column>
<column name="filt_1_Q_V_11_address1">out, 4, ap_memory, filt_1_Q_V_11, array</column>
<column name="filt_1_Q_V_11_ce1">out, 1, ap_memory, filt_1_Q_V_11, array</column>
<column name="filt_1_Q_V_11_q1">in, 18, ap_memory, filt_1_Q_V_11, array</column>
<column name="filt_1_Q_V_12_address0">out, 4, ap_memory, filt_1_Q_V_12, array</column>
<column name="filt_1_Q_V_12_ce0">out, 1, ap_memory, filt_1_Q_V_12, array</column>
<column name="filt_1_Q_V_12_q0">in, 18, ap_memory, filt_1_Q_V_12, array</column>
<column name="filt_1_Q_V_12_address1">out, 4, ap_memory, filt_1_Q_V_12, array</column>
<column name="filt_1_Q_V_12_ce1">out, 1, ap_memory, filt_1_Q_V_12, array</column>
<column name="filt_1_Q_V_12_q1">in, 18, ap_memory, filt_1_Q_V_12, array</column>
<column name="filt_2_Q_V_2_address0">out, 3, ap_memory, filt_2_Q_V_2, array</column>
<column name="filt_2_Q_V_2_ce0">out, 1, ap_memory, filt_2_Q_V_2, array</column>
<column name="filt_2_Q_V_2_we0">out, 1, ap_memory, filt_2_Q_V_2, array</column>
<column name="filt_2_Q_V_2_d0">out, 18, ap_memory, filt_2_Q_V_2, array</column>
<column name="filt_1_I_V_13_address0">out, 4, ap_memory, filt_1_I_V_13, array</column>
<column name="filt_1_I_V_13_ce0">out, 1, ap_memory, filt_1_I_V_13, array</column>
<column name="filt_1_I_V_13_q0">in, 18, ap_memory, filt_1_I_V_13, array</column>
<column name="filt_1_I_V_13_address1">out, 4, ap_memory, filt_1_I_V_13, array</column>
<column name="filt_1_I_V_13_ce1">out, 1, ap_memory, filt_1_I_V_13, array</column>
<column name="filt_1_I_V_13_q1">in, 18, ap_memory, filt_1_I_V_13, array</column>
<column name="filt_1_I_V_14_address0">out, 4, ap_memory, filt_1_I_V_14, array</column>
<column name="filt_1_I_V_14_ce0">out, 1, ap_memory, filt_1_I_V_14, array</column>
<column name="filt_1_I_V_14_q0">in, 18, ap_memory, filt_1_I_V_14, array</column>
<column name="filt_1_I_V_14_address1">out, 4, ap_memory, filt_1_I_V_14, array</column>
<column name="filt_1_I_V_14_ce1">out, 1, ap_memory, filt_1_I_V_14, array</column>
<column name="filt_1_I_V_14_q1">in, 18, ap_memory, filt_1_I_V_14, array</column>
<column name="filt_2_I_V_3_address0">out, 3, ap_memory, filt_2_I_V_3, array</column>
<column name="filt_2_I_V_3_ce0">out, 1, ap_memory, filt_2_I_V_3, array</column>
<column name="filt_2_I_V_3_we0">out, 1, ap_memory, filt_2_I_V_3, array</column>
<column name="filt_2_I_V_3_d0">out, 18, ap_memory, filt_2_I_V_3, array</column>
<column name="filt_1_Q_V_13_address0">out, 4, ap_memory, filt_1_Q_V_13, array</column>
<column name="filt_1_Q_V_13_ce0">out, 1, ap_memory, filt_1_Q_V_13, array</column>
<column name="filt_1_Q_V_13_q0">in, 18, ap_memory, filt_1_Q_V_13, array</column>
<column name="filt_1_Q_V_13_address1">out, 4, ap_memory, filt_1_Q_V_13, array</column>
<column name="filt_1_Q_V_13_ce1">out, 1, ap_memory, filt_1_Q_V_13, array</column>
<column name="filt_1_Q_V_13_q1">in, 18, ap_memory, filt_1_Q_V_13, array</column>
<column name="filt_1_Q_V_14_address0">out, 4, ap_memory, filt_1_Q_V_14, array</column>
<column name="filt_1_Q_V_14_ce0">out, 1, ap_memory, filt_1_Q_V_14, array</column>
<column name="filt_1_Q_V_14_q0">in, 18, ap_memory, filt_1_Q_V_14, array</column>
<column name="filt_1_Q_V_14_address1">out, 4, ap_memory, filt_1_Q_V_14, array</column>
<column name="filt_1_Q_V_14_ce1">out, 1, ap_memory, filt_1_Q_V_14, array</column>
<column name="filt_1_Q_V_14_q1">in, 18, ap_memory, filt_1_Q_V_14, array</column>
<column name="filt_2_Q_V_3_address0">out, 3, ap_memory, filt_2_Q_V_3, array</column>
<column name="filt_2_Q_V_3_ce0">out, 1, ap_memory, filt_2_Q_V_3, array</column>
<column name="filt_2_Q_V_3_we0">out, 1, ap_memory, filt_2_Q_V_3, array</column>
<column name="filt_2_Q_V_3_d0">out, 18, ap_memory, filt_2_Q_V_3, array</column>
<column name="filt_2_I_V_4_address0">out, 3, ap_memory, filt_2_I_V_4, array</column>
<column name="filt_2_I_V_4_ce0">out, 1, ap_memory, filt_2_I_V_4, array</column>
<column name="filt_2_I_V_4_we0">out, 1, ap_memory, filt_2_I_V_4, array</column>
<column name="filt_2_I_V_4_d0">out, 18, ap_memory, filt_2_I_V_4, array</column>
<column name="filt_2_Q_V_4_address0">out, 3, ap_memory, filt_2_Q_V_4, array</column>
<column name="filt_2_Q_V_4_ce0">out, 1, ap_memory, filt_2_Q_V_4, array</column>
<column name="filt_2_Q_V_4_we0">out, 1, ap_memory, filt_2_Q_V_4, array</column>
<column name="filt_2_Q_V_4_d0">out, 18, ap_memory, filt_2_Q_V_4, array</column>
<column name="filt_2_I_V_5_address0">out, 3, ap_memory, filt_2_I_V_5, array</column>
<column name="filt_2_I_V_5_ce0">out, 1, ap_memory, filt_2_I_V_5, array</column>
<column name="filt_2_I_V_5_we0">out, 1, ap_memory, filt_2_I_V_5, array</column>
<column name="filt_2_I_V_5_d0">out, 18, ap_memory, filt_2_I_V_5, array</column>
<column name="filt_2_Q_V_5_address0">out, 3, ap_memory, filt_2_Q_V_5, array</column>
<column name="filt_2_Q_V_5_ce0">out, 1, ap_memory, filt_2_Q_V_5, array</column>
<column name="filt_2_Q_V_5_we0">out, 1, ap_memory, filt_2_Q_V_5, array</column>
<column name="filt_2_Q_V_5_d0">out, 18, ap_memory, filt_2_Q_V_5, array</column>
<column name="filt_2_I_V_6_address0">out, 3, ap_memory, filt_2_I_V_6, array</column>
<column name="filt_2_I_V_6_ce0">out, 1, ap_memory, filt_2_I_V_6, array</column>
<column name="filt_2_I_V_6_we0">out, 1, ap_memory, filt_2_I_V_6, array</column>
<column name="filt_2_I_V_6_d0">out, 18, ap_memory, filt_2_I_V_6, array</column>
<column name="filt_2_Q_V_6_address0">out, 3, ap_memory, filt_2_Q_V_6, array</column>
<column name="filt_2_Q_V_6_ce0">out, 1, ap_memory, filt_2_Q_V_6, array</column>
<column name="filt_2_Q_V_6_we0">out, 1, ap_memory, filt_2_Q_V_6, array</column>
<column name="filt_2_Q_V_6_d0">out, 18, ap_memory, filt_2_Q_V_6, array</column>
<column name="filt_2_I_V_7_address0">out, 3, ap_memory, filt_2_I_V_7, array</column>
<column name="filt_2_I_V_7_ce0">out, 1, ap_memory, filt_2_I_V_7, array</column>
<column name="filt_2_I_V_7_we0">out, 1, ap_memory, filt_2_I_V_7, array</column>
<column name="filt_2_I_V_7_d0">out, 18, ap_memory, filt_2_I_V_7, array</column>
<column name="filt_2_Q_V_7_address0">out, 3, ap_memory, filt_2_Q_V_7, array</column>
<column name="filt_2_Q_V_7_ce0">out, 1, ap_memory, filt_2_Q_V_7, array</column>
<column name="filt_2_Q_V_7_we0">out, 1, ap_memory, filt_2_Q_V_7, array</column>
<column name="filt_2_Q_V_7_d0">out, 18, ap_memory, filt_2_Q_V_7, array</column>
</table>
</item>
</section>
</profile>
