Generating HDL for page 14.42.03.1 BCD TO TWO OUT OF FIVE NU TSLTR at 8/30/2020 10:15:37 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_14_42_03_1_BCD_TO_TWO_OUT_OF_FIVE_NU_TSLTR_tb.vhdl, generating default test bench code.
Removed 1 outputs from Dot Function at 1A to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1C to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1E to ignored block(s) or identical signal names
Removed 1 outputs from Dot Function at 1G to ignored block(s) or identical signal names
Generating Statement for block at 3A with output pin(s) of OUT_3A_C
	and inputs of PS_SET_NU_TO_ADDR_CH,PS_ASSEMBLY_CH_1_BIT,MS_ASSEMBLY_CH_4_BIT
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_F
	and inputs of MS_ASSEMBLY_CH_2_BIT,PS_ASSEMBLY_CH_NOT_NU_C_BIT,MS_ASSEMBLY_CH_8_BIT
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_E
	and inputs of PS_ASSEMBLY_CH_NU_C_BIT,PS_ASSEMBLY_CH_2_BIT,PS_SET_NU_TO_ADDR_CH
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_E
	and inputs of MS_ASSEMBLY_CH_8_BIT,PS_ASSEMBLY_CH_1_BIT,MS_ASSEMBLY_CH_4_BIT
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of MS_ASSEMBLY_CH_2_BIT,PS_ASSEMBLY_CH_1_BIT,PS_SET_NU_TO_ADDR_CH
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_D
	and inputs of MS_ASSEMBLY_CH_8_BIT,PS_ASSEMBLY_CH_4_BIT,PS_ASSEMBLY_CH_NU_C_BIT
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_D
	and inputs of PS_SET_NU_TO_ADDR_CH,PS_ASSEMBLY_CH_2_BIT,PS_ASSEMBLY_CH_1_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_C
	and inputs of MS_ASSEMBLY_CH_8_BIT,PS_ASSEMBLY_CH_4_BIT,PS_ASSEMBLY_CH_NOT_NU_C_BIT
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_C,OUT_3B_F
	and logic function of OR
Generating Statement for block at 1C with output pin(s) of OUT_DOT_1C
	and inputs of OUT_2C_E,OUT_2D_E
	and logic function of OR
Generating Statement for block at 1E with output pin(s) of OUT_DOT_1E
	and inputs of OUT_3E_D,OUT_3F_D
	and logic function of OR
Generating Statement for block at 1G with output pin(s) of OUT_DOT_1G
	and inputs of OUT_3G_D,OUT_3H_C
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_ADDR_CH_NU_TSLTR_1_LINE
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal MS_ADDR_CH_NU_TSLTR_3_LINE
	from gate output OUT_DOT_1C
Generating output sheet edge signal assignment to 
	signal MS_ADDR_CH_NU_TSLTR_5_LINE
	from gate output OUT_DOT_1E
Generating output sheet edge signal assignment to 
	signal MS_ADDR_CH_NU_TSLTR_7_LINE
	from gate output OUT_DOT_1G
