{"title":"Fifo Downstream Interfacing Using Myhdl","content":"---\ntitle: \"FIFO Downstream Interfacing using MyHDL\"\nkind: article\ncreated_at: 2014-05-24 02:40:00 UTC\nauthor: Tariq (Ethernet Support)\nimage: https://avatars1.githubusercontent.com/u/19363?s=50\ncategories: GSoC-2014-HDMI2USB\ntags: \"news hdmi2usb ethernet\"\nlayout: post\n---Today the objective was to define the FIFO downstream interface as defined in the <a href=\"http://bit.ly/1jc1wFk\">HDMI2Ethernet</a> Specification document that will interface with the RTP block. I also cleaned up the source code tree on <a href=\"http://bit.ly/1lJvO3Y\">Bitbucket</a>. It should look more cleaner with README.txt and conversion directory that holds the Verilog and VHDL modules. Figure 1 shows the Simulation waveform<br /><br /><div class=\"separator\" style=\"clear: both; text-align: center;\"><a href=\"http://2.bp.blogspot.com/-1I_gmx9zPBw/U4AGFWtIC-I/AAAAAAAAAF4/EdIG9lu8Kbw/s1600/fifo_downstream_interface_vcd_waveform.jpg\" imageanchor=\"1\" style=\"margin-left: 1em; margin-right: 1em;\"><img border=\"0\" src=\"http://2.bp.blogspot.com/-1I_gmx9zPBw/U4AGFWtIC-I/AAAAAAAAAF4/EdIG9lu8Kbw/s1600/fifo_downstream_interface_vcd_waveform.jpg\" height=\"251\" width=\"400\" /></a></div><br /><div style=\"text-align: center;\">Figure 1: FIFO downstream interface capture waveform</div><br /><br />The objective of yesterday's and today's exercise is to create simulation models (flexible models that can leverage full features of Python as these blocks don't need to be converted to Hardware (Verilog or VHDL) ) as many as necessary in HDMI2Ethernet Pipeline shown in Blue in Figure 2. The yellow Block such as Packetizer needs to be converted to Hardware and thus needs a strict HDL (Verilog or VHDL) modeling. This will become clear in the forthcoming weeks.<br /><br /><br /><br /><div class=\"separator\" style=\"clear: both; text-align: center;\"><a href=\"http://2.bp.blogspot.com/-_t7nuwjm9uA/U4AECZ09MVI/AAAAAAAAAFs/_F5luk_KNkM/s1600/simulation_models.jpg\" imageanchor=\"1\" style=\"margin-left: 1em; margin-right: 1em;\"><img border=\"0\" src=\"http://2.bp.blogspot.com/-_t7nuwjm9uA/U4AECZ09MVI/AAAAAAAAAFs/_F5luk_KNkM/s1600/simulation_models.jpg\" height=\"99\" width=\"640\" /></a></div><br /><div style=\"text-align: center;\">Figure 2: Design and Verification environment</div><div style=\"text-align: center;\"><br /></div><div style=\"text-align: center;\"><br /></div><div style=\"text-align: center;\"><br /></div><div style=\"text-align: left;\">Looking forward to Memorial day long weekend !!!</div><div style=\"text-align: center;\"><br /></div><div style=\"text-align: left;\"><br /></div><div style=\"text-align: center;\"><br /></div><div style=\"text-align: center;\"><br /></div><div style=\"text-align: center;\"><br /></div><div class=\"author\">\n  <span>\n    <i>Originally posted on <a href=\"http://hdmi2ethernet.blogspot.com/\">GSOC 2014</a></i>\n  </span>\n</div>\n"}