{
  "id": "42",
  "stream": "electronics-and-communication-engineering",
  "packet": "2022",
  "year": "2022",
  "type": "MCQ",
  "key": "A\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n57\n\n \nB \nSol. \nGiven :\n \n2-bit binary counter is shown below,\ny\nLSB\n2-bit binary\ncounter\nx\nMSB\n\nClock\n1\nT\nf\n\uf03d\nFrequency of clock is  \n0\nf\n  so, time period (\nT\n) of clock is\n0\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n59\n\nCounting sequence of 2-bit binary counter is\nClock \nMSB(\nx\n) \nLSB(\ny\n) \n0 \n0 \n0 \n1\nst\n \n0 \n1 \n2\nnd\n \n1 \n0 \n3\nrd\n \n1 \n1\nTiming waveform of MSB, LSB and clock of 2 bit binary counter is\nT\nClose pulse\n(25% duty cycle)\n1\nst\n3\nrd\n2\nnd\n4\nth\n5\nth\n6\nth\n4\nT\n0\n0\n1\n1\n0\n0\nMSB\n( )\nx\n4\nT\n0\n1\n0\n1\n0\n1\nLSB\n( )\ny\n2\nT\nAccording to question LSB of 2-bit binary counter attached to JK flip-flop as shown below\nLSB\ny\nQ\n (Output)\nJ\n2-bit binary\ncounts\nFF\nMSB\nx\nK\nHere input \n(y)\nJ\nK\nLSB\n\uf03d\n\uf03d\nClock\nOutput of JK flip-flip is,\nClock \nJ\ny\n\uf03d\n \nK\ny\n\uf03d\n \nQ\n\uf02b\n \n0 \n0 \n0 \n0 \n1\nst\n \n1 \n1 \n1 \n2\nnd\n \n0 \n0 \n1 \n3\nrd\n \n1 \n1 \n0 \n4\nth\n \n0 \n0 \n0\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n60\n\nOutput \n(\n)\nQ\n \n\uf02b\nwaveform of given circuit is\n1\nst\n3\nrd\n2\nnd\n4\nth\nClose pulse\n(25% duty cycle)\n1\nT\nf\n\uf03d\n0\nT\n/4\nJ\nK\ny\n\uf03d\n\uf03d\n1\n0\n1\n0\nMSB\nTime period = 2\nT\nDuration of 0\u2019s\nDuration of 1\u2019s\n(\n)\nQ\n\uf02b\nOutput\n1\n1\n0\n0\nTime period ( \n'\n) = 4\nT\nT\nHere, time period of output \n(\n)\nQ\n\uf02b\n is,\n'\n4\nT\nT\n\uf03d\n \n \n0\n(\nT\n1/ )\nf\n\uf03d\n\n1\n1\n4\n'\nf\nf\n\uf03d\uf0b4\n\n0\n0\n0\n0\n'\n4\nf\nf\n\uf03d\nIn output waveform of \nQ\n\uf02b\n duration of 1\u2019s is equal to duration of 0\u2019s. Thus output waveform shows 50% \nduty cycle.  \n \nHence, the correct option is (B).\nNote : \nIn question examiner did not mentioned about counter whether it is up or down so we assume \ncounter is up. If anyone wants to take it down counter then answer remains same.",
  "question_text": "Question 42 \n \n \nAnalog Electronics\nA circuit with an ideal OPAMP is shown. The Bode plot for the magnitude (in dB) of the gain transfer\nV\nj\nA\nj\nV\nj\n\uf0e6\n\uf0f6\n\uf077\n\uf077\uf03d\n\uf0e7\n\uf0f7\n\uf077\n\uf0e8\n\uf0f8\nfunction \n(\n)\n(\n)\n(\n)\nof the circuit is also provided (here, \n\uf077\n is the angular frequency in rad/sec).\nout\nV\nin\nThe values of \nR\n and \nC\n are\nR\n10\n20log (\n)\nV\nA\n15\n15 V\n\uf02b\n12\n1 k\n\uf057\n9\n1 k\n\uf057\n6\nout\nV\n3\n15 V\n\uf02d\nin\nV\nC\n0\n4\n1\n2\n3\nlog ( )\n10\n \n\uf077\n\n(A) \n3k , \n1 F\nR\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n \n(B) \n3k , \n2 F\nR\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n(C) \n1k , \n3 F\nR\nC\n\uf03d\n\uf057\n\uf03d\uf06d\n \n(D) \n4k , \n1 F\nR\nC\n\uf03d\n\uf057\n\uf03d\uf06d",
  "answer_text": "A\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n57\n\n \nB \nSol. \nGiven :\n \n2-bit binary counter is shown below,\ny\nLSB\n2-bit binary\ncounter\nx\nMSB\n\nClock\n1\nT\nf\n\uf03d\nFrequency of clock is  \n0\nf\n  so, time period (\nT\n) of clock is\n0\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n59\n\nCounting sequence of 2-bit binary counter is\nClock \nMSB(\nx\n) \nLSB(\ny\n) \n0 \n0 \n0 \n1\nst\n \n0 \n1 \n2\nnd\n \n1 \n0 \n3\nrd\n \n1 \n1\nTiming waveform of MSB, LSB and clock of 2 bit binary counter is\nT\nClose pulse\n(25% duty cycle)\n1\nst\n3\nrd\n2\nnd\n4\nth\n5\nth\n6\nth\n4\nT\n0\n0\n1\n1\n0\n0\nMSB\n( )\nx\n4\nT\n0\n1\n0\n1\n0\n1\nLSB\n( )\ny\n2\nT\nAccording to question LSB of 2-bit binary counter attached to JK flip-flop as shown below\nLSB\ny\nQ\n (Output)\nJ\n2-bit binary\ncounts\nFF\nMSB\nx\nK\nHere input \n(y)\nJ\nK\nLSB\n\uf03d\n\uf03d\nClock\nOutput of JK flip-flip is,\nClock \nJ\ny\n\uf03d\n \nK\ny\n\uf03d\n \nQ\n\uf02b\n \n0 \n0 \n0 \n0 \n1\nst\n \n1 \n1 \n1 \n2\nnd\n \n0 \n0 \n1 \n3\nrd\n \n1 \n1 \n0 \n4\nth\n \n0 \n0 \n0\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n60\n\nOutput \n(\n)\nQ\n \n\uf02b\nwaveform of given circuit is\n1\nst\n3\nrd\n2\nnd\n4\nth\nClose pulse\n(25% duty cycle)\n1\nT\nf\n\uf03d\n0\nT\n/4\nJ\nK\ny\n\uf03d\n\uf03d\n1\n0\n1\n0\nMSB\nTime period = 2\nT\nDuration of 0\u2019s\nDuration of 1\u2019s\n(\n)\nQ\n\uf02b\nOutput\n1\n1\n0\n0\nTime period ( \n'\n) = 4\nT\nT\nHere, time period of output \n(\n)\nQ\n\uf02b\n is,\n'\n4\nT\nT\n\uf03d\n \n \n0\n(\nT\n1/ )\nf\n\uf03d\n\n1\n1\n4\n'\nf\nf\n\uf03d\uf0b4\n\n0\n0\n0\n0\n'\n4\nf\nf\n\uf03d\nIn output waveform of \nQ\n\uf02b\n duration of 1\u2019s is equal to duration of 0\u2019s. Thus output waveform shows 50% \nduty cycle.  \n \nHence, the correct option is (B).\nNote : \nIn question examiner did not mentioned about counter whether it is up or down so we assume \ncounter is up. If anyone wants to take it down counter then answer remains same.",
  "explanation_text": "Sol.\n  \nThe given Op-Amp circuit is shown below,\nR\n15 V\n\uf02b\n1k\n\uf057\n0\nV\n1\nR\ni\nV\n1k\n\uf057\n15 V\n\uf02d\nC\n1\n\uf077\n\uf03d\uf077\n\uf03d\nH\ndB\nR C\n3\n1\nFig. Active low pass filter\nThe given Op-Amp circuit is first order active low pass filter, so low frequency \n(\n0)\n\uf077\uf03d\n gain of given low \npass filter is,\nR\n1k\n\uf057\n0\nV\n1\nR\ni\nV\n1k\n\uf057\nThe above Op-Amp circuit becomes as non-inverting closed loop Op-Amp, so gain \n(\n)\nV\nA\n is,\n1\n1\n1\nV\nR\nA\nR\n\uf0e9\n\uf0f9\n\uf03d\n\uf02b\n\uf03d\uf02b\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n  \n \n \n\u2026(i)\nThe 3-dB cut-off frequency of given low pass filter circuit is,\n1\nrad/sec\ndB\nRC\n\uf077\n\uf03d\n  \n \n \n\u2026(ii)\n3\n1\nAccording to given bode magnitude plot,\n20log  |\n|\n10\n \nA\nV\n12 dB\n3 dB down\n9 dB\n3 dB point\n0\n3\nlog ( )\n10\n \n\uf077\nLow frequency (\n0\n\uf077\uf03d\n) gain from bode magnitude plot is,\n10\n12dB\n20log (\n)\nV\nA\n\uf03d\n\nGATE 2022 \n [Forenoon Session]\nElectronics & Communication Engineering\nPAGE\n58\n\n12\nAntilog 20\nV\nA\n\uf0e9\n\uf0f9\n\uf03d\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n1\n4\nR\n\uf02b\n\uf03d\n \n \n3 k\nR\n \uf03d\n\uf057\nThe 3-dB frequency from bode magnitude plot,\n10\n3dB\nlog\n3\n\uf077\n\uf03d\n3dB\nAntilog (3)\n\uf077\n\uf03d\n3dB\n1000 rad/sec\n\uf077\n\uf03d\n1\n1000\nRC\n\uf077\n\uf03d\n\uf03d\nThus, \n3dB\n1\n1\n1\n1 F\n1000\n1000 1000\nC\nR\n\uf03d\n\uf03d\n\uf03d\uf06d\n\uf0b4\n\n1\nHence, the correct option is (A).\n \nQuestion 43 \n \n \nDigital Electronics\nFor the circuit shown, the clock frequency is\n \n0\nf\n  and the duty cycle is 25%. For the signal at the \nQ\n output\nof the Flip-Flop.\n2 Bit binary\nFlip-Flop\nCounter\nLSB\nJ\nQ\nK\nMSB\n(A) Frequency is \n0\n \n/ 2\nf\n and duty cycle is 50%.\nClock\n(B) Frequency is \n0\n \n/ 4\nf\n and duty cycle is 50%.\n(C) Frequency is \n0\n \n/ 4\nf\n and duty cycle is 25%.\n(D) Frequency is \n0\nf\n  and duty cycle is 25%."
}