#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0072F0D8 .scope module, "Exercicio01" "Exercicio01" 2 77;
 .timescale 0 0;
v00773280_0 .var "addr", 0 0;
v007732D8_0 .var "clear", 0 0;
v00773330_0 .var "clk", 0 0;
v00773388_0 .var "in", 0 3;
RS_00743364 .resolv tri, L_00773620, L_00773830, C4<zzzz>, C4<zzzz>;
v00773410_0 .net8 "out", 0 3, RS_00743364; 2 drivers
v00773468_0 .var "rw", 0 0;
E_00734238 .event posedge, v00736770_0;
S_0072ED20 .scope module, "mem1x41" "mem1x4" 2 84, 2 69, S_0072F0D8;
 .timescale 0 0;
v00773070_0 .net "addr", 0 0, v00773280_0; 1 drivers
v007730C8_0 .net "clear", 0 0, v007732D8_0; 1 drivers
v00773120_0 .net "clk", 0 0, v00773330_0; 1 drivers
v00773178_0 .net "in", 0 3, v00773388_0; 1 drivers
v007731D0_0 .alias "out", 0 3, v00773410_0;
v00773228_0 .net "rw", 0 0, v00773468_0; 1 drivers
RS_00743334 .resolv tri, L_007734C0, L_00773570, C4<zz>, C4<zz>;
L_00773620 .part/pv RS_00743334, 2, 2, 4;
L_00773678 .part v00773388_0, 2, 2;
RS_007431B4 .resolv tri, L_007736D0, L_00773780, C4<zz>, C4<zz>;
L_00773830 .part/pv RS_007431B4, 0, 2, 4;
L_00773888 .part v00773388_0, 0, 2;
S_0072E968 .scope module, "mem1x21" "mem1x2" 2 72, 2 61, S_0072ED20;
 .timescale 0 0;
v00772E60_0 .alias "addr", 0 0, v00773070_0;
v00772EB8_0 .alias "clear", 0 0, v007730C8_0;
v00772F10_0 .alias "clk", 0 0, v00773120_0;
v00772F68_0 .net "in", 0 1, L_00773678; 1 drivers
v00772FC0_0 .net8 "out", 0 1, RS_00743334; 2 drivers
v00773018_0 .alias "rw", 0 0, v00773228_0;
L_007734C0 .part/pv L_00742040, 1, 1, 2;
L_00773518 .part L_00773678, 1, 1;
L_00773570 .part/pv L_00742200, 0, 1, 2;
L_007735C8 .part L_00773678, 0, 1;
S_0072EFC8 .scope module, "mem1x11" "mem1x1" 2 64, 2 49, S_0072E968;
 .timescale 0 0;
L_00741F98 .functor AND 1, v00773280_0, v00773330_0, v00773468_0, C4<1>;
L_00741F60 .functor NOT 1, L_00773518, C4<0>, C4<0>, C4<0>;
L_00742040 .functor AND 1, v00773280_0, v00772A40_0, C4<1>, C4<1>;
v00772AF0_0 .alias "addr", 0 0, v00773070_0;
v00772B48_0 .alias "clear", 0 0, v007730C8_0;
v00772BA0_0 .alias "clk", 0 0, v00773120_0;
v00772BF8_0 .net "in", 0 0, L_00773518; 1 drivers
v00772C50_0 .net "notin", 0 0, L_00741F60; 1 drivers
v00772CA8_0 .net "out", 0 0, L_00742040; 1 drivers
v00772D00_0 .net "q", 0 0, v00772A40_0; 1 drivers
v00772D58_0 .net "qnot", 0 0, v00772A98_0; 1 drivers
v00772DB0_0 .alias "rw", 0 0, v00773228_0;
v00772E08_0 .net "tmp1", 0 0, L_00741F98; 1 drivers
S_0072EEB8 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_0072EFC8;
 .timescale 0 0;
v00772888_0 .alias "clear", 0 0, v007730C8_0;
v007728E0_0 .alias "clk", 0 0, v00772E08_0;
v00772938_0 .alias "j", 0 0, v00772BF8_0;
v00772990_0 .alias "k", 0 0, v00772C50_0;
v007729E8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00772A40_0 .var "q", 0 0;
v00772A98_0 .var "qnot", 0 0;
E_00737888 .event posedge, v007728E0_0;
S_0072EB00 .scope module, "mem1x12" "mem1x1" 2 65, 2 49, S_0072E968;
 .timescale 0 0;
L_007420E8 .functor AND 1, v00773280_0, v00773330_0, v00773468_0, C4<1>;
L_00742158 .functor NOT 1, L_007735C8, C4<0>, C4<0>, C4<0>;
L_00742200 .functor AND 1, v00773280_0, v00772468_0, C4<1>, C4<1>;
v00772518_0 .alias "addr", 0 0, v00773070_0;
v00772570_0 .alias "clear", 0 0, v007730C8_0;
v007725C8_0 .alias "clk", 0 0, v00773120_0;
v00772620_0 .net "in", 0 0, L_007735C8; 1 drivers
v00772678_0 .net "notin", 0 0, L_00742158; 1 drivers
v007726D0_0 .net "out", 0 0, L_00742200; 1 drivers
v00772728_0 .net "q", 0 0, v00772468_0; 1 drivers
v00772780_0 .net "qnot", 0 0, v007724C0_0; 1 drivers
v007727D8_0 .alias "rw", 0 0, v00773228_0;
v00772830_0 .net "tmp1", 0 0, L_007420E8; 1 drivers
S_0072F050 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_0072EB00;
 .timescale 0 0;
v00737218_0 .alias "clear", 0 0, v007730C8_0;
v00737270_0 .alias "clk", 0 0, v00772830_0;
v007372C8_0 .alias "j", 0 0, v00772620_0;
v00737320_0 .alias "k", 0 0, v00772678_0;
v00772410_0 .net "preset", 0 0, C4<0>; 1 drivers
v00772468_0 .var "q", 0 0;
v007724C0_0 .var "qnot", 0 0;
E_007373A8 .event posedge, v00737270_0;
S_0072EC98 .scope module, "mem1x22" "mem1x2" 2 73, 2 61, S_0072ED20;
 .timescale 0 0;
v00737008_0 .alias "addr", 0 0, v00773070_0;
v00737060_0 .alias "clear", 0 0, v007730C8_0;
v007370B8_0 .alias "clk", 0 0, v00773120_0;
v00737110_0 .net "in", 0 1, L_00773888; 1 drivers
v00737168_0 .net8 "out", 0 1, RS_007431B4; 2 drivers
v007371C0_0 .alias "rw", 0 0, v00773228_0;
L_007736D0 .part/pv L_00774608, 1, 1, 2;
L_00773728 .part L_00773888, 1, 1;
L_00773780 .part/pv L_007747C8, 0, 1, 2;
L_007737D8 .part L_00773888, 0, 1;
S_0072EA78 .scope module, "mem1x11" "mem1x1" 2 64, 2 49, S_0072EC98;
 .timescale 0 0;
L_007744F0 .functor AND 1, v00773280_0, v00773330_0, v00773468_0, C4<1>;
L_00774560 .functor NOT 1, L_00773728, C4<0>, C4<0>, C4<0>;
L_00774608 .functor AND 1, v00773280_0, v00736BE8_0, C4<1>, C4<1>;
v00736C98_0 .alias "addr", 0 0, v00773070_0;
v00736CF0_0 .alias "clear", 0 0, v007730C8_0;
v00736D48_0 .alias "clk", 0 0, v00773120_0;
v00736DA0_0 .net "in", 0 0, L_00773728; 1 drivers
v00736DF8_0 .net "notin", 0 0, L_00774560; 1 drivers
v00736E50_0 .net "out", 0 0, L_00774608; 1 drivers
v00736EA8_0 .net "q", 0 0, v00736BE8_0; 1 drivers
v00736F00_0 .net "qnot", 0 0, v00736C40_0; 1 drivers
v00736F58_0 .alias "rw", 0 0, v00773228_0;
v00736FB0_0 .net "tmp1", 0 0, L_007744F0; 1 drivers
S_0072E9F0 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_0072EA78;
 .timescale 0 0;
v00736A30_0 .alias "clear", 0 0, v007730C8_0;
v00736A88_0 .alias "clk", 0 0, v00736FB0_0;
v00736AE0_0 .alias "j", 0 0, v00736DA0_0;
v00736B38_0 .alias "k", 0 0, v00736DF8_0;
v00736B90_0 .net "preset", 0 0, C4<0>; 1 drivers
v00736BE8_0 .var "q", 0 0;
v00736C40_0 .var "qnot", 0 0;
E_00733D98 .event posedge, v00736A88_0;
S_0072EC10 .scope module, "mem1x12" "mem1x1" 2 65, 2 49, S_0072EC98;
 .timescale 0 0;
L_007746B0 .functor AND 1, v00773280_0, v00773330_0, v00773468_0, C4<1>;
L_00774720 .functor NOT 1, L_007737D8, C4<0>, C4<0>, C4<0>;
L_007747C8 .functor AND 1, v00773280_0, v00736610_0, C4<1>, C4<1>;
v007366C0_0 .alias "addr", 0 0, v00773070_0;
v00736718_0 .alias "clear", 0 0, v007730C8_0;
v00736770_0 .alias "clk", 0 0, v00773120_0;
v007367C8_0 .net "in", 0 0, L_007737D8; 1 drivers
v00736820_0 .net "notin", 0 0, L_00774720; 1 drivers
v00736878_0 .net "out", 0 0, L_007747C8; 1 drivers
v007368D0_0 .net "q", 0 0, v00736610_0; 1 drivers
v00736928_0 .net "qnot", 0 0, v00736668_0; 1 drivers
v00736980_0 .alias "rw", 0 0, v00773228_0;
v007369D8_0 .net "tmp1", 0 0, L_007746B0; 1 drivers
S_0072EB88 .scope module, "jfkff1" "jkff" 2 56, 2 5, S_0072EC10;
 .timescale 0 0;
v00736458_0 .alias "clear", 0 0, v007730C8_0;
v007364B0_0 .alias "clk", 0 0, v007369D8_0;
v00736508_0 .alias "j", 0 0, v007367C8_0;
v00736560_0 .alias "k", 0 0, v00736820_0;
v007365B8_0 .net "preset", 0 0, C4<0>; 1 drivers
v00736610_0 .var "q", 0 0;
v00736668_0 .var "qnot", 0 0;
E_00734218 .event posedge, v007364B0_0;
    .scope S_0072EEB8;
T_0 ;
    %set/v v00772A40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0072EEB8;
T_1 ;
    %set/v v00772A98_0, 1, 1;
    %end;
    .thread T_1;
    .scope S_0072EEB8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v00772888_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007729E8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0072EEB8;
T_3 ;
    %wait E_00737888;
    %load/v 8, v00772938_0, 1;
    %load/v 9, v00772990_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v00772938_0, 1;
    %inv 8, 1;
    %load/v 9, v00772990_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v00772938_0, 1;
    %load/v 9, v00772990_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v00772A40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 8;
    %load/v 8, v00772A98_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 8;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v00772888_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v007729E8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_3.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00772A98_0, 0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0072F050;
T_4 ;
    %set/v v00772468_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0072F050;
T_5 ;
    %set/v v007724C0_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0072F050;
T_6 ;
    %delay 5, 0;
    %load/v 8, v00737218_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00772410_0, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0072F050;
T_7 ;
    %wait E_007373A8;
    %load/v 8, v007372C8_0, 1;
    %load/v 9, v00737320_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v007372C8_0, 1;
    %inv 8, 1;
    %load/v 9, v00737320_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v007372C8_0, 1;
    %load/v 9, v00737320_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v00772468_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 8;
    %load/v 8, v007724C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v00737218_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v00772410_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_7.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00772468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007724C0_0, 0, 0;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0072E9F0;
T_8 ;
    %set/v v00736BE8_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0072E9F0;
T_9 ;
    %set/v v00736C40_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_0072E9F0;
T_10 ;
    %delay 5, 0;
    %load/v 8, v00736A30_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00736B90_0, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0072E9F0;
T_11 ;
    %wait E_00733D98;
    %load/v 8, v00736AE0_0, 1;
    %load/v 9, v00736B38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00736AE0_0, 1;
    %inv 8, 1;
    %load/v 9, v00736B38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v00736AE0_0, 1;
    %load/v 9, v00736B38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v00736BE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 8;
    %load/v 8, v00736C40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 8;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v00736A30_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/v 8, v00736B90_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736BE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736C40_0, 0, 0;
T_11.8 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0072EB88;
T_12 ;
    %set/v v00736610_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0072EB88;
T_13 ;
    %set/v v00736668_0, 1, 1;
    %end;
    .thread T_13;
    .scope S_0072EB88;
T_14 ;
    %delay 5, 0;
    %load/v 8, v00736458_0, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v007365B8_0, 1;
    %jmp/0xz  T_14.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0072EB88;
T_15 ;
    %wait E_00734218;
    %load/v 8, v00736508_0, 1;
    %load/v 9, v00736560_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00736508_0, 1;
    %inv 8, 1;
    %load/v 9, v00736560_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v00736508_0, 1;
    %load/v 9, v00736560_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %load/v 8, v00736610_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 8;
    %load/v 8, v00736668_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 8;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v00736458_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/v 8, v007365B8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_15.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00736610_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00736668_0, 0, 0;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0072F0D8;
T_16 ;
    %vpi_call 2 88 "$display", "Nome: Tiago Matta Machado Zaidan - 451620";
    %vpi_call 2 89 "$display", "clk   addr  rw   clear    in          out";
    %set/v v00773330_0, 1, 1;
    %movi 8, 10, 4;
    %set/v v00773388_0, 8, 4;
    %set/v v007732D8_0, 0, 1;
    %set/v v00773280_0, 0, 1;
    %set/v v00773468_0, 0, 1;
    %delay 10, 0;
    %set/v v00773468_0, 1, 1;
    %delay 20, 0;
    %set/v v00773280_0, 1, 1;
    %delay 30, 0;
    %set/v v00773280_0, 0, 1;
    %delay 30, 0;
    %set/v v00773468_0, 0, 1;
    %delay 35, 0;
    %set/v v00773280_0, 1, 1;
    %delay 40, 0;
    %set/v v00773388_0, 0, 4;
    %delay 40, 0;
    %set/v v007732D8_0, 1, 1;
    %delay 40, 0;
    %set/v v00773280_0, 0, 1;
    %delay 50, 0;
    %set/v v007732D8_0, 0, 1;
    %delay 50, 0;
    %vpi_call 2 106 "$finish";
    %end;
    .thread T_16;
    .scope S_0072F0D8;
T_17 ;
    %delay 5, 0;
    %load/v 8, v00773330_0, 1;
    %inv 8, 1;
    %set/v v00773330_0, 8, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0072F0D8;
T_18 ;
    %wait E_00734238;
    %vpi_call 2 112 "$display", "%b      %b      %b      %b       %b       %b", v00773330_0, v00773280_0, v00773468_0, v007732D8_0, v00773388_0, v00773410_0;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "C:\Users\USUARIO\Desktop\Puc_2_Periodo\Arquitetura_1\Exercicios_Resolvidos\Guia10\Exercicio01.v";
