Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_master_0.ip --block-symbol-file --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_master_0 --family="Arria 10" --part=10AX115N2F40E2LG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_master_0.ip --synthesis=VERILOG --output-directory=/home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/ip/bram/bram_master_0 --family="Arria 10" --part=10AX115N2F40E2LG
Info: bram_master_0: "Transforming system: bram_master_0"
Info: bram_master_0: "Naming system components in system: bram_master_0"
Info: bram_master_0: "Processing generation queue"
Info: bram_master_0: "Generating: bram_master_0"
Info: bram_master_0: "Generating: bram_master_0_altera_jtag_avalon_master_191_3zppvky"
Info: bram_master_0: "Generating: altera_avalon_st_jtag_interface"
Info: bram_master_0: "Generating: bram_master_0_timing_adapter_191_rrgemwi"
Info: bram_master_0: "Generating: bram_master_0_altera_avalon_sc_fifo_191_e5eqkcq"
Info: bram_master_0: "Generating: altera_avalon_st_bytes_to_packets"
Info: bram_master_0: "Generating: altera_avalon_st_packets_to_bytes"
Info: bram_master_0: "Generating: altera_avalon_packets_to_master"
Info: bram_master_0: "Generating: bram_master_0_channel_adapter_191_uc27kqq"
Info: bram_master_0: "Generating: bram_master_0_channel_adapter_191_cco4x3a"
Info: bram_master_0: "Generating: altera_reset_controller"
Info: bram_master_0: Done "bram_master_0" with 11 modules, 23 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
