module memory_data_controller(
    clk,
    dclk,
    rst,
    display_sel,
    sel,
    data,
    D1,
    D2,
    D3,
    D4
);

    input          clk;
    input          dclk;
    input          rst;
    input          display_sel;
    input  [1:0]   sel;
    input  [15:0]  data;
    output [3:0]   D1;
    output [3:0]   D2;
    output [3:0]   D3;
    output [3:0]   D4;

    reg [3:0]      D1;
    reg [3:0]      D2;
    reg [3:0]      D3;
    reg [3:0]      D4;

    reg [15:0]     bcd_buf;
    reg [15:0]     bcd;

    always @(*) begin
        if (display_sel == 1'b1) begin
            D1 = bcd[15:12];
            D2 = bcd[11:8];
            D3 = bcd[7:4];
            D4 = bcd[3:0];
        end else begin
            D1 = 4'b0000;
            D2 = data[15:12];
            D3 = data[11:8];
            D4 = data[7:4];
        end
    end

    always @(*) begin
        if (data[15] == 1'b1 && bcd[11:0] != 0) 
            bcd[15:12] = 4'b1111;
        else 
            bcd[15:12] = 4'b1010;
    end

    wire [15:0] unsigned_data = (data[15] == 1'b1) ? ((~data) + 1'b1) : data;
    wire [15:0] sel11_scaled = 16'd50 - data;
    wire [19:0] temp = (sel != 2'b11)
        ? (unsigned_data * 20'd10)
        : {4'b0000, sel11_scaled};
    wire [15:0] unsigned_scaled_data = (sel != 2'b11) ? {10'b0000000000, temp[19:10]} : temp;

    always @(posedge clk or posedge rst) begin
        if (rst) begin
            bcd_buf <= 16'b0;
        end else if (dclk) begin
            // Emulate Binary_To_BCD module behavior here
            bcd_buf <= binary_to_bcd(unsigned_scaled_data[15:0]);
        end
    end

    always @(*) begin
        if (sel == 2'b11)
            bcd[11:0] = {bcd_buf[7:0], 4'b1011};
        else 
            bcd[11:0] = bcd_buf[11:0];
    end

    // Binary_to_BCD function to replace the instantiated module
    function [15:0] binary_to_bcd;
        input [15:0] binary;
        integer i;
        reg [31:0] shift_reg;
    begin
        shift_reg = {16'b0, binary};
        for (i = 0; i < 16; i = i + 1) begin
            if (shift_reg[27:24] >= 5)
                shift_reg[27:24] = shift_reg[27:24] + 3;
            if (shift_reg[31:28] >= 5)
                shift_reg[31:28] = shift_reg[31:28] + 3;
            shift_reg = shift_reg << 1;
        end
        binary_to_bcd = shift_reg[31:16];
    end
    endfunction

endmodule
