# ðŸ‘‹ Hi, I'm Abdalrahman Taha

ðŸŽ“ Electronics and Communications Engineering student at **Al-Azhar University â€“ Faculty of Engineering**  
ðŸ’¡ Specialized in **Digital Design and Verification** using Verilog, SystemVerilog, and UVM  
ðŸš€ Passionate about RTL design, functional verification, and building robust digital systems  

---

## ðŸ“„ My Resume

You can view my full CV here:  
ðŸ”— [Google Docs â€“ Resume](https://docs.google.com/document/d/1J_iS-zDlyNtDectZw4lpR-YDcqsS1snZMlQKDlzrAbs/edit?usp=sharing)

---

## ðŸŒ Connect with Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-Abdalrahman%20Taha-blue?style=flat-square&logo=linkedin)](https://www.linkedin.com/in/abdalrahman-taha-493a3b237/)

---

## ðŸ§  Skills

- **HDL Languages:** Verilog, SystemVerilog  
- **Verification:** UVM, Constrained Random, Coverage Collection  
- **Tools:** ModelSim, QuestaSim  
- **Digital Design Concepts:** FSMs, Protocols (SPI, UART), RAM, FIFO, MIPS  
- **Version Control:** Git  
- **Other:** Basic Linux, Simulation Workflow

---

## ðŸŽ“ Education

**Al-Azhar University â€“ Faculty of Engineering**  
Department of Electrical Engineering  
**Major:** Electronics and Communications  
**Track:** Digital Design and Verification  
*Expected Graduation:* 2025

---

## ðŸ’¼ Internships & Training

### ðŸ”§ Internship â€“ Zagazig  
- Designed and implemented a **MIPS processor** using Verilog  
- Developed and integrated a **UART module**  
- Learned RTL design flow and module integration

### ðŸŽ“ Digital Design & Verification Diploma â€“ Eng. Karim Wasim  
- Completed projects in:
  - **SPI protocol** (Verilog + UVM)
  - **FIFO buffer** (Design + Verification)
  - **DSP blocks** (e.g., multipliers, filters)
  - **ALSU** â€“ Arithmetic Logic & Shifter Unit
- Verified all designs using **UVM testbenches**

### ðŸ¤ IEEE Internship â€“ Cairo University  
- Designed a **RAM memory module**  
- Verified the design using **UVM methodology**  
- Applied testbench automation and coverage-driven verification

---

## ðŸ› ï¸ Projects Summary

| Project       | Description                                            | Tools Used           |
|---------------|--------------------------------------------------------|----------------------|
| MIPS Processor | Simple 32-bit RISC CPU with control/data paths        | Verilog              |
| UART          | Serial TX/RX module with configurable baud rates       | Verilog              |
| SPI Protocol  | Master/Slave SPI communication system                  | Verilog + UVM        |
| FIFO Buffer   | Synchronous FIFO with full/empty control               | Verilog + UVM        |
| DSP Modules   | Filters and arithmetic components for signal handling  | Verilog + UVM        |
| ALSU          | Combines ALU and shifter logic                         | Verilog + UVM        |
| RAM Module    | Basic RAM with read/write ports                        | Verilog + UVM        |

---

## ðŸŽ¯ Career Objective

Aspiring **Digital Design & Verification Engineer**, eager to join a team where I can apply RTL design skills and UVM-based verification methodologies. Looking to contribute to real-world SoC and IP development.

---

> ðŸ“¬ Feel free to reach out for collaboration, internships, or project opportunities.
