<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>PMMIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMMIR, Performance Monitors Machine Identification Register</h1><p>The PMMIR characteristics are:</p><h2>Purpose</h2>
        <p>Describes Performance Monitors parameters specific to the implementation to software.</p>
      <h2>Configuration</h2><p>This register is present only when EL1 is capable of using AArch32 and FEAT_PMUv3p4 is implemented. Otherwise, direct accesses to PMMIR are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>PMMIR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4"><a href="#fieldset_0-31_28">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">EDGE</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">THWIDTH</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">BUS_WIDTH</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">BUS_SLOTS</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">SLOTS</a></td></tr></tbody></table><h4 id="fieldset_0-31_28">Bits [31:28]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_24">EDGE, bits [27:24]</h4><div class="field">
      <p>PMU event edge detection. Indicates implementation of the <span class="xref">FEAT_PMUv3_EDGE</span> feature.</p>
    <table class="valuetable"><tr><th>EDGE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_PMUv3_EDGE</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p><span class="xref">FEAT_PMUv3_EDGE</span> is implemented.</p>
        </td></tr></table><p>All other values are reserved.</p>
<div class="note"><span class="note-header">Note</span><p><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TE cannot be accessed through <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>.</p></div><p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">THWIDTH, bits [23:20]</h4><div class="field">
      <p><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH width. Indicates implementation of the <span class="xref">FEAT_PMUv3_TH</span> feature, and, if implemented, the size of the <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH field.</p>
    <table class="valuetable"><tr><th>THWIDTH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p><span class="xref">FEAT_PMUv3_TH</span> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b0001</td><td>
          <p>1 bit. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:1] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0010</td><td>
          <p>2 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:2] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>3 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:3] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>4 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:4] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>5 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:5] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>6 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:6] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>7 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:7] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1000</td><td>
          <p>8 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:8] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1001</td><td>
          <p>9 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:9] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1010</td><td>
          <p>10 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11:10] are <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1011</td><td>
          <p>11 bits. <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH[11] is <span class="arm-defined-word">RES0</span>.</p>
        </td></tr><tr><td class="bitfield">0b1100</td><td>
          <p>12 bits.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>If <span class="xref">FEAT_PMUv3_TH</span> is not implemented, this field is zero.</p>
<p>Otherwise, the largest value that can be written to <a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH is 2<sup>(PMMIR.THWIDTH)</sup> minus one.</p>
<div class="note"><span class="note-header">Note</span><p><a href="AArch64-pmevtypern_el0.html">PMEVTYPER&lt;n&gt;_EL0</a>.TH cannot be accessed through <a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n&gt;</a>.</p></div><p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">BUS_WIDTH, bits [19:16]</h4><div class="field">
      <p>Bus width. Indicates the number of bytes each BUS_ACCESS event relates to. Encoded as Log<sub>2</sub>(number of bytes), plus one.</p>
    <table class="valuetable"><tr><th>BUS_WIDTH</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
          <p>The information is not available.</p>
        </td></tr><tr><td class="bitfield">0b0011</td><td>
          <p>Four bytes.</p>
        </td></tr><tr><td class="bitfield">0b0100</td><td>
          <p>8 bytes.</p>
        </td></tr><tr><td class="bitfield">0b0101</td><td>
          <p>16 bytes.</p>
        </td></tr><tr><td class="bitfield">0b0110</td><td>
          <p>32 bytes.</p>
        </td></tr><tr><td class="bitfield">0b0111</td><td>
          <p>64 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1000</td><td>
          <p>128 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1001</td><td>
          <p>256 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1010</td><td>
          <p>512 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1011</td><td>
          <p>1024 bytes.</p>
        </td></tr><tr><td class="bitfield">0b1100</td><td>
          <p>2048 bytes.</p>
        </td></tr></table><p>All other values are reserved.</p>
<p>Each transfer is up to this number of bytes. An access might be smaller than the bus width.</p>
<p>When this field is nonzero, each access counted by BUS_ACCESS is at most BUS_WIDTH bytes. An implementation might treat a wide bus as multiple narrower buses, such that a wide access on the bus increments the BUS_ACCESS counter by more than one.</p>
<p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_8">BUS_SLOTS, bits [15:8]</h4><div class="field">
      <p>Bus count. The largest value by which the BUS_ACCESS event might increment in a single BUS_CYCLES cycle.</p>
    <p>When this field is nonzero, the largest value by which the BUS_ACCESS event might increment in a single BUS_CYCLES cycle is BUS_SLOTS.</p>
<p>If the bus count information is not available, this field will read as zero.</p>
<p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0">SLOTS, bits [7:0]</h4><div class="field">
      <p>Operation width. The largest value by which the STALL_SLOT event might increment by in a single cycle. If the STALL_SLOT event is not implemented, this field might read as zero.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing PMMIR</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b1001</td><td>0b1110</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T9 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T9 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HDCR.TPM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        R[t] = PMMIR;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; MDCR_EL3.TPM == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.AArch32SystemAccessTrap(EL3, 0x03);
    else
        R[t] = PMMIR;
elsif PSTATE.EL == EL3 then
    R[t] = PMMIR;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
