CFGR1:
  I2C3_FMP:
    Standard: [0, "FM+ mode is controlled by I2C_Pxx_FMP bits only"]
    FMP:
      [
        1,
        "FM+ mode is enabled on all I2C3 pins selected through selection through IOPORT control registers AF selection bits",
      ]
  ENCODER_MODE:
    NoRedirection: [0, No redirection]
    MapTim2Tim15: [1, TIM2 IC1 and TIM2 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively]
    MapTim3Tim15: [2, TIM3 IC1 and TIM3 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively]
    MapTim4Tim15:
      [
        3,
        TIM4 IC1 and TIM4 IC2 are connected to TIM15 IC1 and TIM15 IC2 respectively (STM32F303xB/C and STM32F358xC devices only),
      ]
  DAC2_CH1_DMA_RMP:
    NotRemapped: [0, Not remapped]
    Remapped: [1, DAC2_CH1 DMA requests mapped on DMA1 channel 5]
  TIM7_DAC1_CH2_DMA_RMP:
    NotRemapped: [0, TIM7_UP and DAC_CH2 DMA requests mapped on DMA2 channel 4 in STM32F303xB/C and STM32F358xC devices]
    Remapped: [1, TIM7_UP and DAC_CH2 DMA requests mapped on DMA1 channel 4]
  TIM6_DAC1_CH1_DMA_RMP:
    NotRemapped: [0, TIM6_UP and DAC_CH1 DMA requests mapped on DMA2 channel 3 in STM32F303xB/C and STM32F358xC]
    Remapped: [1, TIM6_UP and DAC_CH1 DMA requests mapped on DMA1 channel 3]
  # TODO: Is named ADC2_... in register description (RM0316 p.247) but ADC24_... in register map (RM0316 p.261)
  ADC2_DMA_RMP:
    NotRemapped: [0, ADC24 DMA requests mapped on DMA2 channels 1 and 2]
    Remapped: [1, ADC24 DMA requests mapped on DMA2 channels 3 and 4]
  # TODO: Is named DAC1_... in register description (RM0316 p.247) but DAC_... in register map (RM0316 p.261)
  DAC1_TRIG_RMP:
    NotRemapped: [0, DAC trigger is TIM8_TRGO in STM32F303xB/C and STM32F358xC devices]
    Remapped: [1, DAC trigger is TIM3_TRGO]
  TIM1_ITR3_RMP:
    NotRemapped: [0, "TIM1_ITR3 = TIM4_TRGO in STM32F303xB/C and STM32F358xC devices"]
    Remapped: [1, "TIM1_ITR3 = TIM17_OC"]
  USB_IT_RMP:
    NotRemapped:
      [0, "USB_HP, USB_LP and USB_WAKEUP interrupts are mapped on interrupt lines 19, 20 and 42 respectively"]
    Remapped: [1, "USB_HP, USB_LP and USB_WAKEUP interrupts are mapped on interrupt lines 74, 75 and 76 respectively"]
  MEM_MODE:
    MainFlash: [0, Main Flash memory mapped at 0x0000_0000]
    SystemFlash: [1, System Flash memory mapped at 0x0000_0000]
    SRAM: [3, Embedded SRAM mapped at 0x0000_0000]
    FMC: [4, FMC Bank (Only the first  two banks) (Available on STM32F303xD/E only)]
RCR:
  PAGE*_WP:
    Disabled: [0, Write protection of pagex is disabled]
    Enabled: [1, Write protection of pagex is enabled]
EXTICR1:
  _derive:
    EXTI1: EXTI0
    EXTI2: EXTI0
  EXTI0:
    _name: ExtiAbcdefgh
    PA: [0, Select PAx as the source input for the EXTIx external interrupt]
    PB: [1, Select PBx as the source input for the EXTIx external interrupt]
    PC: [2, Select PCx as the source input for the EXTIx external interrupt]
    PD: [3, Select PDx as the source input for the EXTIx external interrupt]
    PE: [4, Select PEx as the source input for the EXTIx external interrupt]
    PF: [5, Select PFx as the source input for the EXTIx external interrupt]
    PG: [6, Select PGx as the source input for the EXTIx external interrupt]
    PH: [7, Select PHx as the source input for the EXTIx external interrupt]
  EXTI3:
    _name: ExtiAbcdefg
    PA: [0, Select PAx as the source input for the EXTIx external interrupt]
    PB: [1, Select PBx as the source input for the EXTIx external interrupt]
    PC: [2, Select PCx as the source input for the EXTIx external interrupt]
    PD: [3, Select PDx as the source input for the EXTIx external interrupt]
    PE: [4, Select PEx as the source input for the EXTIx external interrupt]
    PF: [5, Select PFx as the source input for the EXTIx external interrupt]
    PG: [6, Select PGx as the source input for the EXTIx external interrupt]
EXTICR2:
  _derive:
    EXTI4: EXTICR1.EXTI3
    EXTI5: EXTICR1.EXTI3
    EXTI6: EXTICR1.EXTI3
    EXTI7: EXTICR1.EXTI3
EXTICR3:
  _derive:
    EXTI8: EXTICR1.EXTI3
    EXTI9: EXTICR1.EXTI3
    EXTI10: EXTICR1.EXTI3
    EXTI11: EXTICR1.EXTI3
EXTICR4:
  _derive:
    EXTI12: EXTICR1.EXTI3
    EXTI13: EXTICR1.EXTI3
    EXTI14: EXTICR1.EXTI3
    EXTI15: EXTICR1.EXTI3

CFGR2:
  SRAM_PEF:
    _read:
      NoParityError: [0, No SRAM parity error detected]
      ParityErrorDetected: [1, SRAM parity error detected]
    _write:
      Clear: [1, Clear SRAM parity error flag]
  BYP_ADDR_PAR:
    NoBypass:
      [
        0,
        The ramload operation is performed taking into consideration bit 29 of the address when the parity is calculated,
      ]
    Bypass:
      [
        1,
        The ramload operation is performed without taking into consideration bit 29 of the address when the parity is calculated,
      ]
  SRAM_PARITY_LOCK:
    Disconnected: [0, SRAM parity error disconnected from TIM1/15/16/17 Break input]
    Connected: [1, SRAM parity error connected to TIM1/15/16/17 Break input]
  LOCKUP_LOCK:
    Disconnected: [0, Cortex-M4F LOCKUP output disconnected from TIM1/15/16/17 Break input]
    Connected: [1, Cortex-M4F LOCKUP output connected to TIM1/15/16/17 Break input]
CFGR3:
  ADC2_DMA_RMP:
    MapDma2: [0, ADC2 mapped on DMA2]
    MapDma1Ch2: [2, ADC2 mapped on DMA1 channel 2]
    MapDma1Ch4: [3, ADC2 mapped on DMA1 channel 4]
  I2C1_TX_DMA_RMP:
    MapDma1Ch6: [0, I2C1_TX mapped on DMA1 CH6]
    MapDma1Ch2: [1, I2C1_TX mapped on DMA1 CH2]
    MapDma1Ch4: [2, I2C1_TX mapped on DMA1 CH4]
  I2C1_RX_DMA_RMP:
    MapDma1Ch7: [0, I2C1_RX mapped on DMA1 CH7]
    MapDma1Ch3: [1, I2C1_RX mapped on DMA1 CH3]
    MapDma1Ch5: [2, I2C1_RX mapped on DMA1 CH5]
  SPI1_TX_DMA_RMP:
    MapDma1Ch3: [0, SPI1_TX mapped on DMA1 CH3]
    MapDma1Ch5: [1, SPI1_TX mapped on DMA1 CH5]
    MapDma1Ch7: [2, SPI1_TX mapped on DMA1 CH7]
  SPI1_RX_DMA_RMP:
    MapDma1Ch3: [0, SPI1_RX mapped on DMA1 CH2]
    MapDma1Ch5: [1, SPI1_RX mapped on DMA1 CH4]
    MapDma1Ch7: [2, SPI1_RX mapped on DMA1 CH6]
CFGR4:
  ADC34_JEXT14_RMP:
    Tim7: [0, Trigger source is TIM7_TRGO]
    Tim20: [1, Trigger source is TIM20_CC2]
  ADC34_JEXT11_RMP:
    Tim1: [0, Trigger source is TIM1_CC3]
    Tim20: [1, Trigger source is TIM20_TRGO2]
  ADC34_JEXT5_RMP:
    Tim4: [0, Trigger source is TIM4_CC3]
    Tim20: [1, Trigger source is TIM20_TRGO]
  ADC34_EXT15_RMP:
    Tim2: [0, Trigger source is TIM2_CC1]
    Tim20: [1, Trigger source is TIM20_CC1]
  ADC34_EXT6_RMP:
    Tim4: [0, Trigger source is TIM4_CC1]
    Tim20: [1, Trigger source is TIM20_TRGO2]
  ADC34_EXT5_RMP:
    Exti2: [0, Trigger source is EXTI line 2 when reset at 0]
    Tim20: [1, Trigger source is TIM20_TRGO]
  ADC12_JEXT13_RMP:
    Tim3: [0, Trigger source is TIM3_CC1]
    Tim20: [1, Trigger source is TIM20_CC4]
  ADC12_JEXT6_RMP:
    Exti15: [0, Trigger source is EXTI line 15]
    Tim20: [1, Trigger source is TIM20_TRGO2]
  ADC12_JEXT3_RMP:
    Tim2: [0, Trigger source is TIM2_CC1]
    Tim20: [1, Trigger source is TIM20_TRGO]
  ADC12_EXT15_RMP:
    Tim3: [0, Trigger source is TIM3_CC4]
    Tim20: [1, Trigger source is TIM20_CC3]
  ADC12_EXT13_RMP:
    Tim6: [0, Trigger source is TIM6_TRGO]
    Tim20: [1, Trigger source is TIM20_CC2]
  ADC12_EXT5_RMP:
    Tim4: [0, Trigger source is TIM4_CC4]
    Tim20: [1, Trigger source is TIM20_CC1]
  ADC12_EXT3_RMP:
    Tim2: [0, Trigger source is TIM2_CC2]
    Tim20: [1, rigger source is TIM20_TRGO2]
  ADC12_EXT2_RMP:
    Tim1: [0, Trigger source is TIM3_CC3]
    Tim20: [1, rigger source is TIM20_TRGO]
