
FC_v2.3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c18c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001868  0801c340  0801c340  0002c340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801dba8  0801dba8  000302cc  2**0
                  CONTENTS
  4 .ARM          00000008  0801dba8  0801dba8  0002dba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801dbb0  0801dbb0  000302cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801dbb0  0801dbb0  0002dbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801dbb8  0801dbb8  0002dbb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0801dbbc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000302cc  2**0
                  CONTENTS
 10 .bss          0000ce00  200002cc  200002cc  000302cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  2000d0cc  2000d0cc  000302cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000302cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00071fe8  00000000  00000000  000302fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a34c  00000000  00000000  000a22e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003ac8  00000000  00000000  000ac630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003750  00000000  00000000  000b00f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000383bf  00000000  00000000  000b3848  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004751b  00000000  00000000  000ebc07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00113f71  00000000  00000000  00133122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00247093  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00011234  00000000  00000000  002470e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  0025831c  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  002583e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002cc 	.word	0x200002cc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801c324 	.word	0x0801c324

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002d0 	.word	0x200002d0
 80001ec:	0801c324 	.word	0x0801c324

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <println>:

#include <MRT_helpers.h>
#include <MRT_setup.h>
#include <tim.h>

void println(char* s){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
	#if PRINT
	HAL_UART_Transmit(&DEBUGUART, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff f8e5 	bl	8000204 <strlen>
 800103a:	4603      	mov	r3, r0
 800103c:	b29a      	uxth	r2, r3
 800103e:	f04f 33ff 	mov.w	r3, #4294967295
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	4806      	ldr	r0, [pc, #24]	; (8001060 <println+0x34>)
 8001046:	f00d fac6 	bl	800e5d6 <HAL_UART_Transmit>
	HAL_UART_Transmit(&DEBUGUART, (uint8_t*) "\r\n", 2, HAL_MAX_DELAY);
 800104a:	f04f 33ff 	mov.w	r3, #4294967295
 800104e:	2202      	movs	r2, #2
 8001050:	4904      	ldr	r1, [pc, #16]	; (8001064 <println+0x38>)
 8001052:	4803      	ldr	r0, [pc, #12]	; (8001060 <println+0x34>)
 8001054:	f00d fabf 	bl	800e5d6 <HAL_UART_Transmit>
	#endif
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	2000bd28 	.word	0x2000bd28
 8001064:	0801c340 	.word	0x0801c340

08001068 <print>:

void print(char* s){
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	#if PRINT
	HAL_UART_Transmit(&DEBUGUART, (uint8_t*) s, strlen(s), HAL_MAX_DELAY);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f7ff f8c7 	bl	8000204 <strlen>
 8001076:	4603      	mov	r3, r0
 8001078:	b29a      	uxth	r2, r3
 800107a:	f04f 33ff 	mov.w	r3, #4294967295
 800107e:	6879      	ldr	r1, [r7, #4]
 8001080:	4803      	ldr	r0, [pc, #12]	; (8001090 <print+0x28>)
 8001082:	f00d faa8 	bl	800e5d6 <HAL_UART_Transmit>
	#endif
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000bd28 	.word	0x2000bd28

08001094 <tone_freq>:
void no_print(char* s){
	//TODO Buffer function for Iridium
}

// buzz at particular frequency
void tone_freq(uint32_t duration, uint32_t repeats, uint32_t freq) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
	#if !NO_BUZZ
	// TIM2 base frequency is 90 MHz, PSC = 90-1
	// can calculate required ARR value
	TIM2->ARR = 1000000 / freq;
 80010a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010a4:	491c      	ldr	r1, [pc, #112]	; (8001118 <tone_freq+0x84>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80010ac:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM2->EGR |= TIM_EGR_UG;
 80010ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010b2:	695b      	ldr	r3, [r3, #20]
 80010b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6153      	str	r3, [r2, #20]

	for (uint32_t i = 0; i < repeats; i++) {
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
 80010c2:	e01f      	b.n	8001104 <tone_freq+0x70>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80010c4:	2108      	movs	r1, #8
 80010c6:	4815      	ldr	r0, [pc, #84]	; (800111c <tone_freq+0x88>)
 80010c8:	f00c faa6 	bl	800d618 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(POWER_ON_EXT_LED_GPIO_Port, POWER_ON_EXT_LED_Pin, SET);
 80010cc:	2201      	movs	r2, #1
 80010ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010d2:	4813      	ldr	r0, [pc, #76]	; (8001120 <tone_freq+0x8c>)
 80010d4:	f008 fddc 	bl	8009c90 <HAL_GPIO_WritePin>
		HAL_Delay(duration);
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f007 fecd 	bl	8008e78 <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80010de:	2108      	movs	r1, #8
 80010e0:	480e      	ldr	r0, [pc, #56]	; (800111c <tone_freq+0x88>)
 80010e2:	f00c fb61 	bl	800d7a8 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(POWER_ON_EXT_LED_GPIO_Port, POWER_ON_EXT_LED_Pin, RESET);
 80010e6:	2200      	movs	r2, #0
 80010e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ec:	480c      	ldr	r0, [pc, #48]	; (8001120 <tone_freq+0x8c>)
 80010ee:	f008 fdcf 	bl	8009c90 <HAL_GPIO_WritePin>
		if (repeats > 1)
 80010f2:	68bb      	ldr	r3, [r7, #8]
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d902      	bls.n	80010fe <tone_freq+0x6a>
			HAL_Delay(duration);
 80010f8:	68f8      	ldr	r0, [r7, #12]
 80010fa:	f007 febd 	bl	8008e78 <HAL_Delay>
	for (uint32_t i = 0; i < repeats; i++) {
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	3301      	adds	r3, #1
 8001102:	617b      	str	r3, [r7, #20]
 8001104:	697a      	ldr	r2, [r7, #20]
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	429a      	cmp	r2, r3
 800110a:	d3db      	bcc.n	80010c4 <tone_freq+0x30>
	}
	#endif
}
 800110c:	bf00      	nop
 800110e:	bf00      	nop
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	000f4240 	.word	0x000f4240
 800111c:	2000bc9c 	.word	0x2000bc9c
 8001120:	40020400 	.word	0x40020400

08001124 <buzz_success>:
void buzz_success(void) { tone_freq(BUZZ_SUCCESS_DURATION, BUZZ_SUCCESS_REPEATS, BUZZ_SUCCESS_FREQ); }
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
 8001128:	f240 4216 	movw	r2, #1046	; 0x416
 800112c:	2102      	movs	r1, #2
 800112e:	204b      	movs	r0, #75	; 0x4b
 8001130:	f7ff ffb0 	bl	8001094 <tone_freq>
 8001134:	bf00      	nop
 8001136:	bd80      	pop	{r7, pc}

08001138 <buzz_startup_success>:
void buzz_failure(void) { tone_freq(BUZZ_FAILURE_DURATION, BUZZ_FAILURE_REPEATS, BUZZ_FAILURE_FREQ); }
void buzz_startup_success(void) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 800113e:	2300      	movs	r3, #0
 8001140:	71fb      	strb	r3, [r7, #7]
 8001142:	e008      	b.n	8001156 <buzz_startup_success+0x1e>
		buzz_success();
 8001144:	f7ff ffee 	bl	8001124 <buzz_success>
		HAL_Delay(1000);
 8001148:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800114c:	f007 fe94 	bl	8008e78 <HAL_Delay>
	for (uint8_t i = 0; i < 3; i++) {
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	3301      	adds	r3, #1
 8001154:	71fb      	strb	r3, [r7, #7]
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	2b02      	cmp	r3, #2
 800115a:	d9f3      	bls.n	8001144 <buzz_startup_success+0xc>
	}
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
	...

08001168 <MRT_Init>:


//**************************************************//
//PUBLIC FUNCTIONS

void MRT_Init(void){
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	print((char*) "\r\n\r\n/********MRT Init********/\r\n");
 800116c:	480d      	ldr	r0, [pc, #52]	; (80011a4 <MRT_Init+0x3c>)
 800116e:	f7ff ff7b 	bl	8001068 <print>

	MRT_Reinitialize_Peripherals();
 8001172:	f000 f8fb 	bl	800136c <MRT_Reinitialize_Peripherals>

	//Memory
	MRT_MEMORY_Init();
 8001176:	f003 f851 	bl	800421c <MRT_MEMORY_Init>
	MRT_reset_info();
 800117a:	f000 f829 	bl	80011d0 <MRT_reset_info>

	//IWDG
	#if IWDG_ACTIVE
	print((char*) "IWDG Init...");
 800117e:	480a      	ldr	r0, [pc, #40]	; (80011a8 <MRT_Init+0x40>)
 8001180:	f7ff ff72 	bl	8001068 <print>
	MX_IWDG_Init();
 8001184:	f001 fa74 	bl	8002670 <MX_IWDG_Init>
	print((char*) "OK\r\n");
 8001188:	4808      	ldr	r0, [pc, #32]	; (80011ac <MRT_Init+0x44>)
 800118a:	f7ff ff6d 	bl	8001068 <print>
	#endif

	//RTC
	HAL_IWDG_Refresh(&hiwdg);
 800118e:	4808      	ldr	r0, [pc, #32]	; (80011b0 <MRT_Init+0x48>)
 8001190:	f009 fe62 	bl	800ae58 <HAL_IWDG_Refresh>
	MRT_rtc_Init();
 8001194:	f001 fd66 	bl	8002c64 <MRT_rtc_Init>
		  checkForI2CDevices(huart8,hi2c1);
		  checkForI2CDevices(huart8,hi2c2);
		  checkForI2CDevices(huart8,hi2c3);
		#endif

		MRT_i2c_sensors_Init();
 8001198:	f004 fbee 	bl	8005978 <MRT_i2c_sensors_Init>
	#endif


	//Telemetry
	#if TELEMETRY_THREAD
		MRT_TELEMETRY_Init();
 800119c:	f006 fbe2 	bl	8007964 <MRT_TELEMETRY_Init>
	#endif

	#if FORCED_EJECTION_STAGE
		   ejection_stage_flag = FORCED_STAGE;
	#endif
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	0801c344 	.word	0x0801c344
 80011a8:	0801c368 	.word	0x0801c368
 80011ac:	0801c378 	.word	0x0801c378
 80011b0:	2000bb20 	.word	0x2000bb20

080011b4 <MRT_Deinit>:




void MRT_Deinit(void){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	print((char*) "\r\n\r\n/********MRT Deinit********/\r\n");
 80011b8:	4804      	ldr	r0, [pc, #16]	; (80011cc <MRT_Deinit+0x18>)
 80011ba:	f7ff ff55 	bl	8001068 <print>

	MRT_Reinitialize_Peripherals();
 80011be:	f000 f8d5 	bl	800136c <MRT_Reinitialize_Peripherals>
	#endif


	//Sensors
	#if SENSORS_THREAD
		MRT_i2c_sensors_Deinit();
 80011c2:	f004 fc15 	bl	80059f0 <MRT_i2c_sensors_Deinit>
	#endif

    //TODO
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	0801c380 	.word	0x0801c380

080011d0 <MRT_reset_info>:

//**************************************************//
//PRIVATE FUNCTIONS


void MRT_reset_info(void){
 80011d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011d2:	b0a9      	sub	sp, #164	; 0xa4
 80011d4:	af06      	add	r7, sp, #24

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i ::%i\r\n",
 80011d6:	4b4e      	ldr	r3, [pc, #312]	; (8001310 <MRT_reset_info+0x140>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	461e      	mov	r6, r3
 80011dc:	4b4d      	ldr	r3, [pc, #308]	; (8001314 <MRT_reset_info+0x144>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	469c      	mov	ip, r3
 80011e2:	4b4d      	ldr	r3, [pc, #308]	; (8001318 <MRT_reset_info+0x148>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	461a      	mov	r2, r3
 80011e8:	4b4c      	ldr	r3, [pc, #304]	; (800131c <MRT_reset_info+0x14c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	4619      	mov	r1, r3
 80011ee:	4b4c      	ldr	r3, [pc, #304]	; (8001320 <MRT_reset_info+0x150>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461c      	mov	r4, r3
 80011f4:	4b4b      	ldr	r3, [pc, #300]	; (8001324 <MRT_reset_info+0x154>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	461d      	mov	r5, r3
 80011fa:	4b4b      	ldr	r3, [pc, #300]	; (8001328 <MRT_reset_info+0x158>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001202:	9304      	str	r3, [sp, #16]
 8001204:	9503      	str	r5, [sp, #12]
 8001206:	9402      	str	r4, [sp, #8]
 8001208:	9101      	str	r1, [sp, #4]
 800120a:	9200      	str	r2, [sp, #0]
 800120c:	4663      	mov	r3, ip
 800120e:	4632      	mov	r2, r6
 8001210:	4946      	ldr	r1, [pc, #280]	; (800132c <MRT_reset_info+0x15c>)
 8001212:	f017 f841 	bl	8018298 <siprintf>
			  reset_flag, wu_flag, iwdg_flag, prev_hour, prev_min, prev_sec, prev_subsec);
	  print(buffer);
 8001216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff ff24 	bl	8001068 <print>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 8001220:	4b3d      	ldr	r3, [pc, #244]	; (8001318 <MRT_reset_info+0x148>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d119      	bne.n	800125c <MRT_reset_info+0x8c>
		  print((char*) "Deactivating IWDG\r\n");
 8001228:	4841      	ldr	r0, [pc, #260]	; (8001330 <MRT_reset_info+0x160>)
 800122a:	f7ff ff1d 	bl	8001068 <print>

		  iwdg_flag = 0; //Flip flag
 800122e:	4b3a      	ldr	r3, [pc, #232]	; (8001318 <MRT_reset_info+0x148>)
 8001230:	2200      	movs	r2, #0
 8001232:	701a      	strb	r2, [r3, #0]

		  //Write new flag to memory
		  rtc_bckp_reg_iwdg = iwdg_flag;
 8001234:	4b38      	ldr	r3, [pc, #224]	; (8001318 <MRT_reset_info+0x148>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	461a      	mov	r2, r3
 800123a:	4b3e      	ldr	r3, [pc, #248]	; (8001334 <MRT_reset_info+0x164>)
 800123c:	601a      	str	r2, [r3, #0]
		  ext_flash_iwdg = iwdg_flag;
 800123e:	4b36      	ldr	r3, [pc, #216]	; (8001318 <MRT_reset_info+0x148>)
 8001240:	781a      	ldrb	r2, [r3, #0]
 8001242:	4b3d      	ldr	r3, [pc, #244]	; (8001338 <MRT_reset_info+0x168>)
 8001244:	701a      	strb	r2, [r3, #0]
		  MRT_saveFlagValue(FC_STATE_IWDG);
 8001246:	2002      	movs	r0, #2
 8001248:	f002 fe54 	bl	8003ef4 <MRT_saveFlagValue>

		  HAL_Delay(500);
 800124c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001250:	f007 fe12 	bl	8008e78 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 8001254:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8001258:	f001 fdaa 	bl	8002db0 <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag > 0){
 800125c:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <MRT_reset_info+0x144>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00b      	beq.n	800127c <MRT_reset_info+0xac>
		  char buf[30];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 8001264:	4b2b      	ldr	r3, [pc, #172]	; (8001314 <MRT_reset_info+0x144>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	4933      	ldr	r1, [pc, #204]	; (800133c <MRT_reset_info+0x16c>)
 800126e:	4618      	mov	r0, r3
 8001270:	f017 f812 	bl	8018298 <siprintf>
		  print(buf);
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fef6 	bl	8001068 <print>
	  }


	  //Check if we start from the beginning
	  if (reset_flag == 0){
 800127c:	4b24      	ldr	r3, [pc, #144]	; (8001310 <MRT_reset_info+0x140>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d108      	bne.n	8001296 <MRT_reset_info+0xc6>
		  print((char*) "FC restarted\r\n");
 8001284:	482e      	ldr	r0, [pc, #184]	; (8001340 <MRT_reset_info+0x170>)
 8001286:	f7ff feef 	bl	8001068 <print>

		  reset_flag = 1; //Flip flag
 800128a:	4b21      	ldr	r3, [pc, #132]	; (8001310 <MRT_reset_info+0x140>)
 800128c:	2201      	movs	r2, #1
 800128e:	701a      	strb	r2, [r3, #0]

		  MRT_saveFlagValue(FC_STATE_RESET);
 8001290:	2000      	movs	r0, #0
 8001292:	f002 fe2f 	bl	8003ef4 <MRT_saveFlagValue>
	  }


	  //Check if before or after apogee
	  if (apogee_flag == 0){
 8001296:	4b2b      	ldr	r3, [pc, #172]	; (8001344 <MRT_reset_info+0x174>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d103      	bne.n	80012a6 <MRT_reset_info+0xd6>
		  print((char*) "Pre-apogee\r\n");
 800129e:	482a      	ldr	r0, [pc, #168]	; (8001348 <MRT_reset_info+0x178>)
 80012a0:	f7ff fee2 	bl	8001068 <print>
 80012a4:	e006      	b.n	80012b4 <MRT_reset_info+0xe4>
	  }
	  else if(apogee_flag==1){
 80012a6:	4b27      	ldr	r3, [pc, #156]	; (8001344 <MRT_reset_info+0x174>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d102      	bne.n	80012b4 <MRT_reset_info+0xe4>
		  print((char*) "Post-apogee\r\n");
 80012ae:	4827      	ldr	r0, [pc, #156]	; (800134c <MRT_reset_info+0x17c>)
 80012b0:	f7ff feda 	bl	8001068 <print>
	  }


	  //Check ejection stage
	  print((char*)"Ejection Stage: ");
 80012b4:	4826      	ldr	r0, [pc, #152]	; (8001350 <MRT_reset_info+0x180>)
 80012b6:	f7ff fed7 	bl	8001068 <print>
	  if (ejection_stage_flag==PAD){
 80012ba:	4b26      	ldr	r3, [pc, #152]	; (8001354 <MRT_reset_info+0x184>)
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d103      	bne.n	80012ca <MRT_reset_info+0xfa>
		  print((char*)"Pad\r\n");
 80012c2:	4825      	ldr	r0, [pc, #148]	; (8001358 <MRT_reset_info+0x188>)
 80012c4:	f7ff fed0 	bl	8001068 <print>
		  print((char*)"Main descent\r\n");
	  }
	  else if(ejection_stage_flag==LANDED){
		  print((char*)"Landed\r\n");
	  }
}
 80012c8:	e01e      	b.n	8001308 <MRT_reset_info+0x138>
	  else if(ejection_stage_flag==BOOST){
 80012ca:	4b22      	ldr	r3, [pc, #136]	; (8001354 <MRT_reset_info+0x184>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d103      	bne.n	80012da <MRT_reset_info+0x10a>
		  print((char*)"Boost\r\n");
 80012d2:	4822      	ldr	r0, [pc, #136]	; (800135c <MRT_reset_info+0x18c>)
 80012d4:	f7ff fec8 	bl	8001068 <print>
}
 80012d8:	e016      	b.n	8001308 <MRT_reset_info+0x138>
	  else if(ejection_stage_flag==DROGUE_DESCENT){
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <MRT_reset_info+0x184>)
 80012dc:	781b      	ldrb	r3, [r3, #0]
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d103      	bne.n	80012ea <MRT_reset_info+0x11a>
		  print((char*)"Drogue descent\r\n");
 80012e2:	481f      	ldr	r0, [pc, #124]	; (8001360 <MRT_reset_info+0x190>)
 80012e4:	f7ff fec0 	bl	8001068 <print>
}
 80012e8:	e00e      	b.n	8001308 <MRT_reset_info+0x138>
	  else if(ejection_stage_flag==MAIN_DESCENT){
 80012ea:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <MRT_reset_info+0x184>)
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	d103      	bne.n	80012fa <MRT_reset_info+0x12a>
		  print((char*)"Main descent\r\n");
 80012f2:	481c      	ldr	r0, [pc, #112]	; (8001364 <MRT_reset_info+0x194>)
 80012f4:	f7ff feb8 	bl	8001068 <print>
}
 80012f8:	e006      	b.n	8001308 <MRT_reset_info+0x138>
	  else if(ejection_stage_flag==LANDED){
 80012fa:	4b16      	ldr	r3, [pc, #88]	; (8001354 <MRT_reset_info+0x184>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d102      	bne.n	8001308 <MRT_reset_info+0x138>
		  print((char*)"Landed\r\n");
 8001302:	4819      	ldr	r0, [pc, #100]	; (8001368 <MRT_reset_info+0x198>)
 8001304:	f7ff feb0 	bl	8001068 <print>
}
 8001308:	bf00      	nop
 800130a:	378c      	adds	r7, #140	; 0x8c
 800130c:	46bd      	mov	sp, r7
 800130e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001310:	20000390 	.word	0x20000390
 8001314:	20000391 	.word	0x20000391
 8001318:	20000392 	.word	0x20000392
 800131c:	20000395 	.word	0x20000395
 8001320:	20000396 	.word	0x20000396
 8001324:	20000397 	.word	0x20000397
 8001328:	20000398 	.word	0x20000398
 800132c:	0801c3a4 	.word	0x0801c3a4
 8001330:	0801c3e8 	.word	0x0801c3e8
 8001334:	20000338 	.word	0x20000338
 8001338:	20000382 	.word	0x20000382
 800133c:	0801c3fc 	.word	0x0801c3fc
 8001340:	0801c40c 	.word	0x0801c40c
 8001344:	20000393 	.word	0x20000393
 8001348:	0801c41c 	.word	0x0801c41c
 800134c:	0801c42c 	.word	0x0801c42c
 8001350:	0801c43c 	.word	0x0801c43c
 8001354:	20000394 	.word	0x20000394
 8001358:	0801c450 	.word	0x0801c450
 800135c:	0801c458 	.word	0x0801c458
 8001360:	0801c460 	.word	0x0801c460
 8001364:	0801c474 	.word	0x0801c474
 8001368:	0801c484 	.word	0x0801c484

0800136c <MRT_Reinitialize_Peripherals>:


void MRT_Reinitialize_Peripherals(void){
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	  /*
	   * Reinitialize all peripherals
	   */

	  print((char*)"Reinitializing Peripherals...");
 8001370:	482f      	ldr	r0, [pc, #188]	; (8001430 <MRT_Reinitialize_Peripherals+0xc4>)
 8001372:	f7ff fe79 	bl	8001068 <print>

	  // reset LEDs
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	2102      	movs	r1, #2
 800137a:	482e      	ldr	r0, [pc, #184]	; (8001434 <MRT_Reinitialize_Peripherals+0xc8>)
 800137c:	f008 fc88 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	2104      	movs	r1, #4
 8001384:	482b      	ldr	r0, [pc, #172]	; (8001434 <MRT_Reinitialize_Peripherals+0xc8>)
 8001386:	f008 fc83 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2108      	movs	r1, #8
 800138e:	4829      	ldr	r0, [pc, #164]	; (8001434 <MRT_Reinitialize_Peripherals+0xc8>)
 8001390:	f008 fc7e 	bl	8009c90 <HAL_GPIO_WritePin>

	  // reset recovery pyro pins
	  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8001394:	2201      	movs	r2, #1
 8001396:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800139a:	4827      	ldr	r0, [pc, #156]	; (8001438 <MRT_Reinitialize_Peripherals+0xcc>)
 800139c:	f008 fc78 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 80013a0:	2200      	movs	r2, #0
 80013a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013a6:	4824      	ldr	r0, [pc, #144]	; (8001438 <MRT_Reinitialize_Peripherals+0xcc>)
 80013a8:	f008 fc72 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 80013ac:	2200      	movs	r2, #0
 80013ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013b2:	4821      	ldr	r0, [pc, #132]	; (8001438 <MRT_Reinitialize_Peripherals+0xcc>)
 80013b4:	f008 fc6c 	bl	8009c90 <HAL_GPIO_WritePin>

	  // reset prop pyro pins
	  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 80013b8:	2201      	movs	r2, #1
 80013ba:	2102      	movs	r1, #2
 80013bc:	481e      	ldr	r0, [pc, #120]	; (8001438 <MRT_Reinitialize_Peripherals+0xcc>)
 80013be:	f008 fc67 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 80013c2:	2200      	movs	r2, #0
 80013c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013c8:	481c      	ldr	r0, [pc, #112]	; (800143c <MRT_Reinitialize_Peripherals+0xd0>)
 80013ca:	f008 fc61 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 80013ce:	2200      	movs	r2, #0
 80013d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013d4:	4819      	ldr	r0, [pc, #100]	; (800143c <MRT_Reinitialize_Peripherals+0xd0>)
 80013d6:	f008 fc5b 	bl	8009c90 <HAL_GPIO_WritePin>

	  // reset 12 V buck converter enable pin (disable converter)
	  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 80013da:	2200      	movs	r2, #0
 80013dc:	2104      	movs	r1, #4
 80013de:	4818      	ldr	r0, [pc, #96]	; (8001440 <MRT_Reinitialize_Peripherals+0xd4>)
 80013e0:	f008 fc56 	bl	8009c90 <HAL_GPIO_WritePin>
	  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
	  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


	  // reset payload EN signal
	  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80013e4:	2200      	movs	r2, #0
 80013e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ea:	4815      	ldr	r0, [pc, #84]	; (8001440 <MRT_Reinitialize_Peripherals+0xd4>)
 80013ec:	f008 fc50 	bl	8009c90 <HAL_GPIO_WritePin>

	  // set CS pin for thermocouple chip high
	  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

	  // set power off for VR
	  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80013f0:	2200      	movs	r2, #0
 80013f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013f6:	4810      	ldr	r0, [pc, #64]	; (8001438 <MRT_Reinitialize_Peripherals+0xcc>)
 80013f8:	f008 fc4a 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 80013fc:	2200      	movs	r2, #0
 80013fe:	2180      	movs	r1, #128	; 0x80
 8001400:	4810      	ldr	r0, [pc, #64]	; (8001444 <MRT_Reinitialize_Peripherals+0xd8>)
 8001402:	f008 fc45 	bl	8009c90 <HAL_GPIO_WritePin>

	  // FLASH set CS, WP and IO3 pins high
	  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 8001406:	2201      	movs	r2, #1
 8001408:	2140      	movs	r1, #64	; 0x40
 800140a:	480e      	ldr	r0, [pc, #56]	; (8001444 <MRT_Reinitialize_Peripherals+0xd8>)
 800140c:	f008 fc40 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 8001410:	2201      	movs	r2, #1
 8001412:	2120      	movs	r1, #32
 8001414:	480b      	ldr	r0, [pc, #44]	; (8001444 <MRT_Reinitialize_Peripherals+0xd8>)
 8001416:	f008 fc3b 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 800141a:	2201      	movs	r2, #1
 800141c:	2110      	movs	r1, #16
 800141e:	4809      	ldr	r0, [pc, #36]	; (8001444 <MRT_Reinitialize_Peripherals+0xd8>)
 8001420:	f008 fc36 	bl	8009c90 <HAL_GPIO_WritePin>

	  print((char*)"OK\r\n");
 8001424:	4808      	ldr	r0, [pc, #32]	; (8001448 <MRT_Reinitialize_Peripherals+0xdc>)
 8001426:	f7ff fe1f 	bl	8001068 <print>
}
 800142a:	bf00      	nop
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	0801c490 	.word	0x0801c490
 8001434:	40020800 	.word	0x40020800
 8001438:	40021800 	.word	0x40021800
 800143c:	40021400 	.word	0x40021400
 8001440:	40021000 	.word	0x40021000
 8001444:	40020c00 	.word	0x40020c00
 8001448:	0801c378 	.word	0x0801c378

0800144c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001452:	463b      	mov	r3, r7
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800145e:	4b21      	ldr	r3, [pc, #132]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001460:	4a21      	ldr	r2, [pc, #132]	; (80014e8 <MX_ADC1_Init+0x9c>)
 8001462:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001464:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001466:	2200      	movs	r2, #0
 8001468:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800146a:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <MX_ADC1_Init+0x98>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001470:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001476:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001478:	2200      	movs	r2, #0
 800147a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800147c:	4b19      	ldr	r3, [pc, #100]	; (80014e4 <MX_ADC1_Init+0x98>)
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001484:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001486:	2200      	movs	r2, #0
 8001488:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800148a:	4b16      	ldr	r3, [pc, #88]	; (80014e4 <MX_ADC1_Init+0x98>)
 800148c:	4a17      	ldr	r2, [pc, #92]	; (80014ec <MX_ADC1_Init+0xa0>)
 800148e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001490:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001496:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <MX_ADC1_Init+0x98>)
 8001498:	2201      	movs	r2, #1
 800149a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800149c:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <MX_ADC1_Init+0x98>)
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <MX_ADC1_Init+0x98>)
 80014a6:	2201      	movs	r2, #1
 80014a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014aa:	480e      	ldr	r0, [pc, #56]	; (80014e4 <MX_ADC1_Init+0x98>)
 80014ac:	f007 fd08 	bl	8008ec0 <HAL_ADC_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80014b6:	f001 fae7 	bl	8002a88 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014ba:	2306      	movs	r3, #6
 80014bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80014be:	2301      	movs	r3, #1
 80014c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80014c2:	2300      	movs	r3, #0
 80014c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014c6:	463b      	mov	r3, r7
 80014c8:	4619      	mov	r1, r3
 80014ca:	4806      	ldr	r0, [pc, #24]	; (80014e4 <MX_ADC1_Init+0x98>)
 80014cc:	f007 feda 	bl	8009284 <HAL_ADC_ConfigChannel>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80014d6:	f001 fad7 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	2000859c 	.word	0x2000859c
 80014e8:	40012000 	.word	0x40012000
 80014ec:	0f000001 	.word	0x0f000001

080014f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b08a      	sub	sp, #40	; 0x28
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	2200      	movs	r2, #0
 80014fe:	601a      	str	r2, [r3, #0]
 8001500:	605a      	str	r2, [r3, #4]
 8001502:	609a      	str	r2, [r3, #8]
 8001504:	60da      	str	r2, [r3, #12]
 8001506:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a17      	ldr	r2, [pc, #92]	; (800156c <HAL_ADC_MspInit+0x7c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d127      	bne.n	8001562 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	613b      	str	r3, [r7, #16]
 8001516:	4b16      	ldr	r3, [pc, #88]	; (8001570 <HAL_ADC_MspInit+0x80>)
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	4a15      	ldr	r2, [pc, #84]	; (8001570 <HAL_ADC_MspInit+0x80>)
 800151c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001520:	6453      	str	r3, [r2, #68]	; 0x44
 8001522:	4b13      	ldr	r3, [pc, #76]	; (8001570 <HAL_ADC_MspInit+0x80>)
 8001524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001526:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	4b0f      	ldr	r3, [pc, #60]	; (8001570 <HAL_ADC_MspInit+0x80>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a0e      	ldr	r2, [pc, #56]	; (8001570 <HAL_ADC_MspInit+0x80>)
 8001538:	f043 0301 	orr.w	r3, r3, #1
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b0c      	ldr	r3, [pc, #48]	; (8001570 <HAL_ADC_MspInit+0x80>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0301 	and.w	r3, r3, #1
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 800154a:	2340      	movs	r3, #64	; 0x40
 800154c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800154e:	2303      	movs	r3, #3
 8001550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4619      	mov	r1, r3
 800155c:	4805      	ldr	r0, [pc, #20]	; (8001574 <HAL_ADC_MspInit+0x84>)
 800155e:	f008 f9d3 	bl	8009908 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001562:	bf00      	nop
 8001564:	3728      	adds	r7, #40	; 0x28
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40012000 	.word	0x40012000
 8001570:	40023800 	.word	0x40023800
 8001574:	40020000 	.word	0x40020000

08001578 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800157c:	f3bf 8f4f 	dsb	sy
}
 8001580:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001582:	4b06      	ldr	r3, [pc, #24]	; (800159c <__NVIC_SystemReset+0x24>)
 8001584:	68db      	ldr	r3, [r3, #12]
 8001586:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800158a:	4904      	ldr	r1, [pc, #16]	; (800159c <__NVIC_SystemReset+0x24>)
 800158c:	4b04      	ldr	r3, [pc, #16]	; (80015a0 <__NVIC_SystemReset+0x28>)
 800158e:	4313      	orrs	r3, r2
 8001590:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001592:	f3bf 8f4f 	dsb	sy
}
 8001596:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <__NVIC_SystemReset+0x20>
 800159c:	e000ed00 	.word	0xe000ed00
 80015a0:	05fa0004 	.word	0x05fa0004

080015a4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

	println("\r\nFREERTOS Init");
 80015a8:	4821      	ldr	r0, [pc, #132]	; (8001630 <MX_FREERTOS_Init+0x8c>)
 80015aa:	f7ff fd3f 	bl	800102c <println>
	print("\tInitializing the kernel...");
 80015ae:	4821      	ldr	r0, [pc, #132]	; (8001634 <MX_FREERTOS_Init+0x90>)
 80015b0:	f7ff fd5a 	bl	8001068 <print>
	osKernelInitialize();
 80015b4:	f010 ffb8 	bl	8012528 <osKernelInitialize>
	println("OK");
 80015b8:	481f      	ldr	r0, [pc, #124]	; (8001638 <MX_FREERTOS_Init+0x94>)
 80015ba:	f7ff fd37 	bl	800102c <println>

	print("\tCreating the threads...");
 80015be:	481f      	ldr	r0, [pc, #124]	; (800163c <MX_FREERTOS_Init+0x98>)
 80015c0:	f7ff fd52 	bl	8001068 <print>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 80015c4:	4a1e      	ldr	r2, [pc, #120]	; (8001640 <MX_FREERTOS_Init+0x9c>)
 80015c6:	2100      	movs	r1, #0
 80015c8:	481e      	ldr	r0, [pc, #120]	; (8001644 <MX_FREERTOS_Init+0xa0>)
 80015ca:	f010 fff7 	bl	80125bc <osThreadNew>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4a1d      	ldr	r2, [pc, #116]	; (8001648 <MX_FREERTOS_Init+0xa4>)
 80015d2:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 80015d4:	4a1d      	ldr	r2, [pc, #116]	; (800164c <MX_FREERTOS_Init+0xa8>)
 80015d6:	2100      	movs	r1, #0
 80015d8:	481d      	ldr	r0, [pc, #116]	; (8001650 <MX_FREERTOS_Init+0xac>)
 80015da:	f010 ffef 	bl	80125bc <osThreadNew>
 80015de:	4603      	mov	r3, r0
 80015e0:	4a1c      	ldr	r2, [pc, #112]	; (8001654 <MX_FREERTOS_Init+0xb0>)
 80015e2:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 80015e4:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <MX_FREERTOS_Init+0xb4>)
 80015e6:	2100      	movs	r1, #0
 80015e8:	481c      	ldr	r0, [pc, #112]	; (800165c <MX_FREERTOS_Init+0xb8>)
 80015ea:	f010 ffe7 	bl	80125bc <osThreadNew>
 80015ee:	4603      	mov	r3, r0
 80015f0:	4a1b      	ldr	r2, [pc, #108]	; (8001660 <MX_FREERTOS_Init+0xbc>)
 80015f2:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 80015f4:	4a1b      	ldr	r2, [pc, #108]	; (8001664 <MX_FREERTOS_Init+0xc0>)
 80015f6:	2100      	movs	r1, #0
 80015f8:	481b      	ldr	r0, [pc, #108]	; (8001668 <MX_FREERTOS_Init+0xc4>)
 80015fa:	f010 ffdf 	bl	80125bc <osThreadNew>
 80015fe:	4603      	mov	r3, r0
 8001600:	4a1a      	ldr	r2, [pc, #104]	; (800166c <MX_FREERTOS_Init+0xc8>)
 8001602:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 8001604:	4a1a      	ldr	r2, [pc, #104]	; (8001670 <MX_FREERTOS_Init+0xcc>)
 8001606:	2100      	movs	r1, #0
 8001608:	481a      	ldr	r0, [pc, #104]	; (8001674 <MX_FREERTOS_Init+0xd0>)
 800160a:	f010 ffd7 	bl	80125bc <osThreadNew>
 800160e:	4603      	mov	r3, r0
 8001610:	4a19      	ldr	r2, [pc, #100]	; (8001678 <MX_FREERTOS_Init+0xd4>)
 8001612:	6013      	str	r3, [r2, #0]

  /* creation of Propulsion4 */
  Propulsion4Handle = osThreadNew(StartPropulsion4, NULL, &Propulsion4_attributes);
 8001614:	4a19      	ldr	r2, [pc, #100]	; (800167c <MX_FREERTOS_Init+0xd8>)
 8001616:	2100      	movs	r1, #0
 8001618:	4819      	ldr	r0, [pc, #100]	; (8001680 <MX_FREERTOS_Init+0xdc>)
 800161a:	f010 ffcf 	bl	80125bc <osThreadNew>
 800161e:	4603      	mov	r3, r0
 8001620:	4a18      	ldr	r2, [pc, #96]	; (8001684 <MX_FREERTOS_Init+0xe0>)
 8001622:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  println("OK");
 8001624:	4804      	ldr	r0, [pc, #16]	; (8001638 <MX_FREERTOS_Init+0x94>)
 8001626:	f7ff fd01 	bl	800102c <println>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	0801c4f4 	.word	0x0801c4f4
 8001634:	0801c504 	.word	0x0801c504
 8001638:	0801c520 	.word	0x0801c520
 800163c:	0801c524 	.word	0x0801c524
 8001640:	0801d48c 	.word	0x0801d48c
 8001644:	08001689 	.word	0x08001689
 8001648:	20008f60 	.word	0x20008f60
 800164c:	0801d4b0 	.word	0x0801d4b0
 8001650:	0800175d 	.word	0x0800175d
 8001654:	20009034 	.word	0x20009034
 8001658:	0801d4d4 	.word	0x0801d4d4
 800165c:	08001c11 	.word	0x08001c11
 8001660:	200090f4 	.word	0x200090f4
 8001664:	0801d4f8 	.word	0x0801d4f8
 8001668:	08001d0d 	.word	0x08001d0d
 800166c:	200091b4 	.word	0x200091b4
 8001670:	0801d51c 	.word	0x0801d51c
 8001674:	08001d85 	.word	0x08001d85
 8001678:	200086a0 	.word	0x200086a0
 800167c:	0801d540 	.word	0x0801d540
 8001680:	08001f95 	.word	0x08001f95
 8001684:	2000b274 	.word	0x2000b274

08001688 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b082      	sub	sp, #8
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMemory0 */

	//TODO UNTESTED

	//Add thread id to the list
	threadsID[0]=osThreadGetId();
 8001690:	f011 f827 	bl	80126e2 <osThreadGetId>
 8001694:	4603      	mov	r3, r0
 8001696:	4a23      	ldr	r2, [pc, #140]	; (8001724 <StartMemory0+0x9c>)
 8001698:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {

	 //Get RTC time
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800169a:	2200      	movs	r2, #0
 800169c:	4922      	ldr	r1, [pc, #136]	; (8001728 <StartMemory0+0xa0>)
 800169e:	4823      	ldr	r0, [pc, #140]	; (800172c <StartMemory0+0xa4>)
 80016a0:	f00a fc28 	bl	800bef4 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80016a4:	2200      	movs	r2, #0
 80016a6:	4922      	ldr	r1, [pc, #136]	; (8001730 <StartMemory0+0xa8>)
 80016a8:	4820      	ldr	r0, [pc, #128]	; (800172c <StartMemory0+0xa4>)
 80016aa:	f00a fd28 	bl	800c0fe <HAL_RTC_GetDate>

	 //Update global variables
	 prev_hour = sTime.Hours;
 80016ae:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <StartMemory0+0xa0>)
 80016b0:	781a      	ldrb	r2, [r3, #0]
 80016b2:	4b20      	ldr	r3, [pc, #128]	; (8001734 <StartMemory0+0xac>)
 80016b4:	701a      	strb	r2, [r3, #0]
	 prev_min = sTime.Minutes;
 80016b6:	4b1c      	ldr	r3, [pc, #112]	; (8001728 <StartMemory0+0xa0>)
 80016b8:	785a      	ldrb	r2, [r3, #1]
 80016ba:	4b1f      	ldr	r3, [pc, #124]	; (8001738 <StartMemory0+0xb0>)
 80016bc:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 80016be:	4b1a      	ldr	r3, [pc, #104]	; (8001728 <StartMemory0+0xa0>)
 80016c0:	789a      	ldrb	r2, [r3, #2]
 80016c2:	4b1e      	ldr	r3, [pc, #120]	; (800173c <StartMemory0+0xb4>)
 80016c4:	701a      	strb	r2, [r3, #0]
	 if (__HAL_RTC_SHIFT_GET_FLAG(&hrtc, RTC_FLAG_SHPF)) prev_sec++; //Adjust following the user manual
 80016c6:	4b19      	ldr	r3, [pc, #100]	; (800172c <StartMemory0+0xa4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	f003 0308 	and.w	r3, r3, #8
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d005      	beq.n	80016e0 <StartMemory0+0x58>
 80016d4:	4b19      	ldr	r3, [pc, #100]	; (800173c <StartMemory0+0xb4>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	3301      	adds	r3, #1
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	4b17      	ldr	r3, [pc, #92]	; (800173c <StartMemory0+0xb4>)
 80016de:	701a      	strb	r2, [r3, #0]
	 prev_subsec = sTime.SubSeconds;
 80016e0:	4b11      	ldr	r3, [pc, #68]	; (8001728 <StartMemory0+0xa0>)
 80016e2:	685b      	ldr	r3, [r3, #4]
 80016e4:	4a16      	ldr	r2, [pc, #88]	; (8001740 <StartMemory0+0xb8>)
 80016e6:	6013      	str	r3, [r2, #0]

	// Save to SD card
	#if SD_CARD_
	MRT_formatAvionics();
 80016e8:	f002 fab4 	bl	8003c54 <MRT_formatAvionics>
	fres = sd_open_file(filename);
 80016ec:	4815      	ldr	r0, [pc, #84]	; (8001744 <StartMemory0+0xbc>)
 80016ee:	f002 ff59 	bl	80045a4 <sd_open_file>
 80016f2:	4603      	mov	r3, r0
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b14      	ldr	r3, [pc, #80]	; (8001748 <StartMemory0+0xc0>)
 80016f8:	701a      	strb	r2, [r3, #0]
	sd_write(&fil, msg_buffer_av);
 80016fa:	4914      	ldr	r1, [pc, #80]	; (800174c <StartMemory0+0xc4>)
 80016fc:	4814      	ldr	r0, [pc, #80]	; (8001750 <StartMemory0+0xc8>)
 80016fe:	f002 ff69 	bl	80045d4 <sd_write>
	if (ejection_stage_flag < MAIN_DESCENT){
 8001702:	4b14      	ldr	r3, [pc, #80]	; (8001754 <StartMemory0+0xcc>)
 8001704:	781b      	ldrb	r3, [r3, #0]
 8001706:	2b02      	cmp	r3, #2
 8001708:	d805      	bhi.n	8001716 <StartMemory0+0x8e>
		MRT_formatPropulsion();
 800170a:	f003 ff47 	bl	800559c <MRT_formatPropulsion>
		sd_write(&fil, msg_buffer_pr);
 800170e:	4912      	ldr	r1, [pc, #72]	; (8001758 <StartMemory0+0xd0>)
 8001710:	480f      	ldr	r0, [pc, #60]	; (8001750 <StartMemory0+0xc8>)
 8001712:	f002 ff5f 	bl	80045d4 <sd_write>
	}
	f_close(&fil);
 8001716:	480e      	ldr	r0, [pc, #56]	; (8001750 <StartMemory0+0xc8>)
 8001718:	f010 fab6 	bl	8011c88 <f_close>
	#endif

	osDelay(1000/DATA_FREQ);
 800171c:	2064      	movs	r0, #100	; 0x64
 800171e:	f011 f87b 	bl	8012818 <osDelay>
	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001722:	e7ba      	b.n	800169a <StartMemory0+0x12>
 8001724:	20008f64 	.word	0x20008f64
 8001728:	200002f0 	.word	0x200002f0
 800172c:	2000bb2c 	.word	0x2000bb2c
 8001730:	20000304 	.word	0x20000304
 8001734:	20000395 	.word	0x20000395
 8001738:	20000396 	.word	0x20000396
 800173c:	20000397 	.word	0x20000397
 8001740:	20000398 	.word	0x20000398
 8001744:	2000c4a8 	.word	0x2000c4a8
 8001748:	2000c8a0 	.word	0x2000c8a0
 800174c:	2000bdb0 	.word	0x2000bdb0
 8001750:	2000c8a4 	.word	0x2000c8a4
 8001754:	20000394 	.word	0x20000394
 8001758:	2000cb00 	.word	0x2000cb00

0800175c <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 800175c:	b5b0      	push	{r4, r5, r7, lr}
 800175e:	b096      	sub	sp, #88	; 0x58
 8001760:	af04      	add	r7, sp, #16
 8001762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEjection1 */

	//Add thread id to the list
	threadsID[1]=osThreadGetId();
 8001764:	f010 ffbd 	bl	80126e2 <osThreadGetId>
 8001768:	4603      	mov	r3, r0
 800176a:	4ac6      	ldr	r2, [pc, #792]	; (8001a84 <StartEjection1+0x328>)
 800176c:	6053      	str	r3, [r2, #4]
	#if !EJECTION_THREAD
	osThreadExit();
	#endif

	//Double check the state TODO bad? (say wakeup flag is raised but ground isn't reached yet
	if (ejection_stage_flag >= LANDED)  osThreadExit(); //Ground reached
 800176e:	4bc6      	ldr	r3, [pc, #792]	; (8001a88 <StartEjection1+0x32c>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	2b03      	cmp	r3, #3
 8001774:	d901      	bls.n	800177a <StartEjection1+0x1e>
 8001776:	f011 f81c 	bl	80127b2 <osThreadExit>

	osDelay(5000); //Let the LPS "warm up" to have a valid pressure_hPa
 800177a:	f241 3088 	movw	r0, #5000	; 0x1388
 800177e:	f011 f84b 	bl	8012818 <osDelay>

	//TODO put in setup.h?
	uint8_t counter = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t COUNTER_THRESHOLD = 500;
 8001788:	23f4      	movs	r3, #244	; 0xf4
 800178a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t ALT_ERROR_MARGIN = 10; //In meters
 800178e:	230a      	movs	r3, #10
 8001790:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	uint8_t prev_alt = 0;
 8001794:	2300      	movs	r3, #0
 8001796:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

  /* Infinite loop */
  for(;;)
  {
	  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 800179a:	4bbc      	ldr	r3, [pc, #752]	; (8001a8c <StartEjection1+0x330>)
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	eeb0 0a67 	vmov.f32	s0, s15
 80017a4:	f002 f9d4 	bl	8003b50 <MRT_getAltitude>
 80017a8:	eef0 7a40 	vmov.f32	s15, s0
 80017ac:	4bb8      	ldr	r3, [pc, #736]	; (8001a90 <StartEjection1+0x334>)
 80017ae:	edc3 7a00 	vstr	s15, [r3]

	  //TODO UPDATE TRUE APOGEE (TESTING?)
	  if (altitude_m > rtc_bckp_reg_alt_true_apogee){
 80017b2:	4bb8      	ldr	r3, [pc, #736]	; (8001a94 <StartEjection1+0x338>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017be:	4bb4      	ldr	r3, [pc, #720]	; (8001a90 <StartEjection1+0x334>)
 80017c0:	edd3 7a00 	vldr	s15, [r3]
 80017c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017cc:	d514      	bpl.n	80017f8 <StartEjection1+0x9c>
		  rtc_bckp_reg_alt_true_apogee = altitude_m;
 80017ce:	4bb0      	ldr	r3, [pc, #704]	; (8001a90 <StartEjection1+0x334>)
 80017d0:	edd3 7a00 	vldr	s15, [r3]
 80017d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017d8:	ee17 2a90 	vmov	r2, s15
 80017dc:	4bad      	ldr	r3, [pc, #692]	; (8001a94 <StartEjection1+0x338>)
 80017de:	601a      	str	r2, [r3, #0]
		  rtc_bckp_reg_true_apogee_time = 100*prev_min + prev_sec;
 80017e0:	4bad      	ldr	r3, [pc, #692]	; (8001a98 <StartEjection1+0x33c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	461a      	mov	r2, r3
 80017e6:	2364      	movs	r3, #100	; 0x64
 80017e8:	fb03 f302 	mul.w	r3, r3, r2
 80017ec:	4aab      	ldr	r2, [pc, #684]	; (8001a9c <StartEjection1+0x340>)
 80017ee:	7812      	ldrb	r2, [r2, #0]
 80017f0:	4413      	add	r3, r2
 80017f2:	461a      	mov	r2, r3
 80017f4:	4baa      	ldr	r3, [pc, #680]	; (8001aa0 <StartEjection1+0x344>)
 80017f6:	601a      	str	r2, [r3, #0]
	  }

	  //TODO check for apogee (starting to go down or stagnating, add to counter)
	  if(altitude_m < prev_alt || MAX(altitude_m - prev_alt, prev_alt - altitude_m) < ALT_ERROR_MARGIN){
 80017f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80017fc:	ee07 3a90 	vmov	s15, r3
 8001800:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001804:	4ba2      	ldr	r3, [pc, #648]	; (8001a90 <StartEjection1+0x334>)
 8001806:	edd3 7a00 	vldr	s15, [r3]
 800180a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001812:	dc3c      	bgt.n	800188e <StartEjection1+0x132>
 8001814:	4b9e      	ldr	r3, [pc, #632]	; (8001a90 <StartEjection1+0x334>)
 8001816:	ed93 7a00 	vldr	s14, [r3]
 800181a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800181e:	ee07 3a90 	vmov	s15, r3
 8001822:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001826:	ee37 7a67 	vsub.f32	s14, s14, s15
 800182a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800182e:	ee07 3a90 	vmov	s15, r3
 8001832:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001836:	4b96      	ldr	r3, [pc, #600]	; (8001a90 <StartEjection1+0x334>)
 8001838:	edd3 7a00 	vldr	s15, [r3]
 800183c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001840:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001848:	dd0b      	ble.n	8001862 <StartEjection1+0x106>
 800184a:	4b91      	ldr	r3, [pc, #580]	; (8001a90 <StartEjection1+0x334>)
 800184c:	ed93 7a00 	vldr	s14, [r3]
 8001850:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800185c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001860:	e00a      	b.n	8001878 <StartEjection1+0x11c>
 8001862:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001866:	ee07 3a90 	vmov	s15, r3
 800186a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800186e:	4b88      	ldr	r3, [pc, #544]	; (8001a90 <StartEjection1+0x334>)
 8001870:	edd3 7a00 	vldr	s15, [r3]
 8001874:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001878:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800187c:	ee07 3a10 	vmov	s14, r3
 8001880:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001884:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	d54f      	bpl.n	800192e <StartEjection1+0x1d2>
		  counter++;
 800188e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001892:	3301      	adds	r3, #1
 8001894:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		  char buff[50];
		  sprintf(buff, "Alt: %i,  MAX:%i, counter: %i", altitude_m, MAX(altitude_m - prev_alt, prev_alt - altitude_m), counter);
 8001898:	4b7d      	ldr	r3, [pc, #500]	; (8001a90 <StartEjection1+0x334>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f7fe fe73 	bl	8000588 <__aeabi_f2d>
 80018a2:	4604      	mov	r4, r0
 80018a4:	460d      	mov	r5, r1
 80018a6:	4b7a      	ldr	r3, [pc, #488]	; (8001a90 <StartEjection1+0x334>)
 80018a8:	ed93 7a00 	vldr	s14, [r3]
 80018ac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80018b0:	ee07 3a90 	vmov	s15, r3
 80018b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018bc:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80018c0:	ee07 3a90 	vmov	s15, r3
 80018c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018c8:	4b71      	ldr	r3, [pc, #452]	; (8001a90 <StartEjection1+0x334>)
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80018d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018da:	dd0b      	ble.n	80018f4 <StartEjection1+0x198>
 80018dc:	4b6c      	ldr	r3, [pc, #432]	; (8001a90 <StartEjection1+0x334>)
 80018de:	ed93 7a00 	vldr	s14, [r3]
 80018e2:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018f2:	e00a      	b.n	800190a <StartEjection1+0x1ae>
 80018f4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80018f8:	ee07 3a90 	vmov	s15, r3
 80018fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001900:	4b63      	ldr	r3, [pc, #396]	; (8001a90 <StartEjection1+0x334>)
 8001902:	edd3 7a00 	vldr	s15, [r3]
 8001906:	ee77 7a67 	vsub.f32	s15, s14, s15
 800190a:	ee17 0a90 	vmov	r0, s15
 800190e:	f7fe fe3b 	bl	8000588 <__aeabi_f2d>
 8001912:	4602      	mov	r2, r0
 8001914:	460b      	mov	r3, r1
 8001916:	f897 1047 	ldrb.w	r1, [r7, #71]	; 0x47
 800191a:	f107 000c 	add.w	r0, r7, #12
 800191e:	9102      	str	r1, [sp, #8]
 8001920:	e9cd 2300 	strd	r2, r3, [sp]
 8001924:	4622      	mov	r2, r4
 8001926:	462b      	mov	r3, r5
 8001928:	495e      	ldr	r1, [pc, #376]	; (8001aa4 <StartEjection1+0x348>)
 800192a:	f016 fcb5 	bl	8018298 <siprintf>
	  }

	  if (counter >= COUNTER_THRESHOLD || ejection_stage_flag >= DROGUE_DESCENT){
 800192e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001932:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001936:	429a      	cmp	r2, r3
 8001938:	d204      	bcs.n	8001944 <StartEjection1+0x1e8>
 800193a:	4b53      	ldr	r3, [pc, #332]	; (8001a88 <StartEjection1+0x32c>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b01      	cmp	r3, #1
 8001940:	f240 8143 	bls.w	8001bca <StartEjection1+0x46e>

		  if (ejection_stage_flag < DROGUE_DESCENT){
 8001944:	4b50      	ldr	r3, [pc, #320]	; (8001a88 <StartEjection1+0x32c>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d827      	bhi.n	800199c <StartEjection1+0x240>

			  //TODO update value to be saved in rtc bckp registers
			  rtc_bckp_reg_alt_apogee = altitude_m;
 800194c:	4b50      	ldr	r3, [pc, #320]	; (8001a90 <StartEjection1+0x334>)
 800194e:	edd3 7a00 	vldr	s15, [r3]
 8001952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001956:	ee17 2a90 	vmov	r2, s15
 800195a:	4b53      	ldr	r3, [pc, #332]	; (8001aa8 <StartEjection1+0x34c>)
 800195c:	601a      	str	r2, [r3, #0]
			  rtc_bckp_reg_apogee_time = 100*prev_min + prev_sec;
 800195e:	4b4e      	ldr	r3, [pc, #312]	; (8001a98 <StartEjection1+0x33c>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	461a      	mov	r2, r3
 8001964:	2364      	movs	r3, #100	; 0x64
 8001966:	fb03 f302 	mul.w	r3, r3, r2
 800196a:	4a4c      	ldr	r2, [pc, #304]	; (8001a9c <StartEjection1+0x340>)
 800196c:	7812      	ldrb	r2, [r2, #0]
 800196e:	4413      	add	r3, r2
 8001970:	461a      	mov	r2, r3
 8001972:	4b4e      	ldr	r3, [pc, #312]	; (8001aac <StartEjection1+0x350>)
 8001974:	601a      	str	r2, [r3, #0]

			  //Update state (save the state in WatchDog thread)
			  ejection_stage_flag = DROGUE_DESCENT;
 8001976:	4b44      	ldr	r3, [pc, #272]	; (8001a88 <StartEjection1+0x32c>)
 8001978:	2202      	movs	r2, #2
 800197a:	701a      	strb	r2, [r3, #0]
			  apogee_flag = 1; //Apogee reached //TODO is it where we change it???
 800197c:	4b4c      	ldr	r3, [pc, #304]	; (8001ab0 <StartEjection1+0x354>)
 800197e:	2201      	movs	r2, #1
 8001980:	701a      	strb	r2, [r3, #0]
			  wd_ejection_flag = 1; //Raise the flag
 8001982:	4b4c      	ldr	r3, [pc, #304]	; (8001ab4 <StartEjection1+0x358>)
 8001984:	2201      	movs	r2, #1
 8001986:	701a      	strb	r2, [r3, #0]

			  println("Eject Drogue");
 8001988:	484b      	ldr	r0, [pc, #300]	; (8001ab8 <StartEjection1+0x35c>)
 800198a:	f7ff fb4f 	bl	800102c <println>
		  }

		  //Put outside of "if" such that we only need to remember the ejection stage instead if it + arming state
		  //TODO should I put a while loop, a foor loop or just "one time functions"?
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 800198e:	e005      	b.n	800199c <StartEjection1+0x240>
			  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8001990:	2201      	movs	r2, #1
 8001992:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001996:	4849      	ldr	r0, [pc, #292]	; (8001abc <StartEjection1+0x360>)
 8001998:	f008 f97a 	bl	8009c90 <HAL_GPIO_WritePin>
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 800199c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019a0:	4846      	ldr	r0, [pc, #280]	; (8001abc <StartEjection1+0x360>)
 80019a2:	f008 f95d 	bl	8009c60 <HAL_GPIO_ReadPin>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f1      	beq.n	8001990 <StartEjection1+0x234>
		  }
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin)){
 80019ac:	e005      	b.n	80019ba <StartEjection1+0x25e>
			  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, SET); //PG12 DROGUE GATE
 80019ae:	2201      	movs	r2, #1
 80019b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019b4:	4841      	ldr	r0, [pc, #260]	; (8001abc <StartEjection1+0x360>)
 80019b6:	f008 f96b 	bl	8009c90 <HAL_GPIO_WritePin>
		  while(!HAL_GPIO_ReadPin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin)){
 80019ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019be:	483f      	ldr	r0, [pc, #252]	; (8001abc <StartEjection1+0x360>)
 80019c0:	f008 f94e 	bl	8009c60 <HAL_GPIO_ReadPin>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d0f1      	beq.n	80019ae <StartEjection1+0x252>
		  }
		  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80019ca:	e005      	b.n	80019d8 <StartEjection1+0x27c>
			  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 80019cc:	2200      	movs	r2, #0
 80019ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019d2:	483a      	ldr	r0, [pc, #232]	; (8001abc <StartEjection1+0x360>)
 80019d4:	f008 f95c 	bl	8009c90 <HAL_GPIO_WritePin>
		  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80019d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019dc:	4837      	ldr	r0, [pc, #220]	; (8001abc <StartEjection1+0x360>)
 80019de:	f008 f93f 	bl	8009c60 <HAL_GPIO_ReadPin>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f1      	bne.n	80019cc <StartEjection1+0x270>
		  }

		  for(;;){

			  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 80019e8:	4b28      	ldr	r3, [pc, #160]	; (8001a8c <StartEjection1+0x330>)
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	eeb0 0a67 	vmov.f32	s0, s15
 80019f2:	f002 f8ad 	bl	8003b50 <MRT_getAltitude>
 80019f6:	eef0 7a40 	vmov.f32	s15, s0
 80019fa:	4b25      	ldr	r3, [pc, #148]	; (8001a90 <StartEjection1+0x334>)
 80019fc:	edc3 7a00 	vstr	s15, [r3]

			  //We reached main deployment altitude
			  if (altitude_m < DEPLOY_ALT || ejection_stage_flag >= MAIN_DESCENT){
 8001a00:	4b23      	ldr	r3, [pc, #140]	; (8001a90 <StartEjection1+0x334>)
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001ac0 <StartEjection1+0x364>
 8001a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a12:	d404      	bmi.n	8001a1e <StartEjection1+0x2c2>
 8001a14:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <StartEjection1+0x32c>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	2b02      	cmp	r3, #2
 8001a1a:	f240 80d2 	bls.w	8001bc2 <StartEjection1+0x466>

				  if (ejection_stage_flag < MAIN_DESCENT){
 8001a1e:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <StartEjection1+0x32c>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d824      	bhi.n	8001a70 <StartEjection1+0x314>

					  //TODO update value to be saved in rtc bckp registers
					  rtc_bckp_reg_alt_main = altitude_m;
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <StartEjection1+0x334>)
 8001a28:	edd3 7a00 	vldr	s15, [r3]
 8001a2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a30:	ee17 2a90 	vmov	r2, s15
 8001a34:	4b23      	ldr	r3, [pc, #140]	; (8001ac4 <StartEjection1+0x368>)
 8001a36:	601a      	str	r2, [r3, #0]
					  rtc_bckp_reg_main_time = 100*prev_min + prev_sec;
 8001a38:	4b17      	ldr	r3, [pc, #92]	; (8001a98 <StartEjection1+0x33c>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	2364      	movs	r3, #100	; 0x64
 8001a40:	fb03 f302 	mul.w	r3, r3, r2
 8001a44:	4a15      	ldr	r2, [pc, #84]	; (8001a9c <StartEjection1+0x340>)
 8001a46:	7812      	ldrb	r2, [r2, #0]
 8001a48:	4413      	add	r3, r2
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <StartEjection1+0x36c>)
 8001a4e:	601a      	str	r2, [r3, #0]

					  //Update state (save the state in WatchDog thread)
					  ejection_stage_flag = MAIN_DESCENT;
 8001a50:	4b0d      	ldr	r3, [pc, #52]	; (8001a88 <StartEjection1+0x32c>)
 8001a52:	2203      	movs	r2, #3
 8001a54:	701a      	strb	r2, [r3, #0]
					  wd_ejection_flag = 1; //Raise the flag
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <StartEjection1+0x358>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	701a      	strb	r2, [r3, #0]

					  println("Eject Main");
 8001a5c:	481b      	ldr	r0, [pc, #108]	; (8001acc <StartEjection1+0x370>)
 8001a5e:	f7ff fae5 	bl	800102c <println>
				  }

				  //Put outside of "if" such that we only need to remember the ejection stage instead if it + arming state
				  //TODO should I put a while loop, a foor loop or just "one time functions"?
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001a62:	e005      	b.n	8001a70 <StartEjection1+0x314>
					  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8001a64:	2201      	movs	r2, #1
 8001a66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a6a:	4814      	ldr	r0, [pc, #80]	; (8001abc <StartEjection1+0x360>)
 8001a6c:	f008 f910 	bl	8009c90 <HAL_GPIO_WritePin>
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001a70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a74:	4811      	ldr	r0, [pc, #68]	; (8001abc <StartEjection1+0x360>)
 8001a76:	f008 f8f3 	bl	8009c60 <HAL_GPIO_ReadPin>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d0f1      	beq.n	8001a64 <StartEjection1+0x308>
				  }
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin)){
 8001a80:	e02c      	b.n	8001adc <StartEjection1+0x380>
 8001a82:	bf00      	nop
 8001a84:	20008f64 	.word	0x20008f64
 8001a88:	20000394 	.word	0x20000394
 8001a8c:	200004f0 	.word	0x200004f0
 8001a90:	200002e8 	.word	0x200002e8
 8001a94:	2000035c 	.word	0x2000035c
 8001a98:	20000396 	.word	0x20000396
 8001a9c:	20000397 	.word	0x20000397
 8001aa0:	20000360 	.word	0x20000360
 8001aa4:	0801c540 	.word	0x0801c540
 8001aa8:	20000364 	.word	0x20000364
 8001aac:	20000368 	.word	0x20000368
 8001ab0:	20000393 	.word	0x20000393
 8001ab4:	200002ec 	.word	0x200002ec
 8001ab8:	0801c560 	.word	0x0801c560
 8001abc:	40021800 	.word	0x40021800
 8001ac0:	44fa0000 	.word	0x44fa0000
 8001ac4:	2000036c 	.word	0x2000036c
 8001ac8:	20000370 	.word	0x20000370
 8001acc:	0801c570 	.word	0x0801c570
					  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, SET); //PG11 MAIN GATE
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ad6:	4844      	ldr	r0, [pc, #272]	; (8001be8 <StartEjection1+0x48c>)
 8001ad8:	f008 f8da 	bl	8009c90 <HAL_GPIO_WritePin>
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin)){
 8001adc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ae0:	4841      	ldr	r0, [pc, #260]	; (8001be8 <StartEjection1+0x48c>)
 8001ae2:	f008 f8bd 	bl	8009c60 <HAL_GPIO_ReadPin>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0f1      	beq.n	8001ad0 <StartEjection1+0x374>
				  }
				  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001aec:	e005      	b.n	8001afa <StartEjection1+0x39e>
					  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001af4:	483c      	ldr	r0, [pc, #240]	; (8001be8 <StartEjection1+0x48c>)
 8001af6:	f008 f8cb 	bl	8009c90 <HAL_GPIO_WritePin>
				  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8001afa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001afe:	483a      	ldr	r0, [pc, #232]	; (8001be8 <StartEjection1+0x48c>)
 8001b00:	f008 f8ae 	bl	8009c60 <HAL_GPIO_ReadPin>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f1      	bne.n	8001aee <StartEjection1+0x392>
				  }

				  uint8_t prev_altitude = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
				  uint8_t cur_altitude = 0;
 8001b10:	2300      	movs	r3, #0
 8001b12:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
				  uint8_t counter = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
				  while(counter < 5){
 8001b1c:	e02d      	b.n	8001b7a <StartEjection1+0x41e>
					  cur_altitude = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001b1e:	4b33      	ldr	r3, [pc, #204]	; (8001bec <StartEjection1+0x490>)
 8001b20:	edd3 7a00 	vldr	s15, [r3]
 8001b24:	eeb0 0a67 	vmov.f32	s0, s15
 8001b28:	f002 f812 	bl	8003b50 <MRT_getAltitude>
 8001b2c:	eef0 7a40 	vmov.f32	s15, s0
 8001b30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b34:	edc7 7a00 	vstr	s15, [r7]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
					  if (cur_altitude - prev_altitude < 1 && cur_altitude - prev_altitude > -1){ //TODO might need a bigger range to account for errors (gotta know what we expect to be our slowest descent speed)
 8001b3e:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8001b42:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	dc0c      	bgt.n	8001b66 <StartEjection1+0x40a>
 8001b4c:	f897 2041 	ldrb.w	r2, [r7, #65]	; 0x41
 8001b50:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	db05      	blt.n	8001b66 <StartEjection1+0x40a>
						  counter++;
 8001b5a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001b5e:	3301      	adds	r3, #1
 8001b60:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8001b64:	e002      	b.n	8001b6c <StartEjection1+0x410>
					  }
					  else{
						  counter = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
					  }
					  prev_altitude = cur_altitude;
 8001b6c:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8001b70:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
					  osDelay(100);
 8001b74:	2064      	movs	r0, #100	; 0x64
 8001b76:	f010 fe4f 	bl	8012818 <osDelay>
				  while(counter < 5){
 8001b7a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d9cd      	bls.n	8001b1e <StartEjection1+0x3c2>
				  }

				  //TODO update value to be saved in rtc bckp registers
				  rtc_bckp_reg_alt_landed = altitude_m;
 8001b82:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <StartEjection1+0x494>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b8c:	ee17 2a90 	vmov	r2, s15
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <StartEjection1+0x498>)
 8001b92:	601a      	str	r2, [r3, #0]
				  rtc_bckp_reg_landed_time = 100*prev_min + prev_sec;
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <StartEjection1+0x49c>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	2364      	movs	r3, #100	; 0x64
 8001b9c:	fb03 f302 	mul.w	r3, r3, r2
 8001ba0:	4a16      	ldr	r2, [pc, #88]	; (8001bfc <StartEjection1+0x4a0>)
 8001ba2:	7812      	ldrb	r2, [r2, #0]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <StartEjection1+0x4a4>)
 8001baa:	601a      	str	r2, [r3, #0]

				  //Update state (saved state in WatchDog thread)
				  ejection_stage_flag = LANDED;
 8001bac:	4b15      	ldr	r3, [pc, #84]	; (8001c04 <StartEjection1+0x4a8>)
 8001bae:	2204      	movs	r2, #4
 8001bb0:	701a      	strb	r2, [r3, #0]
				  wd_ejection_flag = 1;
 8001bb2:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <StartEjection1+0x4ac>)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	701a      	strb	r2, [r3, #0]

				  println("Ground Level Reached");
 8001bb8:	4814      	ldr	r0, [pc, #80]	; (8001c0c <StartEjection1+0x4b0>)
 8001bba:	f7ff fa37 	bl	800102c <println>
				  osThreadExit();
 8001bbe:	f010 fdf8 	bl	80127b2 <osThreadExit>

			  }

			  osDelay(10);
 8001bc2:	200a      	movs	r0, #10
 8001bc4:	f010 fe28 	bl	8012818 <osDelay>
			  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001bc8:	e70e      	b.n	80019e8 <StartEjection1+0x28c>
		  }
	  }


	  //Update previous altitude
	  prev_alt = altitude_m;
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <StartEjection1+0x494>)
 8001bcc:	edd3 7a00 	vldr	s15, [r3]
 8001bd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bd4:	edc7 7a00 	vstr	s15, [r7]
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	  osDelay(10);
 8001bde:	200a      	movs	r0, #10
 8001be0:	f010 fe1a 	bl	8012818 <osDelay>
	  altitude_m = MRT_getAltitude(hlps22hh.pressure_hPa);
 8001be4:	e5d9      	b.n	800179a <StartEjection1+0x3e>
 8001be6:	bf00      	nop
 8001be8:	40021800 	.word	0x40021800
 8001bec:	200004f0 	.word	0x200004f0
 8001bf0:	200002e8 	.word	0x200002e8
 8001bf4:	20000374 	.word	0x20000374
 8001bf8:	20000396 	.word	0x20000396
 8001bfc:	20000397 	.word	0x20000397
 8001c00:	20000378 	.word	0x20000378
 8001c04:	20000394 	.word	0x20000394
 8001c08:	200002ec 	.word	0x200002ec
 8001c0c:	0801c57c 	.word	0x0801c57c

08001c10 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b0c4      	sub	sp, #272	; 0x110
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadsID[2]=osThreadGetId();
 8001c1a:	f010 fd62 	bl	80126e2 <osThreadGetId>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	4a35      	ldr	r2, [pc, #212]	; (8001cf8 <StartTelemetry2+0xe8>)
 8001c22:	6093      	str	r3, [r2, #8]
	#if !TELEMETRY_THREAD
	osThreadExit();
	#endif

	char radio_buffer[RADIO_BUFFER_SIZE];
	uint8_t counter = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
	uint8_t iridium_counter = 0;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	2108      	movs	r1, #8
 8001c34:	4831      	ldr	r0, [pc, #196]	; (8001cfc <StartTelemetry2+0xec>)
 8001c36:	f008 f82b 	bl	8009c90 <HAL_GPIO_WritePin>

	  if (apogee_flag){
 8001c3a:	4b31      	ldr	r3, [pc, #196]	; (8001d00 <StartTelemetry2+0xf0>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d003      	beq.n	8001c4a <StartTelemetry2+0x3a>
		  osDelay(1000/POST_APOGEE_SEND_FREQ);
 8001c42:	200a      	movs	r0, #10
 8001c44:	f010 fde8 	bl	8012818 <osDelay>
 8001c48:	e01b      	b.n	8001c82 <StartTelemetry2+0x72>
	  }
	  else{ //Only send prop data pre-apogee
		  //Send propulsion data
		  memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 8001c4a:	f107 030c 	add.w	r3, r7, #12
 8001c4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f015 faa1 	bl	801719c <memset>
		  MRT_formatPropulsion();
 8001c5a:	f003 fc9f 	bl	800559c <MRT_formatPropulsion>
		  memcpy(radio_buffer, msg_buffer_pr, strlen(msg_buffer_pr));
 8001c5e:	4829      	ldr	r0, [pc, #164]	; (8001d04 <StartTelemetry2+0xf4>)
 8001c60:	f7fe fad0 	bl	8000204 <strlen>
 8001c64:	4602      	mov	r2, r0
 8001c66:	f107 030c 	add.w	r3, r7, #12
 8001c6a:	4926      	ldr	r1, [pc, #152]	; (8001d04 <StartTelemetry2+0xf4>)
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f015 fa6d 	bl	801714c <memcpy>
		  MRT_radio_tx((char*) radio_buffer);
 8001c72:	f107 030c 	add.w	r3, r7, #12
 8001c76:	4618      	mov	r0, r3
 8001c78:	f005 fdca 	bl	8007810 <MRT_radio_tx>

		  osDelay(1000/PRE_APOGEE_SEND_FREQ);
 8001c7c:	2014      	movs	r0, #20
 8001c7e:	f010 fdcb 	bl	8012818 <osDelay>
	  }

	  if (counter == SENSORS_SEND_FREQ_DIVIDER){
 8001c82:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001c86:	2b0a      	cmp	r3, #10
 8001c88:	d12b      	bne.n	8001ce2 <StartTelemetry2+0xd2>
		  counter = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
		  float SEC = (uint8_t) time % 60; sprintf(&SEC,"%.0f",SEC);
		  float SUBSEC = time / 3600.0; sprintf(&SUBSEC,"%.0f",SUBSEC);
		  */

	  	  //Send sensors data
		  memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 8001c90:	f107 030c 	add.w	r3, r7, #12
 8001c94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f015 fa7e 	bl	801719c <memset>
		  MRT_formatAvionics();
 8001ca0:	f001 ffd8 	bl	8003c54 <MRT_formatAvionics>
		  memcpy(radio_buffer, msg_buffer_av, strlen(msg_buffer_av));
 8001ca4:	4818      	ldr	r0, [pc, #96]	; (8001d08 <StartTelemetry2+0xf8>)
 8001ca6:	f7fe faad 	bl	8000204 <strlen>
 8001caa:	4602      	mov	r2, r0
 8001cac:	f107 030c 	add.w	r3, r7, #12
 8001cb0:	4915      	ldr	r1, [pc, #84]	; (8001d08 <StartTelemetry2+0xf8>)
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f015 fa4a 	bl	801714c <memcpy>
		  MRT_radio_tx((char*) radio_buffer);
 8001cb8:	f107 030c 	add.w	r3, r7, #12
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f005 fda7 	bl	8007810 <MRT_radio_tx>


		  if(apogee_flag && iridium_counter == IRIDIUM_SEND_FREQ_DIVIDER){
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <StartTelemetry2+0xf0>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d006      	beq.n	8001cd8 <StartTelemetry2+0xc8>
 8001cca:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001cce:	2b05      	cmp	r3, #5
 8001cd0:	d102      	bne.n	8001cd8 <StartTelemetry2+0xc8>
			  iridium_counter = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
			  #if IRIDIUM_ //Iridium send
			  hiridium.getTime(); //TODO doesn't cost anything
			  //hiridium.sendMessage(msg); TODO IT COSTS CREDITS WATCH OUT
			  #endif
		  }
		  iridium_counter++;
 8001cd8:	f897 310e 	ldrb.w	r3, [r7, #270]	; 0x10e
 8001cdc:	3301      	adds	r3, #1
 8001cde:	f887 310e 	strb.w	r3, [r7, #270]	; 0x10e
	  }
	  counter++;
 8001ce2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f


	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001cec:	2200      	movs	r2, #0
 8001cee:	2108      	movs	r1, #8
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <StartTelemetry2+0xec>)
 8001cf2:	f007 ffcd 	bl	8009c90 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8001cf6:	e79b      	b.n	8001c30 <StartTelemetry2+0x20>
 8001cf8:	20008f64 	.word	0x20008f64
 8001cfc:	40020800 	.word	0x40020800
 8001d00:	20000393 	.word	0x20000393
 8001d04:	2000cb00 	.word	0x2000cb00
 8001d08:	2000bdb0 	.word	0x2000bdb0

08001d0c <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//Add thread id to the list
	threadsID[3]=osThreadGetId();
 8001d14:	f010 fce5 	bl	80126e2 <osThreadGetId>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	4a13      	ldr	r2, [pc, #76]	; (8001d68 <StartSensors3+0x5c>)
 8001d1c:	60d3      	str	r3, [r2, #12]


  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8001d1e:	2201      	movs	r2, #1
 8001d20:	2102      	movs	r1, #2
 8001d22:	4812      	ldr	r0, [pc, #72]	; (8001d6c <StartSensors3+0x60>)
 8001d24:	f007 ffb4 	bl	8009c90 <HAL_GPIO_WritePin>

	  //GPS
	  hgps.pollAll();
 8001d28:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <StartSensors3+0x64>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	4798      	blx	r3

	  //LSM6DSR
	  hlsm6dsr.pollAll();
 8001d2e:	4b11      	ldr	r3, [pc, #68]	; (8001d74 <StartSensors3+0x68>)
 8001d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d32:	4798      	blx	r3

	  //LPS22HH
	  hlps22hh.pollAll();
 8001d34:	4b10      	ldr	r3, [pc, #64]	; (8001d78 <StartSensors3+0x6c>)
 8001d36:	691b      	ldr	r3, [r3, #16]
 8001d38:	4798      	blx	r3

	  //Gates continuity
	  gates_continuity = MRT_getContinuity();
 8001d3a:	f001 ff57 	bl	8003bec <MRT_getContinuity>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	461a      	mov	r2, r3
 8001d42:	4b0e      	ldr	r3, [pc, #56]	; (8001d7c <StartSensors3+0x70>)
 8001d44:	701a      	strb	r2, [r3, #0]

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 8001d46:	2200      	movs	r2, #0
 8001d48:	2102      	movs	r1, #2
 8001d4a:	4808      	ldr	r0, [pc, #32]	; (8001d6c <StartSensors3+0x60>)
 8001d4c:	f007 ffa0 	bl	8009c90 <HAL_GPIO_WritePin>

	  if (apogee_flag){
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <StartSensors3+0x74>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <StartSensors3+0x54>
		  osDelay(1000/POST_APOGEE_POLL_FREQ);
 8001d58:	200a      	movs	r0, #10
 8001d5a:	f010 fd5d 	bl	8012818 <osDelay>
 8001d5e:	e7de      	b.n	8001d1e <StartSensors3+0x12>
	  }
	  else{
		  osDelay(1000/PRE_APOGEE_POLL_FREQ);
 8001d60:	2014      	movs	r0, #20
 8001d62:	f010 fd59 	bl	8012818 <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8001d66:	e7da      	b.n	8001d1e <StartSensors3+0x12>
 8001d68:	20008f64 	.word	0x20008f64
 8001d6c:	40020800 	.word	0x40020800
 8001d70:	20000504 	.word	0x20000504
 8001d74:	200004c4 	.word	0x200004c4
 8001d78:	200004f0 	.word	0x200004f0
 8001d7c:	2000037f 	.word	0x2000037f
 8001d80:	20000393 	.word	0x20000393

08001d84 <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 8001d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d88:	b0c6      	sub	sp, #280	; 0x118
 8001d8a:	af04      	add	r7, sp, #16
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	6018      	str	r0, [r3, #0]
	char buffer[WD_BUFFER_SIZE];

  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8001d90:	2201      	movs	r2, #1
 8001d92:	2104      	movs	r1, #4
 8001d94:	4860      	ldr	r0, [pc, #384]	; (8001f18 <StartWatchDog+0x194>)
 8001d96:	f007 ff7b 	bl	8009c90 <HAL_GPIO_WritePin>

	 HAL_IWDG_Refresh(&hiwdg);
 8001d9a:	4860      	ldr	r0, [pc, #384]	; (8001f1c <StartWatchDog+0x198>)
 8001d9c:	f009 f85c 	bl	800ae58 <HAL_IWDG_Refresh>
	 uint64_t* i = 0x20CDCDCD;
	 *i = 10;
	#endif

	 //TODO remove for comp
	 memset(buffer, 0, WD_BUFFER_SIZE);
 8001da0:	f107 0308 	add.w	r3, r7, #8
 8001da4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001da8:	2100      	movs	r1, #0
 8001daa:	4618      	mov	r0, r3
 8001dac:	f015 f9f6 	bl	801719c <memset>
	 sprintf(buffer, "Time: %i:%i:%i ::%lu	Altitude: \r\n %f\r\n", prev_hour,prev_min,prev_sec,prev_subsec , altitude_m);
 8001db0:	4b5b      	ldr	r3, [pc, #364]	; (8001f20 <StartWatchDog+0x19c>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	461e      	mov	r6, r3
 8001db6:	4b5b      	ldr	r3, [pc, #364]	; (8001f24 <StartWatchDog+0x1a0>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	4698      	mov	r8, r3
 8001dbc:	4b5a      	ldr	r3, [pc, #360]	; (8001f28 <StartWatchDog+0x1a4>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	461d      	mov	r5, r3
 8001dc2:	4b5a      	ldr	r3, [pc, #360]	; (8001f2c <StartWatchDog+0x1a8>)
 8001dc4:	681c      	ldr	r4, [r3, #0]
 8001dc6:	4b5a      	ldr	r3, [pc, #360]	; (8001f30 <StartWatchDog+0x1ac>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbdc 	bl	8000588 <__aeabi_f2d>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	f107 0008 	add.w	r0, r7, #8
 8001dd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001ddc:	9401      	str	r4, [sp, #4]
 8001dde:	9500      	str	r5, [sp, #0]
 8001de0:	4643      	mov	r3, r8
 8001de2:	4632      	mov	r2, r6
 8001de4:	4953      	ldr	r1, [pc, #332]	; (8001f34 <StartWatchDog+0x1b0>)
 8001de6:	f016 fa57 	bl	8018298 <siprintf>
	 println((char*) buffer);
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff f91c 	bl	800102c <println>


	 //Check if new ejection stage to save in memory
	 if(wd_ejection_flag == 1){
 8001df4:	4b50      	ldr	r3, [pc, #320]	; (8001f38 <StartWatchDog+0x1b4>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d15d      	bne.n	8001eb8 <StartWatchDog+0x134>

		wd_ejection_flag = 0;
 8001dfc:	4b4e      	ldr	r3, [pc, #312]	; (8001f38 <StartWatchDog+0x1b4>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]

		//Update ejection stage flag and save it
		rtc_bckp_reg_ejection_stage = ejection_stage_flag;
 8001e02:	4b4e      	ldr	r3, [pc, #312]	; (8001f3c <StartWatchDog+0x1b8>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	4b4d      	ldr	r3, [pc, #308]	; (8001f40 <StartWatchDog+0x1bc>)
 8001e0a:	601a      	str	r2, [r3, #0]
		ext_flash_ejection_stage = ejection_stage_flag;
 8001e0c:	4b4b      	ldr	r3, [pc, #300]	; (8001f3c <StartWatchDog+0x1b8>)
 8001e0e:	781a      	ldrb	r2, [r3, #0]
 8001e10:	4b4c      	ldr	r3, [pc, #304]	; (8001f44 <StartWatchDog+0x1c0>)
 8001e12:	701a      	strb	r2, [r3, #0]
		MRT_saveFlagValue(FC_STATE_FLIGHT);
 8001e14:	2004      	movs	r0, #4
 8001e16:	f002 f86d 	bl	8003ef4 <MRT_saveFlagValue>

		//If applicable, update apogee flag
		if (ejection_stage_flag >= DROGUE_DESCENT){
 8001e1a:	4b48      	ldr	r3, [pc, #288]	; (8001f3c <StartWatchDog+0x1b8>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d90e      	bls.n	8001e40 <StartWatchDog+0xbc>
			apogee_flag = 1;
 8001e22:	4b49      	ldr	r3, [pc, #292]	; (8001f48 <StartWatchDog+0x1c4>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	701a      	strb	r2, [r3, #0]
			rtc_bckp_reg_apogee = apogee_flag;
 8001e28:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <StartWatchDog+0x1c4>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4b47      	ldr	r3, [pc, #284]	; (8001f4c <StartWatchDog+0x1c8>)
 8001e30:	601a      	str	r2, [r3, #0]
			ext_flash_apogee = apogee_flag;
 8001e32:	4b45      	ldr	r3, [pc, #276]	; (8001f48 <StartWatchDog+0x1c4>)
 8001e34:	781a      	ldrb	r2, [r3, #0]
 8001e36:	4b46      	ldr	r3, [pc, #280]	; (8001f50 <StartWatchDog+0x1cc>)
 8001e38:	701a      	strb	r2, [r3, #0]
			MRT_saveFlagValue(FC_STATE_APOGEE);
 8001e3a:	2003      	movs	r0, #3
 8001e3c:	f002 f85a 	bl	8003ef4 <MRT_saveFlagValue>
		}

		//TODO TESTING SAVE EVERY ALT REGISTERS
		MRT_RTC_setBackupReg(FC_STATE_ALT_PAD, rtc_bckp_reg_alt_pad);
 8001e40:	4b44      	ldr	r3, [pc, #272]	; (8001f54 <StartWatchDog+0x1d0>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4619      	mov	r1, r3
 8001e46:	2009      	movs	r0, #9
 8001e48:	f001 f97c 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_PAD_TIME, rtc_bckp_reg_pad_time);
 8001e4c:	4b42      	ldr	r3, [pc, #264]	; (8001f58 <StartWatchDog+0x1d4>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4619      	mov	r1, r3
 8001e52:	200a      	movs	r0, #10
 8001e54:	f001 f976 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_TRUE_APOGEE, rtc_bckp_reg_alt_true_apogee);
 8001e58:	4b40      	ldr	r3, [pc, #256]	; (8001f5c <StartWatchDog+0x1d8>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	200b      	movs	r0, #11
 8001e60:	f001 f970 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_TRUE_APOGEE_TIME, rtc_bckp_reg_true_apogee_time);
 8001e64:	4b3e      	ldr	r3, [pc, #248]	; (8001f60 <StartWatchDog+0x1dc>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	200c      	movs	r0, #12
 8001e6c:	f001 f96a 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_ALT_APOGEE, rtc_bckp_reg_alt_apogee);
 8001e70:	4b3c      	ldr	r3, [pc, #240]	; (8001f64 <StartWatchDog+0x1e0>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4619      	mov	r1, r3
 8001e76:	200d      	movs	r0, #13
 8001e78:	f001 f964 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_APOGEE_TIME, rtc_bckp_reg_apogee_time);
 8001e7c:	4b3a      	ldr	r3, [pc, #232]	; (8001f68 <StartWatchDog+0x1e4>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4619      	mov	r1, r3
 8001e82:	200e      	movs	r0, #14
 8001e84:	f001 f95e 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_ALT_MAIN, rtc_bckp_reg_alt_main);
 8001e88:	4b38      	ldr	r3, [pc, #224]	; (8001f6c <StartWatchDog+0x1e8>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	200f      	movs	r0, #15
 8001e90:	f001 f958 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_MAIN_TIME, rtc_bckp_reg_main_time);
 8001e94:	4b36      	ldr	r3, [pc, #216]	; (8001f70 <StartWatchDog+0x1ec>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4619      	mov	r1, r3
 8001e9a:	2010      	movs	r0, #16
 8001e9c:	f001 f952 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_STATE_ALT_LANDED, rtc_bckp_reg_alt_landed);
 8001ea0:	4b34      	ldr	r3, [pc, #208]	; (8001f74 <StartWatchDog+0x1f0>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	2011      	movs	r0, #17
 8001ea8:	f001 f94c 	bl	8003144 <MRT_RTC_setBackupReg>
		MRT_RTC_setBackupReg(FC_LANDED_TIME, rtc_bckp_reg_landed_time);
 8001eac:	4b32      	ldr	r3, [pc, #200]	; (8001f78 <StartWatchDog+0x1f4>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	2012      	movs	r0, #18
 8001eb4:	f001 f946 	bl	8003144 <MRT_RTC_setBackupReg>
	 }

	  //Check if it's sleep time
	  if (flagA==1 || flagB==1){
 8001eb8:	4b30      	ldr	r3, [pc, #192]	; (8001f7c <StartWatchDog+0x1f8>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d003      	beq.n	8001ec8 <StartWatchDog+0x144>
 8001ec0:	4b2f      	ldr	r3, [pc, #188]	; (8001f80 <StartWatchDog+0x1fc>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d112      	bne.n	8001eee <StartWatchDog+0x16a>
		//Update iwdg_flag
		iwdg_flag = 1;
 8001ec8:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <StartWatchDog+0x200>)
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]
		rtc_bckp_reg_iwdg = iwdg_flag;
 8001ece:	4b2d      	ldr	r3, [pc, #180]	; (8001f84 <StartWatchDog+0x200>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b2c      	ldr	r3, [pc, #176]	; (8001f88 <StartWatchDog+0x204>)
 8001ed6:	601a      	str	r2, [r3, #0]
		ext_flash_iwdg = iwdg_flag;
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	; (8001f84 <StartWatchDog+0x200>)
 8001eda:	781a      	ldrb	r2, [r3, #0]
 8001edc:	4b2b      	ldr	r3, [pc, #172]	; (8001f8c <StartWatchDog+0x208>)
 8001ede:	701a      	strb	r2, [r3, #0]
		MRT_saveFlagValue(FC_STATE_IWDG);
 8001ee0:	2002      	movs	r0, #2
 8001ee2:	f002 f807 	bl	8003ef4 <MRT_saveFlagValue>

		//Save the RTC time
		MRT_saveTotalTime();
 8001ee6:	f002 f891 	bl	800400c <MRT_saveTotalTime>

		//Reset to deactivate IWDG
		NVIC_SystemReset();
 8001eea:	f7ff fb45 	bl	8001578 <__NVIC_SystemReset>
	  }

	  //Save the RTC time
	  MRT_saveTotalTime();
 8001eee:	f002 f88d 	bl	800400c <MRT_saveTotalTime>


	  //Check for complete restart
	  if(restart_flag == 1){
 8001ef2:	4b27      	ldr	r3, [pc, #156]	; (8001f90 <StartWatchDog+0x20c>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d101      	bne.n	8001efe <StartWatchDog+0x17a>
		  MRT_resetFromStart();
 8001efa:	f001 fbe3 	bl	80036c4 <MRT_resetFromStart>
	  }

	  MRT_checkThreadStates();
 8001efe:	f000 f86f 	bl	8001fe0 <MRT_checkThreadStates>

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001f02:	2200      	movs	r2, #0
 8001f04:	2104      	movs	r1, #4
 8001f06:	4804      	ldr	r0, [pc, #16]	; (8001f18 <StartWatchDog+0x194>)
 8001f08:	f007 fec2 	bl	8009c90 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8001f0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f10:	f010 fc82 	bl	8012818 <osDelay>
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8001f14:	e73c      	b.n	8001d90 <StartWatchDog+0xc>
 8001f16:	bf00      	nop
 8001f18:	40020800 	.word	0x40020800
 8001f1c:	2000bb20 	.word	0x2000bb20
 8001f20:	20000395 	.word	0x20000395
 8001f24:	20000396 	.word	0x20000396
 8001f28:	20000397 	.word	0x20000397
 8001f2c:	20000398 	.word	0x20000398
 8001f30:	200002e8 	.word	0x200002e8
 8001f34:	0801c594 	.word	0x0801c594
 8001f38:	200002ec 	.word	0x200002ec
 8001f3c:	20000394 	.word	0x20000394
 8001f40:	20000340 	.word	0x20000340
 8001f44:	20000384 	.word	0x20000384
 8001f48:	20000393 	.word	0x20000393
 8001f4c:	2000033c 	.word	0x2000033c
 8001f50:	20000383 	.word	0x20000383
 8001f54:	20000354 	.word	0x20000354
 8001f58:	20000358 	.word	0x20000358
 8001f5c:	2000035c 	.word	0x2000035c
 8001f60:	20000360 	.word	0x20000360
 8001f64:	20000364 	.word	0x20000364
 8001f68:	20000368 	.word	0x20000368
 8001f6c:	2000036c 	.word	0x2000036c
 8001f70:	20000370 	.word	0x20000370
 8001f74:	20000374 	.word	0x20000374
 8001f78:	20000378 	.word	0x20000378
 8001f7c:	2000037c 	.word	0x2000037c
 8001f80:	2000037d 	.word	0x2000037d
 8001f84:	20000392 	.word	0x20000392
 8001f88:	20000338 	.word	0x20000338
 8001f8c:	20000382 	.word	0x20000382
 8001f90:	2000037e 	.word	0x2000037e

08001f94 <StartPropulsion4>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPropulsion4 */
void StartPropulsion4(void *argument)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPropulsion4 */

	//Add thread id to the list
	threadsID[4]=osThreadGetId();
 8001f9c:	f010 fba1 	bl	80126e2 <osThreadGetId>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	4a0c      	ldr	r2, [pc, #48]	; (8001fd4 <StartPropulsion4+0x40>)
 8001fa4:	6113      	str	r3, [r2, #16]

	#if !PROPULSION_THREAD
	osThreadExit();
	#endif

	if (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT){
 8001fa6:	4b0c      	ldr	r3, [pc, #48]	; (8001fd8 <StartPropulsion4+0x44>)
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d103      	bne.n	8001fb6 <StartPropulsion4+0x22>
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <StartPropulsion4+0x48>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d901      	bls.n	8001fba <StartPropulsion4+0x26>
		osThreadExit();
 8001fb6:	f010 fbfc 	bl	80127b2 <osThreadExit>

  /* Infinite loop */
  for(;;)
  {
	  //Poll propulsion sensors
	  MRT_pollPropulsion();
 8001fba:	f003 fab7 	bl	800552c <MRT_pollPropulsion>

	  if (apogee_flag){
 8001fbe:	4b06      	ldr	r3, [pc, #24]	; (8001fd8 <StartPropulsion4+0x44>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <StartPropulsion4+0x36>
		  osThreadExit();
 8001fc6:	f010 fbf4 	bl	80127b2 <osThreadExit>
	  }
	  else{
		  osDelay(1000/PRE_APOGEE_POLL_FREQ);
 8001fca:	2014      	movs	r0, #20
 8001fcc:	f010 fc24 	bl	8012818 <osDelay>
	  MRT_pollPropulsion();
 8001fd0:	e7f3      	b.n	8001fba <StartPropulsion4+0x26>
 8001fd2:	bf00      	nop
 8001fd4:	20008f64 	.word	0x20008f64
 8001fd8:	20000393 	.word	0x20000393
 8001fdc:	20000394 	.word	0x20000394

08001fe0 <MRT_checkThreadStates>:
/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

//TODO private functions

void MRT_checkThreadStates(void){
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
	  //Check each thread state
	  #if THREAD_KEEPER

	  osThreadState_t thread_state;

	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	e055      	b.n	8002098 <MRT_checkThreadStates+0xb8>

		  thread_state = osThreadGetState(threadsID[i]);
 8001fec:	4a2e      	ldr	r2, [pc, #184]	; (80020a8 <MRT_checkThreadStates+0xc8>)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f010 fb7f 	bl	80126f8 <osThreadGetState>
 8001ffa:	6038      	str	r0, [r7, #0]

		  if (thread_state == osThreadInactive ||
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d005      	beq.n	800200e <MRT_checkThreadStates+0x2e>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d002      	beq.n	800200e <MRT_checkThreadStates+0x2e>
			  thread_state == osThreadBlocked  ||
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2b04      	cmp	r3, #4
 800200c:	d128      	bne.n	8002060 <MRT_checkThreadStates+0x80>
			  thread_state == osThreadTerminated){

			  //Ejection thread
			  if (i==1 && ejection_stage_flag < LANDED){
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d10a      	bne.n	800202a <MRT_checkThreadStates+0x4a>
 8002014:	4b25      	ldr	r3, [pc, #148]	; (80020ac <MRT_checkThreadStates+0xcc>)
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b03      	cmp	r3, #3
 800201a:	d806      	bhi.n	800202a <MRT_checkThreadStates+0x4a>
				 osThreadResume(threadsID[i]);
 800201c:	4a22      	ldr	r2, [pc, #136]	; (80020a8 <MRT_checkThreadStates+0xc8>)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002024:	4618      	mov	r0, r3
 8002026:	f010 fba3 	bl	8012770 <osThreadResume>
			  }

			  //Propulsion thread
			  if (i==4 && (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT)){
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b04      	cmp	r3, #4
 800202e:	d10f      	bne.n	8002050 <MRT_checkThreadStates+0x70>
 8002030:	4b1f      	ldr	r3, [pc, #124]	; (80020b0 <MRT_checkThreadStates+0xd0>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d103      	bne.n	8002040 <MRT_checkThreadStates+0x60>
 8002038:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <MRT_checkThreadStates+0xcc>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b01      	cmp	r3, #1
 800203e:	d907      	bls.n	8002050 <MRT_checkThreadStates+0x70>
				  osThreadTerminate(threadsID[i]);
 8002040:	4a19      	ldr	r2, [pc, #100]	; (80020a8 <MRT_checkThreadStates+0xc8>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002048:	4618      	mov	r0, r3
 800204a:	f010 fbb8 	bl	80127be <osThreadTerminate>
				  continue;
 800204e:	e020      	b.n	8002092 <MRT_checkThreadStates+0xb2>
			  }
			  else {
				 //Resume otherwise
				 osThreadResume(threadsID[i]);
 8002050:	4a15      	ldr	r2, [pc, #84]	; (80020a8 <MRT_checkThreadStates+0xc8>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002058:	4618      	mov	r0, r3
 800205a:	f010 fb89 	bl	8012770 <osThreadResume>
			  if (i==4 && (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT)){
 800205e:	e018      	b.n	8002092 <MRT_checkThreadStates+0xb2>
			  }
		  }

		  else if (thread_state == osThreadError){
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002066:	d114      	bne.n	8002092 <MRT_checkThreadStates+0xb2>
			  //If it's the propulsion thread
			  if (i==4 && (apogee_flag || ejection_stage_flag >= DROGUE_DESCENT)){
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2b04      	cmp	r3, #4
 800206c:	d10f      	bne.n	800208e <MRT_checkThreadStates+0xae>
 800206e:	4b10      	ldr	r3, [pc, #64]	; (80020b0 <MRT_checkThreadStates+0xd0>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d103      	bne.n	800207e <MRT_checkThreadStates+0x9e>
 8002076:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <MRT_checkThreadStates+0xcc>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d907      	bls.n	800208e <MRT_checkThreadStates+0xae>
				  osThreadTerminate(threadsID[i]);
 800207e:	4a0a      	ldr	r2, [pc, #40]	; (80020a8 <MRT_checkThreadStates+0xc8>)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002086:	4618      	mov	r0, r3
 8002088:	f010 fb99 	bl	80127be <osThreadTerminate>
				  continue;
 800208c:	e001      	b.n	8002092 <MRT_checkThreadStates+0xb2>
			  }
			  else{
				 //Reset otherwise
				 NVIC_SystemReset();
 800208e:	f7ff fa73 	bl	8001578 <__NVIC_SystemReset>
	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	3301      	adds	r3, #1
 8002096:	607b      	str	r3, [r7, #4]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2b04      	cmp	r3, #4
 800209c:	dda6      	ble.n	8001fec <MRT_checkThreadStates+0xc>
		  else if (thread_state == osThreadReserved){ TODO not sure what is this state
		  }
		  */
	  }
	  #endif
}
 800209e:	bf00      	nop
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20008f64 	.word	0x20008f64
 80020ac:	20000394 	.word	0x20000394
 80020b0:	20000393 	.word	0x20000393

080020b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08e      	sub	sp, #56	; 0x38
 80020b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
 80020c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	623b      	str	r3, [r7, #32]
 80020ce:	4bb5      	ldr	r3, [pc, #724]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	4ab4      	ldr	r2, [pc, #720]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80020d4:	f043 0310 	orr.w	r3, r3, #16
 80020d8:	6313      	str	r3, [r2, #48]	; 0x30
 80020da:	4bb2      	ldr	r3, [pc, #712]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	623b      	str	r3, [r7, #32]
 80020e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
 80020ea:	4bae      	ldr	r3, [pc, #696]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	4aad      	ldr	r2, [pc, #692]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80020f0:	f043 0304 	orr.w	r3, r3, #4
 80020f4:	6313      	str	r3, [r2, #48]	; 0x30
 80020f6:	4bab      	ldr	r3, [pc, #684]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fa:	f003 0304 	and.w	r3, r3, #4
 80020fe:	61fb      	str	r3, [r7, #28]
 8002100:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
 8002106:	4ba7      	ldr	r3, [pc, #668]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	4aa6      	ldr	r2, [pc, #664]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 800210c:	f043 0320 	orr.w	r3, r3, #32
 8002110:	6313      	str	r3, [r2, #48]	; 0x30
 8002112:	4ba4      	ldr	r3, [pc, #656]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	f003 0320 	and.w	r3, r3, #32
 800211a:	61bb      	str	r3, [r7, #24]
 800211c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	4ba0      	ldr	r3, [pc, #640]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	4a9f      	ldr	r2, [pc, #636]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800212c:	6313      	str	r3, [r2, #48]	; 0x30
 800212e:	4b9d      	ldr	r3, [pc, #628]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	4b99      	ldr	r3, [pc, #612]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	4a98      	ldr	r2, [pc, #608]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002144:	f043 0301 	orr.w	r3, r3, #1
 8002148:	6313      	str	r3, [r2, #48]	; 0x30
 800214a:	4b96      	ldr	r3, [pc, #600]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	613b      	str	r3, [r7, #16]
 8002154:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	4b92      	ldr	r3, [pc, #584]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4a91      	ldr	r2, [pc, #580]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002160:	f043 0302 	orr.w	r3, r3, #2
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4b8f      	ldr	r3, [pc, #572]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0302 	and.w	r3, r3, #2
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	4b8b      	ldr	r3, [pc, #556]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4a8a      	ldr	r2, [pc, #552]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 800217c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4b88      	ldr	r3, [pc, #544]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	4b84      	ldr	r3, [pc, #528]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a83      	ldr	r2, [pc, #524]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 8002198:	f043 0308 	orr.w	r3, r3, #8
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b81      	ldr	r3, [pc, #516]	; (80023a4 <MX_GPIO_Init+0x2f0>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0308 	and.w	r3, r3, #8
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80021aa:	2200      	movs	r2, #0
 80021ac:	f248 4184 	movw	r1, #33924	; 0x8484
 80021b0:	487d      	ldr	r0, [pc, #500]	; (80023a8 <MX_GPIO_Init+0x2f4>)
 80021b2:	f007 fd6d 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 80021b6:	2201      	movs	r2, #1
 80021b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021bc:	487b      	ldr	r0, [pc, #492]	; (80023ac <MX_GPIO_Init+0x2f8>)
 80021be:	f007 fd67 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 80021c2:	2200      	movs	r2, #0
 80021c4:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80021c8:	4879      	ldr	r0, [pc, #484]	; (80023b0 <MX_GPIO_Init+0x2fc>)
 80021ca:	f007 fd61 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 80021ce:	2200      	movs	r2, #0
 80021d0:	2108      	movs	r1, #8
 80021d2:	4878      	ldr	r0, [pc, #480]	; (80023b4 <MX_GPIO_Init+0x300>)
 80021d4:	f007 fd5c 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80021d8:	2200      	movs	r2, #0
 80021da:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80021de:	4873      	ldr	r0, [pc, #460]	; (80023ac <MX_GPIO_Init+0x2f8>)
 80021e0:	f007 fd56 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 80021e4:	2200      	movs	r2, #0
 80021e6:	f645 2126 	movw	r1, #23078	; 0x5a26
 80021ea:	4873      	ldr	r0, [pc, #460]	; (80023b8 <MX_GPIO_Init+0x304>)
 80021ec:	f007 fd50 	bl	8009c90 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin, GPIO_PIN_RESET);
 80021f0:	2200      	movs	r2, #0
 80021f2:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 80021f6:	4871      	ldr	r0, [pc, #452]	; (80023bc <MX_GPIO_Init+0x308>)
 80021f8:	f007 fd4a 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 41f9 	mov.w	r1, #31872	; 0x7c80
 8002202:	486f      	ldr	r0, [pc, #444]	; (80023c0 <MX_GPIO_Init+0x30c>)
 8002204:	f007 fd44 	bl	8009c90 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin, GPIO_PIN_SET);
 8002208:	2201      	movs	r2, #1
 800220a:	2170      	movs	r1, #112	; 0x70
 800220c:	486c      	ldr	r0, [pc, #432]	; (80023c0 <MX_GPIO_Init+0x30c>)
 800220e:	f007 fd3f 	bl	8009c90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002212:	f248 4384 	movw	r3, #33924	; 0x8484
 8002216:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002218:	2301      	movs	r3, #1
 800221a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002224:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002228:	4619      	mov	r1, r3
 800222a:	485f      	ldr	r0, [pc, #380]	; (80023a8 <MX_GPIO_Init+0x2f4>)
 800222c:	f007 fb6c 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002234:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002236:	2301      	movs	r3, #1
 8002238:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800223a:	2301      	movs	r3, #1
 800223c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800223e:	2300      	movs	r3, #0
 8002240:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002242:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002246:	4619      	mov	r1, r3
 8002248:	4858      	ldr	r0, [pc, #352]	; (80023ac <MX_GPIO_Init+0x2f8>)
 800224a:	f007 fb5d 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 800224e:	2301      	movs	r3, #1
 8002250:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002252:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002256:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 800225c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002260:	4619      	mov	r1, r3
 8002262:	4853      	ldr	r0, [pc, #332]	; (80023b0 <MX_GPIO_Init+0x2fc>)
 8002264:	f007 fb50 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 8002268:	f44f 7387 	mov.w	r3, #270	; 0x10e
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800226e:	2301      	movs	r3, #1
 8002270:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002276:	2300      	movs	r3, #0
 8002278:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800227a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800227e:	4619      	mov	r1, r3
 8002280:	484b      	ldr	r0, [pc, #300]	; (80023b0 <MX_GPIO_Init+0x2fc>)
 8002282:	f007 fb41 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 8002286:	2308      	movs	r3, #8
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228a:	2301      	movs	r3, #1
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228e:	2300      	movs	r3, #0
 8002290:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002292:	2300      	movs	r3, #0
 8002294:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 8002296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800229a:	4619      	mov	r1, r3
 800229c:	4845      	ldr	r0, [pc, #276]	; (80023b4 <MX_GPIO_Init+0x300>)
 800229e:	f007 fb33 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 80022a2:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022b4:	4619      	mov	r1, r3
 80022b6:	483e      	ldr	r0, [pc, #248]	; (80023b0 <MX_GPIO_Init+0x2fc>)
 80022b8:	f007 fb26 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80022bc:	2302      	movs	r3, #2
 80022be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022c0:	2300      	movs	r3, #0
 80022c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	483b      	ldr	r0, [pc, #236]	; (80023bc <MX_GPIO_Init+0x308>)
 80022d0:	f007 fb1a 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 80022d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022d8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022da:	2300      	movs	r3, #0
 80022dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 80022e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e6:	4619      	mov	r1, r3
 80022e8:	4830      	ldr	r0, [pc, #192]	; (80023ac <MX_GPIO_Init+0x2f8>)
 80022ea:	f007 fb0d 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 80022ee:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80022f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022f4:	2301      	movs	r3, #1
 80022f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f8:	2300      	movs	r3, #0
 80022fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022fc:	2300      	movs	r3, #0
 80022fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002300:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002304:	4619      	mov	r1, r3
 8002306:	4829      	ldr	r0, [pc, #164]	; (80023ac <MX_GPIO_Init+0x2f8>)
 8002308:	f007 fafe 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 800230c:	f242 4319 	movw	r3, #9241	; 0x2419
 8002310:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002312:	2300      	movs	r3, #0
 8002314:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800231a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800231e:	4619      	mov	r1, r3
 8002320:	4825      	ldr	r0, [pc, #148]	; (80023b8 <MX_GPIO_Init+0x304>)
 8002322:	f007 faf1 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 8002326:	f645 2326 	movw	r3, #23078	; 0x5a26
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232c:	2301      	movs	r3, #1
 800232e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002334:	2300      	movs	r3, #0
 8002336:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002338:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800233c:	4619      	mov	r1, r3
 800233e:	481e      	ldr	r0, [pc, #120]	; (80023b8 <MX_GPIO_Init+0x304>)
 8002340:	f007 fae2 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8002344:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8002348:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800234a:	2300      	movs	r3, #0
 800234c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234e:	2300      	movs	r3, #0
 8002350:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	4813      	ldr	r0, [pc, #76]	; (80023a8 <MX_GPIO_Init+0x2f4>)
 800235a:	f007 fad5 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB8 PBPin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin;
 800235e:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002364:	2301      	movs	r3, #1
 8002366:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002370:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002374:	4619      	mov	r1, r3
 8002376:	4811      	ldr	r0, [pc, #68]	; (80023bc <MX_GPIO_Init+0x308>)
 8002378:	f007 fac6 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 800237c:	f44f 43f9 	mov.w	r3, #31872	; 0x7c80
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002382:	2301      	movs	r3, #1
 8002384:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002386:	2300      	movs	r3, #0
 8002388:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238a:	2300      	movs	r3, #0
 800238c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800238e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002392:	4619      	mov	r1, r3
 8002394:	480a      	ldr	r0, [pc, #40]	; (80023c0 <MX_GPIO_Init+0x30c>)
 8002396:	f007 fab7 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 800239a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800239e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a0:	2300      	movs	r3, #0
 80023a2:	e00f      	b.n	80023c4 <MX_GPIO_Init+0x310>
 80023a4:	40023800 	.word	0x40023800
 80023a8:	40021000 	.word	0x40021000
 80023ac:	40021400 	.word	0x40021400
 80023b0:	40020800 	.word	0x40020800
 80023b4:	40020000 	.word	0x40020000
 80023b8:	40021800 	.word	0x40021800
 80023bc:	40020400 	.word	0x40020400
 80023c0:	40020c00 	.word	0x40020c00
 80023c4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c6:	2300      	movs	r3, #0
 80023c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 80023ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ce:	4619      	mov	r1, r3
 80023d0:	4815      	ldr	r0, [pc, #84]	; (8002428 <MX_GPIO_Init+0x374>)
 80023d2:	f007 fa99 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 80023d6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80023da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023dc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80023e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ea:	4619      	mov	r1, r3
 80023ec:	480f      	ldr	r0, [pc, #60]	; (800242c <MX_GPIO_Init+0x378>)
 80023ee:	f007 fa8b 	bl	8009908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin;
 80023f2:	2370      	movs	r3, #112	; 0x70
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023f6:	2301      	movs	r3, #1
 80023f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023fe:	2300      	movs	r3, #0
 8002400:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002402:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002406:	4619      	mov	r1, r3
 8002408:	4807      	ldr	r0, [pc, #28]	; (8002428 <MX_GPIO_Init+0x374>)
 800240a:	f007 fa7d 	bl	8009908 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	2103      	movs	r1, #3
 8002412:	2006      	movs	r0, #6
 8002414:	f007 fa40 	bl	8009898 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002418:	2006      	movs	r0, #6
 800241a:	f007 fa59 	bl	80098d0 <HAL_NVIC_EnableIRQ>

}
 800241e:	bf00      	nop
 8002420:	3738      	adds	r7, #56	; 0x38
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	40020c00 	.word	0x40020c00
 800242c:	40021800 	.word	0x40021800

08002430 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002434:	4b1b      	ldr	r3, [pc, #108]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002436:	4a1c      	ldr	r2, [pc, #112]	; (80024a8 <MX_I2C2_Init+0x78>)
 8002438:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800243a:	4b1a      	ldr	r3, [pc, #104]	; (80024a4 <MX_I2C2_Init+0x74>)
 800243c:	4a1b      	ldr	r2, [pc, #108]	; (80024ac <MX_I2C2_Init+0x7c>)
 800243e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002440:	4b18      	ldr	r3, [pc, #96]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002446:	4b17      	ldr	r3, [pc, #92]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002448:	2200      	movs	r2, #0
 800244a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800244c:	4b15      	ldr	r3, [pc, #84]	; (80024a4 <MX_I2C2_Init+0x74>)
 800244e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002452:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002454:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002456:	2200      	movs	r2, #0
 8002458:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800245a:	4b12      	ldr	r3, [pc, #72]	; (80024a4 <MX_I2C2_Init+0x74>)
 800245c:	2200      	movs	r2, #0
 800245e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002460:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002462:	2200      	movs	r2, #0
 8002464:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002466:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002468:	2200      	movs	r2, #0
 800246a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800246c:	480d      	ldr	r0, [pc, #52]	; (80024a4 <MX_I2C2_Init+0x74>)
 800246e:	f007 fc41 	bl	8009cf4 <HAL_I2C_Init>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002478:	f000 fb06 	bl	8002a88 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800247c:	2100      	movs	r1, #0
 800247e:	4809      	ldr	r0, [pc, #36]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002480:	f008 fc2d 	bl	800acde <HAL_I2CEx_ConfigAnalogFilter>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d001      	beq.n	800248e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800248a:	f000 fafd 	bl	8002a88 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800248e:	2100      	movs	r1, #0
 8002490:	4804      	ldr	r0, [pc, #16]	; (80024a4 <MX_I2C2_Init+0x74>)
 8002492:	f008 fc60 	bl	800ad56 <HAL_I2CEx_ConfigDigitalFilter>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800249c:	f000 faf4 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024a0:	bf00      	nop
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	2000bacc 	.word	0x2000bacc
 80024a8:	40005800 	.word	0x40005800
 80024ac:	000186a0 	.word	0x000186a0

080024b0 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80024b4:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <MX_I2C3_Init+0x74>)
 80024b6:	4a1c      	ldr	r2, [pc, #112]	; (8002528 <MX_I2C3_Init+0x78>)
 80024b8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80024ba:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <MX_I2C3_Init+0x74>)
 80024bc:	4a1b      	ldr	r2, [pc, #108]	; (800252c <MX_I2C3_Init+0x7c>)
 80024be:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80024c0:	4b18      	ldr	r3, [pc, #96]	; (8002524 <MX_I2C3_Init+0x74>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80024c6:	4b17      	ldr	r3, [pc, #92]	; (8002524 <MX_I2C3_Init+0x74>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80024cc:	4b15      	ldr	r3, [pc, #84]	; (8002524 <MX_I2C3_Init+0x74>)
 80024ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80024d2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80024d4:	4b13      	ldr	r3, [pc, #76]	; (8002524 <MX_I2C3_Init+0x74>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80024da:	4b12      	ldr	r3, [pc, #72]	; (8002524 <MX_I2C3_Init+0x74>)
 80024dc:	2200      	movs	r2, #0
 80024de:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024e0:	4b10      	ldr	r3, [pc, #64]	; (8002524 <MX_I2C3_Init+0x74>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024e6:	4b0f      	ldr	r3, [pc, #60]	; (8002524 <MX_I2C3_Init+0x74>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80024ec:	480d      	ldr	r0, [pc, #52]	; (8002524 <MX_I2C3_Init+0x74>)
 80024ee:	f007 fc01 	bl	8009cf4 <HAL_I2C_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80024f8:	f000 fac6 	bl	8002a88 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024fc:	2100      	movs	r1, #0
 80024fe:	4809      	ldr	r0, [pc, #36]	; (8002524 <MX_I2C3_Init+0x74>)
 8002500:	f008 fbed 	bl	800acde <HAL_I2CEx_ConfigAnalogFilter>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 800250a:	f000 fabd 	bl	8002a88 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800250e:	2100      	movs	r1, #0
 8002510:	4804      	ldr	r0, [pc, #16]	; (8002524 <MX_I2C3_Init+0x74>)
 8002512:	f008 fc20 	bl	800ad56 <HAL_I2CEx_ConfigDigitalFilter>
 8002516:	4603      	mov	r3, r0
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 800251c:	f000 fab4 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002520:	bf00      	nop
 8002522:	bd80      	pop	{r7, pc}
 8002524:	2000ba78 	.word	0x2000ba78
 8002528:	40005c00 	.word	0x40005c00
 800252c:	000186a0 	.word	0x000186a0

08002530 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b08c      	sub	sp, #48	; 0x30
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	2200      	movs	r2, #0
 800253e:	601a      	str	r2, [r3, #0]
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	609a      	str	r2, [r3, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a42      	ldr	r2, [pc, #264]	; (8002658 <HAL_I2C_MspInit+0x128>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d12d      	bne.n	80025ae <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	61bb      	str	r3, [r7, #24]
 8002556:	4b41      	ldr	r3, [pc, #260]	; (800265c <HAL_I2C_MspInit+0x12c>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a40      	ldr	r2, [pc, #256]	; (800265c <HAL_I2C_MspInit+0x12c>)
 800255c:	f043 0302 	orr.w	r3, r3, #2
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b3e      	ldr	r3, [pc, #248]	; (800265c <HAL_I2C_MspInit+0x12c>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	61bb      	str	r3, [r7, #24]
 800256c:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800256e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002574:	2312      	movs	r3, #18
 8002576:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002578:	2301      	movs	r3, #1
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257c:	2303      	movs	r3, #3
 800257e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002580:	2304      	movs	r3, #4
 8002582:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002584:	f107 031c 	add.w	r3, r7, #28
 8002588:	4619      	mov	r1, r3
 800258a:	4835      	ldr	r0, [pc, #212]	; (8002660 <HAL_I2C_MspInit+0x130>)
 800258c:	f007 f9bc 	bl	8009908 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002590:	2300      	movs	r3, #0
 8002592:	617b      	str	r3, [r7, #20]
 8002594:	4b31      	ldr	r3, [pc, #196]	; (800265c <HAL_I2C_MspInit+0x12c>)
 8002596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002598:	4a30      	ldr	r2, [pc, #192]	; (800265c <HAL_I2C_MspInit+0x12c>)
 800259a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800259e:	6413      	str	r3, [r2, #64]	; 0x40
 80025a0:	4b2e      	ldr	r3, [pc, #184]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025a8:	617b      	str	r3, [r7, #20]
 80025aa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80025ac:	e050      	b.n	8002650 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C3)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a2c      	ldr	r2, [pc, #176]	; (8002664 <HAL_I2C_MspInit+0x134>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d14b      	bne.n	8002650 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025b8:	2300      	movs	r3, #0
 80025ba:	613b      	str	r3, [r7, #16]
 80025bc:	4b27      	ldr	r3, [pc, #156]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c0:	4a26      	ldr	r2, [pc, #152]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025c2:	f043 0304 	orr.w	r3, r3, #4
 80025c6:	6313      	str	r3, [r2, #48]	; 0x30
 80025c8:	4b24      	ldr	r3, [pc, #144]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025cc:	f003 0304 	and.w	r3, r3, #4
 80025d0:	613b      	str	r3, [r7, #16]
 80025d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d4:	2300      	movs	r3, #0
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	4b20      	ldr	r3, [pc, #128]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025dc:	4a1f      	ldr	r2, [pc, #124]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025de:	f043 0301 	orr.w	r3, r3, #1
 80025e2:	6313      	str	r3, [r2, #48]	; 0x30
 80025e4:	4b1d      	ldr	r3, [pc, #116]	; (800265c <HAL_I2C_MspInit+0x12c>)
 80025e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e8:	f003 0301 	and.w	r3, r3, #1
 80025ec:	60fb      	str	r3, [r7, #12]
 80025ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80025f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025f6:	2312      	movs	r3, #18
 80025f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025fa:	2301      	movs	r3, #1
 80025fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fe:	2303      	movs	r3, #3
 8002600:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002602:	2304      	movs	r3, #4
 8002604:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002606:	f107 031c 	add.w	r3, r7, #28
 800260a:	4619      	mov	r1, r3
 800260c:	4816      	ldr	r0, [pc, #88]	; (8002668 <HAL_I2C_MspInit+0x138>)
 800260e:	f007 f97b 	bl	8009908 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002612:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002616:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002618:	2312      	movs	r3, #18
 800261a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800261c:	2301      	movs	r3, #1
 800261e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002620:	2303      	movs	r3, #3
 8002622:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002624:	2304      	movs	r3, #4
 8002626:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002628:	f107 031c 	add.w	r3, r7, #28
 800262c:	4619      	mov	r1, r3
 800262e:	480f      	ldr	r0, [pc, #60]	; (800266c <HAL_I2C_MspInit+0x13c>)
 8002630:	f007 f96a 	bl	8009908 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002634:	2300      	movs	r3, #0
 8002636:	60bb      	str	r3, [r7, #8]
 8002638:	4b08      	ldr	r3, [pc, #32]	; (800265c <HAL_I2C_MspInit+0x12c>)
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	4a07      	ldr	r2, [pc, #28]	; (800265c <HAL_I2C_MspInit+0x12c>)
 800263e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002642:	6413      	str	r3, [r2, #64]	; 0x40
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <HAL_I2C_MspInit+0x12c>)
 8002646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002648:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800264c:	60bb      	str	r3, [r7, #8]
 800264e:	68bb      	ldr	r3, [r7, #8]
}
 8002650:	bf00      	nop
 8002652:	3730      	adds	r7, #48	; 0x30
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}
 8002658:	40005800 	.word	0x40005800
 800265c:	40023800 	.word	0x40023800
 8002660:	40020400 	.word	0x40020400
 8002664:	40005c00 	.word	0x40005c00
 8002668:	40020800 	.word	0x40020800
 800266c:	40020000 	.word	0x40020000

08002670 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002674:	4b09      	ldr	r3, [pc, #36]	; (800269c <MX_IWDG_Init+0x2c>)
 8002676:	4a0a      	ldr	r2, [pc, #40]	; (80026a0 <MX_IWDG_Init+0x30>)
 8002678:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 800267a:	4b08      	ldr	r3, [pc, #32]	; (800269c <MX_IWDG_Init+0x2c>)
 800267c:	2204      	movs	r2, #4
 800267e:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8002680:	4b06      	ldr	r3, [pc, #24]	; (800269c <MX_IWDG_Init+0x2c>)
 8002682:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8002686:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002688:	4804      	ldr	r0, [pc, #16]	; (800269c <MX_IWDG_Init+0x2c>)
 800268a:	f008 fba3 	bl	800add4 <HAL_IWDG_Init>
 800268e:	4603      	mov	r3, r0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d001      	beq.n	8002698 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8002694:	f000 f9f8 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002698:	bf00      	nop
 800269a:	bd80      	pop	{r7, pc}
 800269c:	2000bb20 	.word	0x2000bb20
 80026a0:	40003000 	.word	0x40003000

080026a4 <main>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int main(void){
 80026a4:	b580      	push	{r7, lr}
 80026a6:	af00      	add	r7, sp, #0
	MRT_STM_Init();
 80026a8:	f000 f8aa 	bl	8002800 <MRT_STM_Init>
	__HAL_DBGMCU_FREEZE_IWDG();	// pause IWDG and RTC during debugging
 80026ac:	4b15      	ldr	r3, [pc, #84]	; (8002704 <main+0x60>)
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	4a14      	ldr	r2, [pc, #80]	; (8002704 <main+0x60>)
 80026b2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80026b6:	6093      	str	r3, [r2, #8]
	__HAL_FREEZE_RTC_DBGMCU();
 80026b8:	4b12      	ldr	r3, [pc, #72]	; (8002704 <main+0x60>)
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	4a11      	ldr	r2, [pc, #68]	; (8002704 <main+0x60>)
 80026be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026c2:	6093      	str	r3, [r2, #8]
	println("\r\n\r\nSTM Init...OK");
 80026c4:	4810      	ldr	r0, [pc, #64]	; (8002708 <main+0x64>)
 80026c6:	f7fe fcb1 	bl	800102c <println>

	MRT_Init();
 80026ca:	f7fe fd4d 	bl	8001168 <MRT_Init>

	println("\r\n\r\n/****Starting FC****/\r\n\r\n");
 80026ce:	480f      	ldr	r0, [pc, #60]	; (800270c <main+0x68>)
 80026d0:	f7fe fcac 	bl	800102c <println>
	HAL_IWDG_Refresh(&hiwdg);
 80026d4:	480e      	ldr	r0, [pc, #56]	; (8002710 <main+0x6c>)
 80026d6:	f008 fbbf 	bl	800ae58 <HAL_IWDG_Refresh>
	buzz_startup_success();
 80026da:	f7fe fd2d 	bl	8001138 <buzz_startup_success>

	MRT_waitForLaunch();
 80026de:	f000 f8b1 	bl	8002844 <MRT_waitForLaunch>

	//TODO I2C SENSORS (lsm and lps) SOMETIMES DON'T WANT TO WORK ANYMORE -> NEED TO RESET THE POWER (Enter quick standByMode?)
	//check hardfault_handler

	//Initialize the os
	MX_FREERTOS_Init();
 80026e2:	f7fe ff5f 	bl	80015a4 <MX_FREERTOS_Init>

	//Starting the os
	println("\r\n/****Starting the OS****/\r\n");
 80026e6:	480b      	ldr	r0, [pc, #44]	; (8002714 <main+0x70>)
 80026e8:	f7fe fca0 	bl	800102c <println>
	osKernelStart();
 80026ec:	f00f ff40 	bl	8012570 <osKernelStart>

	println("SOMETHING WENT HORRIBLY WRONG, WAITING FOR WATCH DOG RESET");
 80026f0:	4809      	ldr	r0, [pc, #36]	; (8002718 <main+0x74>)
 80026f2:	f7fe fc9b 	bl	800102c <println>
	HAL_IWDG_Refresh(&hiwdg);
 80026f6:	4806      	ldr	r0, [pc, #24]	; (8002710 <main+0x6c>)
 80026f8:	f008 fbae 	bl	800ae58 <HAL_IWDG_Refresh>
	MRT_Deinit();
 80026fc:	f7fe fd5a 	bl	80011b4 <MRT_Deinit>
	while (1){}
 8002700:	e7fe      	b.n	8002700 <main+0x5c>
 8002702:	bf00      	nop
 8002704:	e0042000 	.word	0xe0042000
 8002708:	0801c5bc 	.word	0x0801c5bc
 800270c:	0801c5d0 	.word	0x0801c5d0
 8002710:	2000bb20 	.word	0x2000bb20
 8002714:	0801c5f0 	.word	0x0801c5f0
 8002718:	0801c610 	.word	0x0801c610

0800271c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b094      	sub	sp, #80	; 0x50
 8002720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002722:	f107 0320 	add.w	r3, r7, #32
 8002726:	2230      	movs	r2, #48	; 0x30
 8002728:	2100      	movs	r1, #0
 800272a:	4618      	mov	r0, r3
 800272c:	f014 fd36 	bl	801719c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002730:	f107 030c 	add.w	r3, r7, #12
 8002734:	2200      	movs	r2, #0
 8002736:	601a      	str	r2, [r3, #0]
 8002738:	605a      	str	r2, [r3, #4]
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	60da      	str	r2, [r3, #12]
 800273e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002740:	2300      	movs	r3, #0
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	4b2c      	ldr	r3, [pc, #176]	; (80027f8 <SystemClock_Config+0xdc>)
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	4a2b      	ldr	r2, [pc, #172]	; (80027f8 <SystemClock_Config+0xdc>)
 800274a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800274e:	6413      	str	r3, [r2, #64]	; 0x40
 8002750:	4b29      	ldr	r3, [pc, #164]	; (80027f8 <SystemClock_Config+0xdc>)
 8002752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002758:	60bb      	str	r3, [r7, #8]
 800275a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800275c:	2300      	movs	r3, #0
 800275e:	607b      	str	r3, [r7, #4]
 8002760:	4b26      	ldr	r3, [pc, #152]	; (80027fc <SystemClock_Config+0xe0>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a25      	ldr	r2, [pc, #148]	; (80027fc <SystemClock_Config+0xe0>)
 8002766:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800276a:	6013      	str	r3, [r2, #0]
 800276c:	4b23      	ldr	r3, [pc, #140]	; (80027fc <SystemClock_Config+0xe0>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002774:	607b      	str	r3, [r7, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002778:	2309      	movs	r3, #9
 800277a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800277c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002780:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002782:	2301      	movs	r3, #1
 8002784:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002786:	2302      	movs	r3, #2
 8002788:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800278a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800278e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002790:	2308      	movs	r3, #8
 8002792:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002794:	23b4      	movs	r3, #180	; 0xb4
 8002796:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002798:	2302      	movs	r3, #2
 800279a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800279c:	2303      	movs	r3, #3
 800279e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027a0:	f107 0320 	add.w	r3, r7, #32
 80027a4:	4618      	mov	r0, r3
 80027a6:	f008 fbf5 	bl	800af94 <HAL_RCC_OscConfig>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d001      	beq.n	80027b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80027b0:	f000 f96a 	bl	8002a88 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80027b4:	f008 fb9e 	bl	800aef4 <HAL_PWREx_EnableOverDrive>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80027be:	f000 f963 	bl	8002a88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027c2:	230f      	movs	r3, #15
 80027c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027c6:	2302      	movs	r3, #2
 80027c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027ca:	2300      	movs	r3, #0
 80027cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80027ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80027d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80027d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80027d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80027da:	f107 030c 	add.w	r3, r7, #12
 80027de:	2105      	movs	r1, #5
 80027e0:	4618      	mov	r0, r3
 80027e2:	f008 fe4f 	bl	800b484 <HAL_RCC_ClockConfig>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80027ec:	f000 f94c 	bl	8002a88 <Error_Handler>
  }
}
 80027f0:	bf00      	nop
 80027f2:	3750      	adds	r7, #80	; 0x50
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	40023800 	.word	0x40023800
 80027fc:	40007000 	.word	0x40007000

08002800 <MRT_STM_Init>:

/* USER CODE BEGIN 4 */

void MRT_STM_Init(void){
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
	HAL_Init();
 8002804:	f006 faf6 	bl	8008df4 <HAL_Init>
	SystemClock_Config();
 8002808:	f7ff ff88 	bl	800271c <SystemClock_Config>

	MX_GPIO_Init();
 800280c:	f7ff fc52 	bl	80020b4 <MX_GPIO_Init>
	MX_ADC1_Init();
 8002810:	f7fe fe1c 	bl	800144c <MX_ADC1_Init>
	MX_I2C2_Init();
 8002814:	f7ff fe0c 	bl	8002430 <MX_I2C2_Init>
	MX_I2C3_Init();
 8002818:	f7ff fe4a 	bl	80024b0 <MX_I2C3_Init>
	MX_SPI2_Init();
 800281c:	f000 fcb0 	bl	8003180 <MX_SPI2_Init>
	MX_SPI4_Init();
 8002820:	f000 fce4 	bl	80031ec <MX_SPI4_Init>
	MX_SPI5_Init();
 8002824:	f000 fd18 	bl	8003258 <MX_SPI5_Init>
	MX_TIM2_Init();
 8002828:	f000 ff66 	bl	80036f8 <MX_TIM2_Init>
	MX_UART8_Init();
 800282c:	f001 f832 	bl	8003894 <MX_UART8_Init>
	MX_USART3_UART_Init();
 8002830:	f001 f85a 	bl	80038e8 <MX_USART3_UART_Init>
	MX_USART6_UART_Init();
 8002834:	f001 f882 	bl	800393c <MX_USART6_UART_Init>
	MX_RTC_Init();
 8002838:	f000 f92c 	bl	8002a94 <MX_RTC_Init>
	//MX_IWDG_Init(); TODO ADDED IN MRT_Init()
	MX_FATFS_Init();
 800283c:	f00c fa36 	bl	800ecac <MX_FATFS_Init>
}
 8002840:	bf00      	nop
 8002842:	bd80      	pop	{r7, pc}

08002844 <MRT_waitForLaunch>:

void MRT_waitForLaunch(void){
 8002844:	b5b0      	push	{r4, r5, r7, lr}
 8002846:	b0c6      	sub	sp, #280	; 0x118
 8002848:	af04      	add	r7, sp, #16

	println("Waiting for launch command from ground station\r\n");
 800284a:	486d      	ldr	r0, [pc, #436]	; (8002a00 <MRT_waitForLaunch+0x1bc>)
 800284c:	f7fe fbee 	bl	800102c <println>

	char radio_buffer[RADIO_BUFFER_SIZE];
	radio_command cmd = -1;
 8002850:	23ff      	movs	r3, #255	; 0xff
 8002852:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

	//Poll propulsion until launch command sent
	while((XTEND_ || SRADIO_) && ejection_stage_flag == PAD){
 8002856:	e09b      	b.n	8002990 <MRT_waitForLaunch+0x14c>
		HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002858:	2201      	movs	r2, #1
 800285a:	2108      	movs	r1, #8
 800285c:	4869      	ldr	r0, [pc, #420]	; (8002a04 <MRT_waitForLaunch+0x1c0>)
 800285e:	f007 fa17 	bl	8009c90 <HAL_GPIO_WritePin>

		HAL_IWDG_Refresh(&hiwdg);
 8002862:	4869      	ldr	r0, [pc, #420]	; (8002a08 <MRT_waitForLaunch+0x1c4>)
 8002864:	f008 faf8 	bl	800ae58 <HAL_IWDG_Refresh>

		//Get RTC time
		HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002868:	2200      	movs	r2, #0
 800286a:	4968      	ldr	r1, [pc, #416]	; (8002a0c <MRT_waitForLaunch+0x1c8>)
 800286c:	4868      	ldr	r0, [pc, #416]	; (8002a10 <MRT_waitForLaunch+0x1cc>)
 800286e:	f009 fb41 	bl	800bef4 <HAL_RTC_GetTime>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002872:	2200      	movs	r2, #0
 8002874:	4967      	ldr	r1, [pc, #412]	; (8002a14 <MRT_waitForLaunch+0x1d0>)
 8002876:	4866      	ldr	r0, [pc, #408]	; (8002a10 <MRT_waitForLaunch+0x1cc>)
 8002878:	f009 fc41 	bl	800c0fe <HAL_RTC_GetDate>

		//Update global variables
		prev_hour = sTime.Hours;
 800287c:	4b63      	ldr	r3, [pc, #396]	; (8002a0c <MRT_waitForLaunch+0x1c8>)
 800287e:	781a      	ldrb	r2, [r3, #0]
 8002880:	4b65      	ldr	r3, [pc, #404]	; (8002a18 <MRT_waitForLaunch+0x1d4>)
 8002882:	701a      	strb	r2, [r3, #0]
		prev_min = sTime.Minutes;
 8002884:	4b61      	ldr	r3, [pc, #388]	; (8002a0c <MRT_waitForLaunch+0x1c8>)
 8002886:	785a      	ldrb	r2, [r3, #1]
 8002888:	4b64      	ldr	r3, [pc, #400]	; (8002a1c <MRT_waitForLaunch+0x1d8>)
 800288a:	701a      	strb	r2, [r3, #0]
		prev_sec = sTime.Seconds;
 800288c:	4b5f      	ldr	r3, [pc, #380]	; (8002a0c <MRT_waitForLaunch+0x1c8>)
 800288e:	789a      	ldrb	r2, [r3, #2]
 8002890:	4b63      	ldr	r3, [pc, #396]	; (8002a20 <MRT_waitForLaunch+0x1dc>)
 8002892:	701a      	strb	r2, [r3, #0]
		if (__HAL_RTC_SHIFT_GET_FLAG(&hrtc, RTC_FLAG_SHPF)) prev_sec++; //Adjust following the user manual
 8002894:	4b5e      	ldr	r3, [pc, #376]	; (8002a10 <MRT_waitForLaunch+0x1cc>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68db      	ldr	r3, [r3, #12]
 800289a:	f003 0308 	and.w	r3, r3, #8
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d005      	beq.n	80028ae <MRT_waitForLaunch+0x6a>
 80028a2:	4b5f      	ldr	r3, [pc, #380]	; (8002a20 <MRT_waitForLaunch+0x1dc>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	3301      	adds	r3, #1
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	4b5d      	ldr	r3, [pc, #372]	; (8002a20 <MRT_waitForLaunch+0x1dc>)
 80028ac:	701a      	strb	r2, [r3, #0]
		prev_subsec = sTime.SubSeconds;
 80028ae:	4b57      	ldr	r3, [pc, #348]	; (8002a0c <MRT_waitForLaunch+0x1c8>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	4a5c      	ldr	r2, [pc, #368]	; (8002a24 <MRT_waitForLaunch+0x1e0>)
 80028b4:	6013      	str	r3, [r2, #0]

		//Save the RTC time
	    MRT_saveTotalTime();
 80028b6:	f001 fba9 	bl	800400c <MRT_saveTotalTime>

		//Poll propulsion sensors
		MRT_pollPropulsion();
 80028ba:	f002 fe37 	bl	800552c <MRT_pollPropulsion>

		//Send propulsion data
		memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 80028be:	1d3b      	adds	r3, r7, #4
 80028c0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028c4:	2100      	movs	r1, #0
 80028c6:	4618      	mov	r0, r3
 80028c8:	f014 fc68 	bl	801719c <memset>
		sprintf(radio_buffer,"P,%.2f,%.2f, %i,E\r\n",transducer_voltage,thermocouple_temperature,(int) valve_status);
 80028cc:	4b56      	ldr	r3, [pc, #344]	; (8002a28 <MRT_waitForLaunch+0x1e4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fd fe59 	bl	8000588 <__aeabi_f2d>
 80028d6:	4604      	mov	r4, r0
 80028d8:	460d      	mov	r5, r1
 80028da:	4b54      	ldr	r3, [pc, #336]	; (8002a2c <MRT_waitForLaunch+0x1e8>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fd fe52 	bl	8000588 <__aeabi_f2d>
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	4951      	ldr	r1, [pc, #324]	; (8002a30 <MRT_waitForLaunch+0x1ec>)
 80028ea:	7809      	ldrb	r1, [r1, #0]
 80028ec:	1d38      	adds	r0, r7, #4
 80028ee:	9102      	str	r1, [sp, #8]
 80028f0:	e9cd 2300 	strd	r2, r3, [sp]
 80028f4:	4622      	mov	r2, r4
 80028f6:	462b      	mov	r3, r5
 80028f8:	494e      	ldr	r1, [pc, #312]	; (8002a34 <MRT_waitForLaunch+0x1f0>)
 80028fa:	f015 fccd 	bl	8018298 <siprintf>
		MRT_radio_tx(radio_buffer);
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	4618      	mov	r0, r3
 8002902:	f004 ff85 	bl	8007810 <MRT_radio_tx>


		// Save to SD card
		#if SD_CARD_
		fres = sd_open_file(filename);
 8002906:	484c      	ldr	r0, [pc, #304]	; (8002a38 <MRT_waitForLaunch+0x1f4>)
 8002908:	f001 fe4c 	bl	80045a4 <sd_open_file>
 800290c:	4603      	mov	r3, r0
 800290e:	461a      	mov	r2, r3
 8002910:	4b4a      	ldr	r3, [pc, #296]	; (8002a3c <MRT_waitForLaunch+0x1f8>)
 8002912:	701a      	strb	r2, [r3, #0]
		MRT_formatPropulsion();
 8002914:	f002 fe42 	bl	800559c <MRT_formatPropulsion>
		sd_write(&fil, msg_buffer_pr);
 8002918:	4949      	ldr	r1, [pc, #292]	; (8002a40 <MRT_waitForLaunch+0x1fc>)
 800291a:	484a      	ldr	r0, [pc, #296]	; (8002a44 <MRT_waitForLaunch+0x200>)
 800291c:	f001 fe5a 	bl	80045d4 <sd_write>
		f_close(&fil);
 8002920:	4848      	ldr	r0, [pc, #288]	; (8002a44 <MRT_waitForLaunch+0x200>)
 8002922:	f00f f9b1 	bl	8011c88 <f_close>
		#endif


		//Check for launch command
		memset(radio_buffer, 0, RADIO_BUFFER_SIZE);
 8002926:	1d3b      	adds	r3, r7, #4
 8002928:	f44f 7280 	mov.w	r2, #256	; 0x100
 800292c:	2100      	movs	r1, #0
 800292e:	4618      	mov	r0, r3
 8002930:	f014 fc34 	bl	801719c <memset>
		MRT_radio_rx(radio_buffer, 2, 0x500); //Timeout is about 1.2 sec (should be less than 5 sec)
 8002934:	1d3b      	adds	r3, r7, #4
 8002936:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 800293a:	2102      	movs	r1, #2
 800293c:	4618      	mov	r0, r3
 800293e:	f004 ff89 	bl	8007854 <MRT_radio_rx>
		cmd = radio_parse_command(radio_buffer);
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	4618      	mov	r0, r3
 8002946:	f005 f819 	bl	800797c <radio_parse_command>
 800294a:	4603      	mov	r3, r0
 800294c:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

		if (cmd == LAUNCH){
 8002950:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8002954:	2b01      	cmp	r3, #1
 8002956:	d10b      	bne.n	8002970 <MRT_waitForLaunch+0x12c>
			//Update ejection stage flag and save it
			ejection_stage_flag = BOOST;
 8002958:	4b3b      	ldr	r3, [pc, #236]	; (8002a48 <MRT_waitForLaunch+0x204>)
 800295a:	2201      	movs	r2, #1
 800295c:	701a      	strb	r2, [r3, #0]
			rtc_bckp_reg_ejection_stage = BOOST;
 800295e:	4b3b      	ldr	r3, [pc, #236]	; (8002a4c <MRT_waitForLaunch+0x208>)
 8002960:	2201      	movs	r2, #1
 8002962:	601a      	str	r2, [r3, #0]
			ext_flash_ejection_stage = BOOST;
 8002964:	4b3a      	ldr	r3, [pc, #232]	; (8002a50 <MRT_waitForLaunch+0x20c>)
 8002966:	2201      	movs	r2, #1
 8002968:	701a      	strb	r2, [r3, #0]
			MRT_saveFlagValue(FC_STATE_FLIGHT);
 800296a:	2004      	movs	r0, #4
 800296c:	f001 fac2 	bl	8003ef4 <MRT_saveFlagValue>
		}
		execute_parsed_command(cmd);
 8002970:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8002974:	4618      	mov	r0, r3
 8002976:	f005 f86d 	bl	8007a54 <execute_parsed_command>

		HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 800297a:	2200      	movs	r2, #0
 800297c:	2108      	movs	r1, #8
 800297e:	4821      	ldr	r0, [pc, #132]	; (8002a04 <MRT_waitForLaunch+0x1c0>)
 8002980:	f007 f986 	bl	8009c90 <HAL_GPIO_WritePin>

		//Reset IWDG timer
		HAL_IWDG_Refresh(&hiwdg);
 8002984:	4820      	ldr	r0, [pc, #128]	; (8002a08 <MRT_waitForLaunch+0x1c4>)
 8002986:	f008 fa67 	bl	800ae58 <HAL_IWDG_Refresh>

		HAL_Delay(1000/PRE_APOGEE_SEND_FREQ);
 800298a:	2014      	movs	r0, #20
 800298c:	f006 fa74 	bl	8008e78 <HAL_Delay>
	while((XTEND_ || SRADIO_) && ejection_stage_flag == PAD){
 8002990:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <MRT_waitForLaunch+0x204>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b00      	cmp	r3, #0
 8002996:	f43f af5f 	beq.w	8002858 <MRT_waitForLaunch+0x14>
	}


	//Todo to test ejection
	hlps22hh.getPressure();
 800299a:	4b2e      	ldr	r3, [pc, #184]	; (8002a54 <MRT_waitForLaunch+0x210>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	4798      	blx	r3
	rtc_bckp_reg_alt_pad = MRT_getAltitude(hlps22hh.pressure_hPa);
 80029a0:	4b2c      	ldr	r3, [pc, #176]	; (8002a54 <MRT_waitForLaunch+0x210>)
 80029a2:	edd3 7a00 	vldr	s15, [r3]
 80029a6:	eeb0 0a67 	vmov.f32	s0, s15
 80029aa:	f001 f8d1 	bl	8003b50 <MRT_getAltitude>
 80029ae:	eef0 7a40 	vmov.f32	s15, s0
 80029b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029b6:	ee17 2a90 	vmov	r2, s15
 80029ba:	4b27      	ldr	r3, [pc, #156]	; (8002a58 <MRT_waitForLaunch+0x214>)
 80029bc:	601a      	str	r2, [r3, #0]
	MRT_RTC_setBackupReg(FC_STATE_ALT_PAD, rtc_bckp_reg_alt_pad);
 80029be:	4b26      	ldr	r3, [pc, #152]	; (8002a58 <MRT_waitForLaunch+0x214>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4619      	mov	r1, r3
 80029c4:	2009      	movs	r0, #9
 80029c6:	f000 fbbd 	bl	8003144 <MRT_RTC_setBackupReg>
	rtc_bckp_reg_pad_time = 100*prev_min + prev_sec;
 80029ca:	4b14      	ldr	r3, [pc, #80]	; (8002a1c <MRT_waitForLaunch+0x1d8>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	461a      	mov	r2, r3
 80029d0:	2364      	movs	r3, #100	; 0x64
 80029d2:	fb03 f302 	mul.w	r3, r3, r2
 80029d6:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <MRT_waitForLaunch+0x1dc>)
 80029d8:	7812      	ldrb	r2, [r2, #0]
 80029da:	4413      	add	r3, r2
 80029dc:	461a      	mov	r2, r3
 80029de:	4b1f      	ldr	r3, [pc, #124]	; (8002a5c <MRT_waitForLaunch+0x218>)
 80029e0:	601a      	str	r2, [r3, #0]
	MRT_RTC_setBackupReg(FC_PAD_TIME, rtc_bckp_reg_pad_time);
 80029e2:	4b1e      	ldr	r3, [pc, #120]	; (8002a5c <MRT_waitForLaunch+0x218>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4619      	mov	r1, r3
 80029e8:	200a      	movs	r0, #10
 80029ea:	f000 fbab 	bl	8003144 <MRT_RTC_setBackupReg>

	//Send acknowledgement
	MRT_radio_tx((char*) "LAUNCH COMMAND RECEIVED"); //TODO CHECK AT WHAT JASPER DID FOR ACK MESSAGES
 80029ee:	481c      	ldr	r0, [pc, #112]	; (8002a60 <MRT_waitForLaunch+0x21c>)
 80029f0:	f004 ff0e 	bl	8007810 <MRT_radio_tx>
}
 80029f4:	bf00      	nop
 80029f6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bdb0      	pop	{r4, r5, r7, pc}
 80029fe:	bf00      	nop
 8002a00:	0801c64c 	.word	0x0801c64c
 8002a04:	40020800 	.word	0x40020800
 8002a08:	2000bb20 	.word	0x2000bb20
 8002a0c:	200002f0 	.word	0x200002f0
 8002a10:	2000bb2c 	.word	0x2000bb2c
 8002a14:	20000304 	.word	0x20000304
 8002a18:	20000395 	.word	0x20000395
 8002a1c:	20000396 	.word	0x20000396
 8002a20:	20000397 	.word	0x20000397
 8002a24:	20000398 	.word	0x20000398
 8002a28:	2000cb38 	.word	0x2000cb38
 8002a2c:	2000cb34 	.word	0x2000cb34
 8002a30:	2000cb32 	.word	0x2000cb32
 8002a34:	0801c680 	.word	0x0801c680
 8002a38:	2000c4a8 	.word	0x2000c4a8
 8002a3c:	2000c8a0 	.word	0x2000c8a0
 8002a40:	2000cb00 	.word	0x2000cb00
 8002a44:	2000c8a4 	.word	0x2000c8a4
 8002a48:	20000394 	.word	0x20000394
 8002a4c:	20000340 	.word	0x20000340
 8002a50:	20000384 	.word	0x20000384
 8002a54:	200004f0 	.word	0x200004f0
 8002a58:	20000354 	.word	0x20000354
 8002a5c:	20000358 	.word	0x20000358
 8002a60:	0801c694 	.word	0x0801c694

08002a64 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a04      	ldr	r2, [pc, #16]	; (8002a84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d101      	bne.n	8002a7a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002a76:	f006 f9df 	bl	8008e38 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	40001000 	.word	0x40001000

08002a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002a8c:	b672      	cpsid	i
}
 8002a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a90:	e7fe      	b.n	8002a90 <Error_Handler+0x8>
	...

08002a94 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b090      	sub	sp, #64	; 0x40
 8002a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002a9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	605a      	str	r2, [r3, #4]
 8002aa4:	609a      	str	r2, [r3, #8]
 8002aa6:	60da      	str	r2, [r3, #12]
 8002aa8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002aaa:	2300      	movs	r3, #0
 8002aac:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8002aae:	463b      	mov	r3, r7
 8002ab0:	2228      	movs	r2, #40	; 0x28
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f014 fb71 	bl	801719c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002aba:	4b4b      	ldr	r3, [pc, #300]	; (8002be8 <MX_RTC_Init+0x154>)
 8002abc:	4a4b      	ldr	r2, [pc, #300]	; (8002bec <MX_RTC_Init+0x158>)
 8002abe:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ac0:	4b49      	ldr	r3, [pc, #292]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002ac6:	4b48      	ldr	r3, [pc, #288]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ac8:	227f      	movs	r2, #127	; 0x7f
 8002aca:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002acc:	4b46      	ldr	r3, [pc, #280]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ace:	22ff      	movs	r2, #255	; 0xff
 8002ad0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ad2:	4b45      	ldr	r3, [pc, #276]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ad8:	4b43      	ldr	r3, [pc, #268]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ada:	2200      	movs	r2, #0
 8002adc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002ade:	4b42      	ldr	r3, [pc, #264]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ae4:	4840      	ldr	r0, [pc, #256]	; (8002be8 <MX_RTC_Init+0x154>)
 8002ae6:	f009 f8b7 	bl	800bc58 <HAL_RTC_Init>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8002af0:	f7ff ffca 	bl	8002a88 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002af4:	2300      	movs	r3, #0
 8002af6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8002b00:	2300      	movs	r3, #0
 8002b02:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b06:	2300      	movs	r3, #0
 8002b08:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002b0e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b12:	2201      	movs	r2, #1
 8002b14:	4619      	mov	r1, r3
 8002b16:	4834      	ldr	r0, [pc, #208]	; (8002be8 <MX_RTC_Init+0x154>)
 8002b18:	f009 f92f 	bl	800bd7a <HAL_RTC_SetTime>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8002b22:	f7ff ffb1 	bl	8002a88 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002b26:	2301      	movs	r3, #1
 8002b28:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8002b32:	2301      	movs	r3, #1
 8002b34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002b3e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b42:	2201      	movs	r2, #1
 8002b44:	4619      	mov	r1, r3
 8002b46:	4828      	ldr	r0, [pc, #160]	; (8002be8 <MX_RTC_Init+0x154>)
 8002b48:	f009 fa32 	bl	800bfb0 <HAL_RTC_SetDate>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8002b52:	f7ff ff99 	bl	8002a88 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8002b56:	2300      	movs	r3, #0
 8002b58:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002b66:	2300      	movs	r3, #0
 8002b68:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002b72:	2300      	movs	r3, #0
 8002b74:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002b76:	2300      	movs	r3, #0
 8002b78:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002b80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002b86:	463b      	mov	r3, r7
 8002b88:	2201      	movs	r2, #1
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	4816      	ldr	r0, [pc, #88]	; (8002be8 <MX_RTC_Init+0x154>)
 8002b8e:	f009 fb05 	bl	800c19c <HAL_RTC_SetAlarm_IT>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8002b98:	f7ff ff76 	bl	8002a88 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8002b9c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ba0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002ba2:	463b      	mov	r3, r7
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	4619      	mov	r1, r3
 8002ba8:	480f      	ldr	r0, [pc, #60]	; (8002be8 <MX_RTC_Init+0x154>)
 8002baa:	f009 faf7 	bl	800c19c <HAL_RTC_SetAlarm_IT>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8002bb4:	f7ff ff68 	bl	8002a88 <Error_Handler>
  }
  /** Enable the WakeUp
  */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8002bb8:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <MX_RTC_Init+0x154>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <MX_RTC_Init+0x154>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002bc8:	60da      	str	r2, [r3, #12]
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4806      	ldr	r0, [pc, #24]	; (8002be8 <MX_RTC_Init+0x154>)
 8002bd0:	f009 fcf2 	bl	800c5b8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <MX_RTC_Init+0x14a>
  {
    Error_Handler();
 8002bda:	f7ff ff55 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002bde:	bf00      	nop
 8002be0:	3740      	adds	r7, #64	; 0x40
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	2000bb2c 	.word	0x2000bb2c
 8002bec:	40002800 	.word	0x40002800

08002bf0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b08e      	sub	sp, #56	; 0x38
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002bf8:	f107 0308 	add.w	r3, r7, #8
 8002bfc:	2230      	movs	r2, #48	; 0x30
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f014 facb 	bl	801719c <memset>
  if(rtcHandle->Instance==RTC)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a14      	ldr	r2, [pc, #80]	; (8002c5c <HAL_RTC_MspInit+0x6c>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d121      	bne.n	8002c54 <HAL_RTC_MspInit+0x64>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002c10:	2320      	movs	r3, #32
 8002c12:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002c14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c18:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c1a:	f107 0308 	add.w	r3, r7, #8
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f008 fe5c 	bl	800b8dc <HAL_RCCEx_PeriphCLKConfig>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002c2a:	f7ff ff2d 	bl	8002a88 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002c2e:	4b0c      	ldr	r3, [pc, #48]	; (8002c60 <HAL_RTC_MspInit+0x70>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 3, 0);
 8002c34:	2200      	movs	r2, #0
 8002c36:	2103      	movs	r1, #3
 8002c38:	2003      	movs	r0, #3
 8002c3a:	f006 fe2d 	bl	8009898 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8002c3e:	2003      	movs	r0, #3
 8002c40:	f006 fe46 	bl	80098d0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 3, 0);
 8002c44:	2200      	movs	r2, #0
 8002c46:	2103      	movs	r1, #3
 8002c48:	2029      	movs	r0, #41	; 0x29
 8002c4a:	f006 fe25 	bl	8009898 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002c4e:	2029      	movs	r0, #41	; 0x29
 8002c50:	f006 fe3e 	bl	80098d0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002c54:	bf00      	nop
 8002c56:	3738      	adds	r7, #56	; 0x38
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40002800 	.word	0x40002800
 8002c60:	42470e3c 	.word	0x42470e3c

08002c64 <MRT_rtc_Init>:


//**************************************************//
//FUNCTIONS

void MRT_rtc_Init(void){
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
	println("\r\nMRT RTC Init");
 8002c68:	4817      	ldr	r0, [pc, #92]	; (8002cc8 <MRT_rtc_Init+0x64>)
 8002c6a:	f7fe f9df 	bl	800102c <println>

	print("\tSetting RTC to previous time...");
 8002c6e:	4817      	ldr	r0, [pc, #92]	; (8002ccc <MRT_rtc_Init+0x68>)
 8002c70:	f7fe f9fa 	bl	8001068 <print>
	MRT_set_rtc(prev_hour,prev_min,prev_sec);
 8002c74:	4b16      	ldr	r3, [pc, #88]	; (8002cd0 <MRT_rtc_Init+0x6c>)
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	4a16      	ldr	r2, [pc, #88]	; (8002cd4 <MRT_rtc_Init+0x70>)
 8002c7a:	7811      	ldrb	r1, [r2, #0]
 8002c7c:	4a16      	ldr	r2, [pc, #88]	; (8002cd8 <MRT_rtc_Init+0x74>)
 8002c7e:	7812      	ldrb	r2, [r2, #0]
 8002c80:	4618      	mov	r0, r3
 8002c82:	f000 f8df 	bl	8002e44 <MRT_set_rtc>
	println("OK");
 8002c86:	4815      	ldr	r0, [pc, #84]	; (8002cdc <MRT_rtc_Init+0x78>)
 8002c88:	f7fe f9d0 	bl	800102c <println>

	HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 8002c8c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002c90:	f006 f8f2 	bl	8008e78 <HAL_Delay>

	//TODO for some reason, both set_alarm need to be uncommented or commented together
	//They can't be used individually (or else we get a hardfault during external flash setup??)
	#if ALARM_A_ACTIVE
		print("\tSetting alarmA...");
 8002c94:	4812      	ldr	r0, [pc, #72]	; (8002ce0 <MRT_rtc_Init+0x7c>)
 8002c96:	f7fe f9e7 	bl	8001068 <print>
		MRT_set_alarmA(PRE_WHEN_SLEEP_TIME_HOURS, PRE_WHEN_SLEEP_TIME_MIN, PRE_WHEN_SLEEP_TIME_SEC);
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	211e      	movs	r1, #30
 8002c9e:	2004      	movs	r0, #4
 8002ca0:	f000 f916 	bl	8002ed0 <MRT_set_alarmA>
		println("OK");
 8002ca4:	480d      	ldr	r0, [pc, #52]	; (8002cdc <MRT_rtc_Init+0x78>)
 8002ca6:	f7fe f9c1 	bl	800102c <println>
	#endif


	#if ALARM_B_ACTIVE
		print("\tSetting alarmB...");
 8002caa:	480e      	ldr	r0, [pc, #56]	; (8002ce4 <MRT_rtc_Init+0x80>)
 8002cac:	f7fe f9dc 	bl	8001068 <print>
		MRT_set_alarmB(POST_WHEN_SLEEP_TIME_HOURS, POST_WHEN_SLEEP_TIME_MIN, POST_WHEN_SLEEP_TIME_SEC);
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	211e      	movs	r1, #30
 8002cb4:	2012      	movs	r0, #18
 8002cb6:	f000 f951 	bl	8002f5c <MRT_set_alarmB>
		println("OK");
 8002cba:	4808      	ldr	r0, [pc, #32]	; (8002cdc <MRT_rtc_Init+0x78>)
 8002cbc:	f7fe f9b6 	bl	800102c <println>
	#endif

	MRT_clear_alarms_flags();
 8002cc0:	f000 f812 	bl	8002ce8 <MRT_clear_alarms_flags>
}
 8002cc4:	bf00      	nop
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	0801c6ac 	.word	0x0801c6ac
 8002ccc:	0801c6bc 	.word	0x0801c6bc
 8002cd0:	20000395 	.word	0x20000395
 8002cd4:	20000396 	.word	0x20000396
 8002cd8:	20000397 	.word	0x20000397
 8002cdc:	0801c6e0 	.word	0x0801c6e0
 8002ce0:	0801c6e4 	.word	0x0801c6e4
 8002ce4:	0801c6f8 	.word	0x0801c6f8

08002ce8 <MRT_clear_alarms_flags>:



void MRT_clear_alarms_flags(void){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	print("Clearing the flags\r\n");
 8002cec:	482c      	ldr	r0, [pc, #176]	; (8002da0 <MRT_clear_alarms_flags+0xb8>)
 8002cee:	f7fe f9bb 	bl	8001068 <print>

	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002cf2:	4b2c      	ldr	r3, [pc, #176]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	22ca      	movs	r2, #202	; 0xca
 8002cf8:	625a      	str	r2, [r3, #36]	; 0x24
 8002cfa:	4b2a      	ldr	r3, [pc, #168]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2253      	movs	r2, #83	; 0x53
 8002d00:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8002d02:	e008      	b.n	8002d16 <MRT_clear_alarms_flags+0x2e>
		//print("Clearing alarm A flag\r\n");
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002d04:	4b27      	ldr	r3, [pc, #156]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	4b25      	ldr	r3, [pc, #148]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002d14:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRAF) != RESET){
 8002d16:	4b23      	ldr	r3, [pc, #140]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	68db      	ldr	r3, [r3, #12]
 8002d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d1ef      	bne.n	8002d04 <MRT_clear_alarms_flags+0x1c>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002d24:	4b1f      	ldr	r3, [pc, #124]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	22ff      	movs	r2, #255	; 0xff
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002d2c:	4b1e      	ldr	r3, [pc, #120]	; (8002da8 <MRT_clear_alarms_flags+0xc0>)
 8002d2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d32:	615a      	str	r2, [r3, #20]



  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002d34:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	22ca      	movs	r2, #202	; 0xca
 8002d3a:	625a      	str	r2, [r3, #36]	; 0x24
 8002d3c:	4b19      	ldr	r3, [pc, #100]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2253      	movs	r2, #83	; 0x53
 8002d42:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8002d44:	e008      	b.n	8002d58 <MRT_clear_alarms_flags+0x70>
		//print("Clearing alarm B flag\r\n");
		__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRBF);
 8002d46:	4b17      	ldr	r3, [pc, #92]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	b2da      	uxtb	r2, r3
 8002d4e:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002d56:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(&hrtc, RTC_FLAG_ALRBF) != RESET){
 8002d58:	4b12      	ldr	r3, [pc, #72]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d1ef      	bne.n	8002d46 <MRT_clear_alarms_flags+0x5e>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002d66:	4b0f      	ldr	r3, [pc, #60]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	22ff      	movs	r2, #255	; 0xff
 8002d6c:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002d6e:	4b0e      	ldr	r3, [pc, #56]	; (8002da8 <MRT_clear_alarms_flags+0xc0>)
 8002d70:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d74:	615a      	str	r2, [r3, #20]

	/* Clear the WU FLAG */
	//print("Clearing wake up flag\r\n");
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002d76:	4b0d      	ldr	r3, [pc, #52]	; (8002dac <MRT_clear_alarms_flags+0xc4>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a0c      	ldr	r2, [pc, #48]	; (8002dac <MRT_clear_alarms_flags+0xc4>)
 8002d7c:	f043 0304 	orr.w	r3, r3, #4
 8002d80:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//print("Clearing RTC wake up flag\r\n");
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8002d82:	4b08      	ldr	r3, [pc, #32]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <MRT_clear_alarms_flags+0xbc>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002d92:	60da      	str	r2, [r3, #12]
	__HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8002d94:	4b04      	ldr	r3, [pc, #16]	; (8002da8 <MRT_clear_alarms_flags+0xc0>)
 8002d96:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002d9a:	615a      	str	r2, [r3, #20]
}
 8002d9c:	bf00      	nop
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	0801c70c 	.word	0x0801c70c
 8002da4:	2000bb2c 	.word	0x2000bb2c
 8002da8:	40013c00 	.word	0x40013c00
 8002dac:	40007000 	.word	0x40007000

08002db0 <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode(uint32_t seconds){
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b08c      	sub	sp, #48	; 0x30
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
	print("\r\n/*****StandByMode*****/\r\n");
 8002db8:	481e      	ldr	r0, [pc, #120]	; (8002e34 <MRT_StandByMode+0x84>)
 8002dba:	f7fe f955 	bl	8001068 <print>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002dbe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002dc2:	f008 f859 	bl	800ae78 <HAL_PWR_EnableWakeUpPin>


	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8002dc6:	4b1c      	ldr	r3, [pc, #112]	; (8002e38 <MRT_StandByMode+0x88>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	22ca      	movs	r2, #202	; 0xca
 8002dcc:	625a      	str	r2, [r3, #36]	; 0x24
 8002dce:	4b1a      	ldr	r3, [pc, #104]	; (8002e38 <MRT_StandByMode+0x88>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2253      	movs	r2, #83	; 0x53
 8002dd4:	625a      	str	r2, [r3, #36]	; 0x24
	//Need this line or else alarm B will wake up the board immediately
	//Weird thing is this is not needed for alarm A
	__HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002dd6:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <MRT_StandByMode+0x88>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689a      	ldr	r2, [r3, #8]
 8002ddc:	4b16      	ldr	r3, [pc, #88]	; (8002e38 <MRT_StandByMode+0x88>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002de4:	609a      	str	r2, [r3, #8]
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 8002de6:	4b14      	ldr	r3, [pc, #80]	; (8002e38 <MRT_StandByMode+0x88>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	22ff      	movs	r2, #255	; 0xff
 8002dec:	625a      	str	r2, [r3, #36]	; 0x24

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_clear_alarms_flags();
 8002dee:	f7ff ff7b 	bl	8002ce8 <MRT_clear_alarms_flags>

	//Setup RTC wake up timer
	println("Setting up RTCW");
 8002df2:	4812      	ldr	r0, [pc, #72]	; (8002e3c <MRT_StandByMode+0x8c>)
 8002df4:	f7fe f91a 	bl	800102c <println>
	  Error_Handler();
	}
	*/

	char msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds",(int) seconds);
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	f107 030c 	add.w	r3, r7, #12
 8002dfe:	4910      	ldr	r1, [pc, #64]	; (8002e40 <MRT_StandByMode+0x90>)
 8002e00:	4618      	mov	r0, r3
 8002e02:	f015 fa49 	bl	8018298 <siprintf>
	println(msg);
 8002e06:	f107 030c 	add.w	r3, r7, #12
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe f90e 	bl	800102c <println>

	if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8002e10:	2204      	movs	r2, #4
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	4808      	ldr	r0, [pc, #32]	; (8002e38 <MRT_StandByMode+0x88>)
 8002e16:	f009 fbcf 	bl	800c5b8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <MRT_StandByMode+0x74>
	{
	  Error_Handler();
 8002e20:	f7ff fe32 	bl	8002a88 <Error_Handler>
	}

	HAL_SuspendTick(); //System tick interrupt disabled (might not be necessary)
 8002e24:	f000 fb9c 	bl	8003560 <HAL_SuspendTick>

	HAL_PWR_EnterSTANDBYMode();
 8002e28:	f008 f84c 	bl	800aec4 <HAL_PWR_EnterSTANDBYMode>
}
 8002e2c:	bf00      	nop
 8002e2e:	3730      	adds	r7, #48	; 0x30
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	0801c724 	.word	0x0801c724
 8002e38:	2000bb2c 	.word	0x2000bb2c
 8002e3c:	0801c740 	.word	0x0801c740
 8002e40:	0801c750 	.word	0x0801c750

08002e44 <MRT_set_rtc>:




void MRT_set_rtc(uint8_t h, uint8_t m, uint8_t s){
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b088      	sub	sp, #32
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
 8002e4e:	460b      	mov	r3, r1
 8002e50:	71bb      	strb	r3, [r7, #6]
 8002e52:	4613      	mov	r3, r2
 8002e54:	717b      	strb	r3, [r7, #5]

	  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 4U, 0U);
	  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
	  */

	  sTime.Hours = int_to_hex_table[h];
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	4a1a      	ldr	r2, [pc, #104]	; (8002ec4 <MRT_set_rtc+0x80>)
 8002e5a:	5cd3      	ldrb	r3, [r2, r3]
 8002e5c:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 8002e5e:	79bb      	ldrb	r3, [r7, #6]
 8002e60:	4a18      	ldr	r2, [pc, #96]	; (8002ec4 <MRT_set_rtc+0x80>)
 8002e62:	5cd3      	ldrb	r3, [r2, r3]
 8002e64:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 8002e66:	797b      	ldrb	r3, [r7, #5]
 8002e68:	4a16      	ldr	r2, [pc, #88]	; (8002ec4 <MRT_set_rtc+0x80>)
 8002e6a:	5cd3      	ldrb	r3, [r2, r3]
 8002e6c:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002e76:	f107 030c 	add.w	r3, r7, #12
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4812      	ldr	r0, [pc, #72]	; (8002ec8 <MRT_set_rtc+0x84>)
 8002e80:	f008 ff7b 	bl	800bd7a <HAL_RTC_SetTime>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <MRT_set_rtc+0x4a>
	  {
	    Error_Handler();
 8002e8a:	f7ff fdfd 	bl	8002a88 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002e8e:	4b0f      	ldr	r3, [pc, #60]	; (8002ecc <MRT_set_rtc+0x88>)
 8002e90:	2201      	movs	r2, #1
 8002e92:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 8002e94:	4b0d      	ldr	r3, [pc, #52]	; (8002ecc <MRT_set_rtc+0x88>)
 8002e96:	2201      	movs	r2, #1
 8002e98:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <MRT_set_rtc+0x88>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 8002ea0:	4b0a      	ldr	r3, [pc, #40]	; (8002ecc <MRT_set_rtc+0x88>)
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	4908      	ldr	r1, [pc, #32]	; (8002ecc <MRT_set_rtc+0x88>)
 8002eaa:	4807      	ldr	r0, [pc, #28]	; (8002ec8 <MRT_set_rtc+0x84>)
 8002eac:	f009 f880 	bl	800bfb0 <HAL_RTC_SetDate>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <MRT_set_rtc+0x76>
	  {
	    Error_Handler();
 8002eb6:	f7ff fde7 	bl	8002a88 <Error_Handler>
	  }
}
 8002eba:	bf00      	nop
 8002ebc:	3720      	adds	r7, #32
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000000 	.word	0x20000000
 8002ec8:	2000bb2c 	.word	0x2000bb2c
 8002ecc:	20000304 	.word	0x20000304

08002ed0 <MRT_set_alarmA>:



void MRT_set_alarmA(uint8_t h, uint8_t m, uint8_t s){
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
 8002eda:	460b      	mov	r3, r1
 8002edc:	71bb      	strb	r3, [r7, #6]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 8002ee2:	79fb      	ldrb	r3, [r7, #7]
 8002ee4:	4a1a      	ldr	r2, [pc, #104]	; (8002f50 <MRT_set_alarmA+0x80>)
 8002ee6:	5cd2      	ldrb	r2, [r2, r3]
 8002ee8:	4b1a      	ldr	r3, [pc, #104]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002eea:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8002eec:	79bb      	ldrb	r3, [r7, #6]
 8002eee:	4a18      	ldr	r2, [pc, #96]	; (8002f50 <MRT_set_alarmA+0x80>)
 8002ef0:	5cd2      	ldrb	r2, [r2, r3]
 8002ef2:	4b18      	ldr	r3, [pc, #96]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002ef4:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 8002ef6:	797b      	ldrb	r3, [r7, #5]
 8002ef8:	4a15      	ldr	r2, [pc, #84]	; (8002f50 <MRT_set_alarmA+0x80>)
 8002efa:	5cd2      	ldrb	r2, [r2, r3]
 8002efc:	4b15      	ldr	r3, [pc, #84]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002efe:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002f00:	4b14      	ldr	r3, [pc, #80]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002f06:	4b13      	ldr	r3, [pc, #76]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002f0c:	4b11      	ldr	r3, [pc, #68]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f0e:	2200      	movs	r2, #0
 8002f10:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002f12:	4b10      	ldr	r3, [pc, #64]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002f18:	4b0e      	ldr	r3, [pc, #56]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002f1e:	4b0d      	ldr	r3, [pc, #52]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8002f24:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8002f2c:	4b09      	ldr	r3, [pc, #36]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f2e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f32:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002f34:	2201      	movs	r2, #1
 8002f36:	4907      	ldr	r1, [pc, #28]	; (8002f54 <MRT_set_alarmA+0x84>)
 8002f38:	4807      	ldr	r0, [pc, #28]	; (8002f58 <MRT_set_alarmA+0x88>)
 8002f3a:	f009 f92f 	bl	800c19c <HAL_RTC_SetAlarm_IT>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d001      	beq.n	8002f48 <MRT_set_alarmA+0x78>
	  {
	    Error_Handler();
 8002f44:	f7ff fda0 	bl	8002a88 <Error_Handler>
	  }
}
 8002f48:	bf00      	nop
 8002f4a:	3708      	adds	r7, #8
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	bd80      	pop	{r7, pc}
 8002f50:	20000000 	.word	0x20000000
 8002f54:	20000308 	.word	0x20000308
 8002f58:	2000bb2c 	.word	0x2000bb2c

08002f5c <MRT_set_alarmB>:



void MRT_set_alarmB(uint8_t h, uint8_t m, uint8_t s){
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
 8002f66:	460b      	mov	r3, r1
 8002f68:	71bb      	strb	r3, [r7, #6]
 8002f6a:	4613      	mov	r3, r2
 8002f6c:	717b      	strb	r3, [r7, #5]
	  /** Enable the AlarmB
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 8002f6e:	79fb      	ldrb	r3, [r7, #7]
 8002f70:	4a1a      	ldr	r2, [pc, #104]	; (8002fdc <MRT_set_alarmB+0x80>)
 8002f72:	5cd2      	ldrb	r2, [r2, r3]
 8002f74:	4b1a      	ldr	r3, [pc, #104]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002f76:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8002f78:	79bb      	ldrb	r3, [r7, #6]
 8002f7a:	4a18      	ldr	r2, [pc, #96]	; (8002fdc <MRT_set_alarmB+0x80>)
 8002f7c:	5cd2      	ldrb	r2, [r2, r3]
 8002f7e:	4b18      	ldr	r3, [pc, #96]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002f80:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 8002f82:	797b      	ldrb	r3, [r7, #5]
 8002f84:	4a15      	ldr	r2, [pc, #84]	; (8002fdc <MRT_set_alarmB+0x80>)
 8002f86:	5cd2      	ldrb	r2, [r2, r3]
 8002f88:	4b15      	ldr	r3, [pc, #84]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002f8a:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002f8c:	4b14      	ldr	r3, [pc, #80]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002f92:	4b13      	ldr	r3, [pc, #76]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002f98:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002f9e:	4b10      	ldr	r3, [pc, #64]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002fa4:	4b0e      	ldr	r3, [pc, #56]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8002faa:	4b0d      	ldr	r3, [pc, #52]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_B;
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002fba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fbe:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002fc0:	2201      	movs	r2, #1
 8002fc2:	4907      	ldr	r1, [pc, #28]	; (8002fe0 <MRT_set_alarmB+0x84>)
 8002fc4:	4807      	ldr	r0, [pc, #28]	; (8002fe4 <MRT_set_alarmB+0x88>)
 8002fc6:	f009 f8e9 	bl	800c19c <HAL_RTC_SetAlarm_IT>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d001      	beq.n	8002fd4 <MRT_set_alarmB+0x78>
	  {
	    Error_Handler();
 8002fd0:	f7ff fd5a 	bl	8002a88 <Error_Handler>
	  }
}
 8002fd4:	bf00      	nop
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	20000000 	.word	0x20000000
 8002fe0:	20000308 	.word	0x20000308
 8002fe4:	2000bb2c 	.word	0x2000bb2c

08002fe8 <MRT_RTC_backup_regs_Init>:
							  &rtc_bckp_reg_alt_apogee, &rtc_bckp_reg_apogee_time, &rtc_bckp_reg_alt_main, &rtc_bckp_reg_main_time,
							  &rtc_bckp_reg_alt_landed, &rtc_bckp_reg_landed_time};


//Get all the backup regs values (initialization)
void MRT_RTC_backup_regs_Init(void){
 8002fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fea:	b0cf      	sub	sp, #316	; 0x13c
 8002fec:	af08      	add	r7, sp, #32
	for (int i = 0; i < NB_RTC_BCKP_REGS; i++){
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002ff4:	e011      	b.n	800301a <MRT_RTC_backup_regs_Init+0x32>
		*rtc_bckp_regs[i] = MRT_RTC_getBackupReg(i);
 8002ff6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4924      	ldr	r1, [pc, #144]	; (8003090 <MRT_RTC_backup_regs_Init+0xa8>)
 8002ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003002:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8003006:	4610      	mov	r0, r2
 8003008:	f000 f87e 	bl	8003108 <MRT_RTC_getBackupReg>
 800300c:	4603      	mov	r3, r0
 800300e:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < NB_RTC_BCKP_REGS; i++){
 8003010:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003014:	3301      	adds	r3, #1
 8003016:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800301a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800301e:	2b12      	cmp	r3, #18
 8003020:	dde9      	ble.n	8002ff6 <MRT_RTC_backup_regs_Init+0xe>
	}

	//TODO TESTING
	char buffer[256];
	sprintf(buffer, "ALTITUDES:\r\n\tGround: %i \tTime: %i"
 8003022:	4b1c      	ldr	r3, [pc, #112]	; (8003094 <MRT_RTC_backup_regs_Init+0xac>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	4b1b      	ldr	r3, [pc, #108]	; (8003098 <MRT_RTC_backup_regs_Init+0xb0>)
 800302a:	6819      	ldr	r1, [r3, #0]
 800302c:	60b9      	str	r1, [r7, #8]
 800302e:	4b1b      	ldr	r3, [pc, #108]	; (800309c <MRT_RTC_backup_regs_Init+0xb4>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a1b      	ldr	r2, [pc, #108]	; (80030a0 <MRT_RTC_backup_regs_Init+0xb8>)
 8003034:	6812      	ldr	r2, [r2, #0]
 8003036:	491b      	ldr	r1, [pc, #108]	; (80030a4 <MRT_RTC_backup_regs_Init+0xbc>)
 8003038:	6809      	ldr	r1, [r1, #0]
 800303a:	481b      	ldr	r0, [pc, #108]	; (80030a8 <MRT_RTC_backup_regs_Init+0xc0>)
 800303c:	6800      	ldr	r0, [r0, #0]
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	4c1a      	ldr	r4, [pc, #104]	; (80030ac <MRT_RTC_backup_regs_Init+0xc4>)
 8003042:	6824      	ldr	r4, [r4, #0]
 8003044:	4d1a      	ldr	r5, [pc, #104]	; (80030b0 <MRT_RTC_backup_regs_Init+0xc8>)
 8003046:	682d      	ldr	r5, [r5, #0]
 8003048:	4e1a      	ldr	r6, [pc, #104]	; (80030b4 <MRT_RTC_backup_regs_Init+0xcc>)
 800304a:	6836      	ldr	r6, [r6, #0]
 800304c:	481a      	ldr	r0, [pc, #104]	; (80030b8 <MRT_RTC_backup_regs_Init+0xd0>)
 800304e:	6800      	ldr	r0, [r0, #0]
 8003050:	f107 0c14 	add.w	ip, r7, #20
 8003054:	9007      	str	r0, [sp, #28]
 8003056:	9606      	str	r6, [sp, #24]
 8003058:	9505      	str	r5, [sp, #20]
 800305a:	9404      	str	r4, [sp, #16]
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	9003      	str	r0, [sp, #12]
 8003060:	9102      	str	r1, [sp, #8]
 8003062:	9201      	str	r2, [sp, #4]
 8003064:	9300      	str	r3, [sp, #0]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	68fa      	ldr	r2, [r7, #12]
 800306a:	4914      	ldr	r1, [pc, #80]	; (80030bc <MRT_RTC_backup_regs_Init+0xd4>)
 800306c:	4660      	mov	r0, ip
 800306e:	f015 f913 	bl	8018298 <siprintf>
					"\r\n\tMain: %i \tTime: %i"
					"\r\n\tLanded: %i \tTime: %i\r\n",
			rtc_bckp_reg_alt_pad, rtc_bckp_reg_pad_time,  rtc_bckp_reg_alt_true_apogee, rtc_bckp_reg_true_apogee_time,
			rtc_bckp_reg_alt_apogee, rtc_bckp_reg_apogee_time, rtc_bckp_reg_alt_main, rtc_bckp_reg_main_time,
			rtc_bckp_reg_alt_landed, rtc_bckp_reg_landed_time);
	print(buffer);
 8003072:	f107 0314 	add.w	r3, r7, #20
 8003076:	4618      	mov	r0, r3
 8003078:	f7fd fff6 	bl	8001068 <print>

	HAL_Delay(2000);
 800307c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003080:	f005 fefa 	bl	8008e78 <HAL_Delay>
}
 8003084:	bf00      	nop
 8003086:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 800308a:	46bd      	mov	sp, r7
 800308c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800308e:	bf00      	nop
 8003090:	2000003c 	.word	0x2000003c
 8003094:	20000354 	.word	0x20000354
 8003098:	20000358 	.word	0x20000358
 800309c:	2000035c 	.word	0x2000035c
 80030a0:	20000360 	.word	0x20000360
 80030a4:	20000364 	.word	0x20000364
 80030a8:	20000368 	.word	0x20000368
 80030ac:	2000036c 	.word	0x2000036c
 80030b0:	20000370 	.word	0x20000370
 80030b4:	20000374 	.word	0x20000374
 80030b8:	20000378 	.word	0x20000378
 80030bc:	0801c770 	.word	0x0801c770

080030c0 <MRT_RTC_clearBackupRegs>:

// initializes backup register values to zero
void MRT_RTC_clearBackupRegs(void) {
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 80030c6:	4b0f      	ldr	r3, [pc, #60]	; (8003104 <MRT_RTC_clearBackupRegs+0x44>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	22ca      	movs	r2, #202	; 0xca
 80030cc:	625a      	str	r2, [r3, #36]	; 0x24
 80030ce:	4b0d      	ldr	r3, [pc, #52]	; (8003104 <MRT_RTC_clearBackupRegs+0x44>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2253      	movs	r2, #83	; 0x53
 80030d4:	625a      	str	r2, [r3, #36]	; 0x24
	for (uint8_t i = 0; i < 20; i++) {
 80030d6:	2300      	movs	r3, #0
 80030d8:	71fb      	strb	r3, [r7, #7]
 80030da:	e008      	b.n	80030ee <MRT_RTC_clearBackupRegs+0x2e>
		HAL_RTCEx_BKUPWrite(&hrtc, i, 0);	// set all backup register values to zero
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2200      	movs	r2, #0
 80030e0:	4619      	mov	r1, r3
 80030e2:	4808      	ldr	r0, [pc, #32]	; (8003104 <MRT_RTC_clearBackupRegs+0x44>)
 80030e4:	f009 fba4 	bl	800c830 <HAL_RTCEx_BKUPWrite>
	for (uint8_t i = 0; i < 20; i++) {
 80030e8:	79fb      	ldrb	r3, [r7, #7]
 80030ea:	3301      	adds	r3, #1
 80030ec:	71fb      	strb	r3, [r7, #7]
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	2b13      	cmp	r3, #19
 80030f2:	d9f3      	bls.n	80030dc <MRT_RTC_clearBackupRegs+0x1c>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 80030f4:	4b03      	ldr	r3, [pc, #12]	; (8003104 <MRT_RTC_clearBackupRegs+0x44>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	22ff      	movs	r2, #255	; 0xff
 80030fa:	625a      	str	r2, [r3, #36]	; 0x24
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	2000bb2c 	.word	0x2000bb2c

08003108 <MRT_RTC_getBackupReg>:

// gets the backup register value for the specified state
uint32_t MRT_RTC_getBackupReg(rtc_backup_reg state) {
 8003108:	b580      	push	{r7, lr}
 800310a:	b084      	sub	sp, #16
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8003112:	4b0b      	ldr	r3, [pc, #44]	; (8003140 <MRT_RTC_getBackupReg+0x38>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	22ca      	movs	r2, #202	; 0xca
 8003118:	625a      	str	r2, [r3, #36]	; 0x24
 800311a:	4b09      	ldr	r3, [pc, #36]	; (8003140 <MRT_RTC_getBackupReg+0x38>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2253      	movs	r2, #83	; 0x53
 8003120:	625a      	str	r2, [r3, #36]	; 0x24
	uint32_t val = HAL_RTCEx_BKUPRead(&hrtc, (uint32_t) state);
 8003122:	79fb      	ldrb	r3, [r7, #7]
 8003124:	4619      	mov	r1, r3
 8003126:	4806      	ldr	r0, [pc, #24]	; (8003140 <MRT_RTC_getBackupReg+0x38>)
 8003128:	f009 fb9c 	bl	800c864 <HAL_RTCEx_BKUPRead>
 800312c:	60f8      	str	r0, [r7, #12]
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 800312e:	4b04      	ldr	r3, [pc, #16]	; (8003140 <MRT_RTC_getBackupReg+0x38>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	22ff      	movs	r2, #255	; 0xff
 8003134:	625a      	str	r2, [r3, #36]	; 0x24
	return val;
 8003136:	68fb      	ldr	r3, [r7, #12]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3710      	adds	r7, #16
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	2000bb2c 	.word	0x2000bb2c

08003144 <MRT_RTC_setBackupReg>:

// sets the backup register value for the specified state
void MRT_RTC_setBackupReg(rtc_backup_reg state, uint32_t value) {
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	4603      	mov	r3, r0
 800314c:	6039      	str	r1, [r7, #0]
 800314e:	71fb      	strb	r3, [r7, #7]
	__HAL_RTC_WRITEPROTECTION_DISABLE(&hrtc);
 8003150:	4b0a      	ldr	r3, [pc, #40]	; (800317c <MRT_RTC_setBackupReg+0x38>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	22ca      	movs	r2, #202	; 0xca
 8003156:	625a      	str	r2, [r3, #36]	; 0x24
 8003158:	4b08      	ldr	r3, [pc, #32]	; (800317c <MRT_RTC_setBackupReg+0x38>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2253      	movs	r2, #83	; 0x53
 800315e:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RTCEx_BKUPWrite(&hrtc, (uint32_t) state, value);
 8003160:	79fb      	ldrb	r3, [r7, #7]
 8003162:	683a      	ldr	r2, [r7, #0]
 8003164:	4619      	mov	r1, r3
 8003166:	4805      	ldr	r0, [pc, #20]	; (800317c <MRT_RTC_setBackupReg+0x38>)
 8003168:	f009 fb62 	bl	800c830 <HAL_RTCEx_BKUPWrite>
	__HAL_RTC_WRITEPROTECTION_ENABLE(&hrtc);
 800316c:	4b03      	ldr	r3, [pc, #12]	; (800317c <MRT_RTC_setBackupReg+0x38>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	22ff      	movs	r2, #255	; 0xff
 8003172:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003174:	bf00      	nop
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	2000bb2c 	.word	0x2000bb2c

08003180 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003184:	4b17      	ldr	r3, [pc, #92]	; (80031e4 <MX_SPI2_Init+0x64>)
 8003186:	4a18      	ldr	r2, [pc, #96]	; (80031e8 <MX_SPI2_Init+0x68>)
 8003188:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800318a:	4b16      	ldr	r3, [pc, #88]	; (80031e4 <MX_SPI2_Init+0x64>)
 800318c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003190:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003192:	4b14      	ldr	r3, [pc, #80]	; (80031e4 <MX_SPI2_Init+0x64>)
 8003194:	2200      	movs	r2, #0
 8003196:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003198:	4b12      	ldr	r3, [pc, #72]	; (80031e4 <MX_SPI2_Init+0x64>)
 800319a:	2200      	movs	r2, #0
 800319c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800319e:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031a4:	4b0f      	ldr	r3, [pc, #60]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80031aa:	4b0e      	ldr	r3, [pc, #56]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031b0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031b2:	4b0c      	ldr	r3, [pc, #48]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031b8:	4b0a      	ldr	r3, [pc, #40]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80031be:	4b09      	ldr	r3, [pc, #36]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031c4:	4b07      	ldr	r3, [pc, #28]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80031ca:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031cc:	220a      	movs	r2, #10
 80031ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80031d0:	4804      	ldr	r0, [pc, #16]	; (80031e4 <MX_SPI2_Init+0x64>)
 80031d2:	f009 fb5f 	bl	800c894 <HAL_SPI_Init>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d001      	beq.n	80031e0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80031dc:	f7ff fc54 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80031e0:	bf00      	nop
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	2000bb4c 	.word	0x2000bb4c
 80031e8:	40003800 	.word	0x40003800

080031ec <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 80031f0:	4b17      	ldr	r3, [pc, #92]	; (8003250 <MX_SPI4_Init+0x64>)
 80031f2:	4a18      	ldr	r2, [pc, #96]	; (8003254 <MX_SPI4_Init+0x68>)
 80031f4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80031f6:	4b16      	ldr	r3, [pc, #88]	; (8003250 <MX_SPI4_Init+0x64>)
 80031f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80031fc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80031fe:	4b14      	ldr	r3, [pc, #80]	; (8003250 <MX_SPI4_Init+0x64>)
 8003200:	2200      	movs	r2, #0
 8003202:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003204:	4b12      	ldr	r3, [pc, #72]	; (8003250 <MX_SPI4_Init+0x64>)
 8003206:	2200      	movs	r2, #0
 8003208:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800320a:	4b11      	ldr	r3, [pc, #68]	; (8003250 <MX_SPI4_Init+0x64>)
 800320c:	2200      	movs	r2, #0
 800320e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003210:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <MX_SPI4_Init+0x64>)
 8003212:	2200      	movs	r2, #0
 8003214:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003216:	4b0e      	ldr	r3, [pc, #56]	; (8003250 <MX_SPI4_Init+0x64>)
 8003218:	f44f 7200 	mov.w	r2, #512	; 0x200
 800321c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800321e:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <MX_SPI4_Init+0x64>)
 8003220:	2200      	movs	r2, #0
 8003222:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003224:	4b0a      	ldr	r3, [pc, #40]	; (8003250 <MX_SPI4_Init+0x64>)
 8003226:	2200      	movs	r2, #0
 8003228:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800322a:	4b09      	ldr	r3, [pc, #36]	; (8003250 <MX_SPI4_Init+0x64>)
 800322c:	2200      	movs	r2, #0
 800322e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003230:	4b07      	ldr	r3, [pc, #28]	; (8003250 <MX_SPI4_Init+0x64>)
 8003232:	2200      	movs	r2, #0
 8003234:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8003236:	4b06      	ldr	r3, [pc, #24]	; (8003250 <MX_SPI4_Init+0x64>)
 8003238:	220a      	movs	r2, #10
 800323a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800323c:	4804      	ldr	r0, [pc, #16]	; (8003250 <MX_SPI4_Init+0x64>)
 800323e:	f009 fb29 	bl	800c894 <HAL_SPI_Init>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d001      	beq.n	800324c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8003248:	f7ff fc1e 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800324c:	bf00      	nop
 800324e:	bd80      	pop	{r7, pc}
 8003250:	2000bbfc 	.word	0x2000bbfc
 8003254:	40013400 	.word	0x40013400

08003258 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 800325c:	4b17      	ldr	r3, [pc, #92]	; (80032bc <MX_SPI5_Init+0x64>)
 800325e:	4a18      	ldr	r2, [pc, #96]	; (80032c0 <MX_SPI5_Init+0x68>)
 8003260:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003262:	4b16      	ldr	r3, [pc, #88]	; (80032bc <MX_SPI5_Init+0x64>)
 8003264:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003268:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800326a:	4b14      	ldr	r3, [pc, #80]	; (80032bc <MX_SPI5_Init+0x64>)
 800326c:	2200      	movs	r2, #0
 800326e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003270:	4b12      	ldr	r3, [pc, #72]	; (80032bc <MX_SPI5_Init+0x64>)
 8003272:	2200      	movs	r2, #0
 8003274:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003276:	4b11      	ldr	r3, [pc, #68]	; (80032bc <MX_SPI5_Init+0x64>)
 8003278:	2200      	movs	r2, #0
 800327a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800327c:	4b0f      	ldr	r3, [pc, #60]	; (80032bc <MX_SPI5_Init+0x64>)
 800327e:	2200      	movs	r2, #0
 8003280:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8003282:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <MX_SPI5_Init+0x64>)
 8003284:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003288:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800328a:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <MX_SPI5_Init+0x64>)
 800328c:	2200      	movs	r2, #0
 800328e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003290:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <MX_SPI5_Init+0x64>)
 8003292:	2200      	movs	r2, #0
 8003294:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003296:	4b09      	ldr	r3, [pc, #36]	; (80032bc <MX_SPI5_Init+0x64>)
 8003298:	2200      	movs	r2, #0
 800329a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800329c:	4b07      	ldr	r3, [pc, #28]	; (80032bc <MX_SPI5_Init+0x64>)
 800329e:	2200      	movs	r2, #0
 80032a0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 80032a2:	4b06      	ldr	r3, [pc, #24]	; (80032bc <MX_SPI5_Init+0x64>)
 80032a4:	220a      	movs	r2, #10
 80032a6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 80032a8:	4804      	ldr	r0, [pc, #16]	; (80032bc <MX_SPI5_Init+0x64>)
 80032aa:	f009 faf3 	bl	800c894 <HAL_SPI_Init>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d001      	beq.n	80032b8 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 80032b4:	f7ff fbe8 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 80032b8:	bf00      	nop
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	2000bba4 	.word	0x2000bba4
 80032c0:	40015000 	.word	0x40015000

080032c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b08e      	sub	sp, #56	; 0x38
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a4c      	ldr	r2, [pc, #304]	; (8003414 <HAL_SPI_MspInit+0x150>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d12d      	bne.n	8003342 <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032e6:	2300      	movs	r3, #0
 80032e8:	623b      	str	r3, [r7, #32]
 80032ea:	4b4b      	ldr	r3, [pc, #300]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	4a4a      	ldr	r2, [pc, #296]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80032f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032f4:	6413      	str	r3, [r2, #64]	; 0x40
 80032f6:	4b48      	ldr	r3, [pc, #288]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032fe:	623b      	str	r3, [r7, #32]
 8003300:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003302:	2300      	movs	r3, #0
 8003304:	61fb      	str	r3, [r7, #28]
 8003306:	4b44      	ldr	r3, [pc, #272]	; (8003418 <HAL_SPI_MspInit+0x154>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	4a43      	ldr	r2, [pc, #268]	; (8003418 <HAL_SPI_MspInit+0x154>)
 800330c:	f043 0302 	orr.w	r3, r3, #2
 8003310:	6313      	str	r3, [r2, #48]	; 0x30
 8003312:	4b41      	ldr	r3, [pc, #260]	; (8003418 <HAL_SPI_MspInit+0x154>)
 8003314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	61fb      	str	r3, [r7, #28]
 800331c:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800331e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003322:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003324:	2302      	movs	r3, #2
 8003326:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003328:	2300      	movs	r3, #0
 800332a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800332c:	2303      	movs	r3, #3
 800332e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003330:	2305      	movs	r3, #5
 8003332:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003334:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003338:	4619      	mov	r1, r3
 800333a:	4838      	ldr	r0, [pc, #224]	; (800341c <HAL_SPI_MspInit+0x158>)
 800333c:	f006 fae4 	bl	8009908 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003340:	e064      	b.n	800340c <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI4)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a36      	ldr	r2, [pc, #216]	; (8003420 <HAL_SPI_MspInit+0x15c>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d12d      	bne.n	80033a8 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800334c:	2300      	movs	r3, #0
 800334e:	61bb      	str	r3, [r7, #24]
 8003350:	4b31      	ldr	r3, [pc, #196]	; (8003418 <HAL_SPI_MspInit+0x154>)
 8003352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003354:	4a30      	ldr	r2, [pc, #192]	; (8003418 <HAL_SPI_MspInit+0x154>)
 8003356:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800335a:	6453      	str	r3, [r2, #68]	; 0x44
 800335c:	4b2e      	ldr	r3, [pc, #184]	; (8003418 <HAL_SPI_MspInit+0x154>)
 800335e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003360:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003364:	61bb      	str	r3, [r7, #24]
 8003366:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003368:	2300      	movs	r3, #0
 800336a:	617b      	str	r3, [r7, #20]
 800336c:	4b2a      	ldr	r3, [pc, #168]	; (8003418 <HAL_SPI_MspInit+0x154>)
 800336e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003370:	4a29      	ldr	r2, [pc, #164]	; (8003418 <HAL_SPI_MspInit+0x154>)
 8003372:	f043 0310 	orr.w	r3, r3, #16
 8003376:	6313      	str	r3, [r2, #48]	; 0x30
 8003378:	4b27      	ldr	r3, [pc, #156]	; (8003418 <HAL_SPI_MspInit+0x154>)
 800337a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8003384:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003388:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800338a:	2302      	movs	r3, #2
 800338c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338e:	2300      	movs	r3, #0
 8003390:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003392:	2303      	movs	r3, #3
 8003394:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003396:	2305      	movs	r3, #5
 8003398:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800339a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800339e:	4619      	mov	r1, r3
 80033a0:	4820      	ldr	r0, [pc, #128]	; (8003424 <HAL_SPI_MspInit+0x160>)
 80033a2:	f006 fab1 	bl	8009908 <HAL_GPIO_Init>
}
 80033a6:	e031      	b.n	800340c <HAL_SPI_MspInit+0x148>
  else if(spiHandle->Instance==SPI5)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a1e      	ldr	r2, [pc, #120]	; (8003428 <HAL_SPI_MspInit+0x164>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d12c      	bne.n	800340c <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	613b      	str	r3, [r7, #16]
 80033b6:	4b18      	ldr	r3, [pc, #96]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ba:	4a17      	ldr	r2, [pc, #92]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80033bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033c0:	6453      	str	r3, [r2, #68]	; 0x44
 80033c2:	4b15      	ldr	r3, [pc, #84]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ca:	613b      	str	r3, [r7, #16]
 80033cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80033ce:	2300      	movs	r3, #0
 80033d0:	60fb      	str	r3, [r7, #12]
 80033d2:	4b11      	ldr	r3, [pc, #68]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	4a10      	ldr	r2, [pc, #64]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80033d8:	f043 0320 	orr.w	r3, r3, #32
 80033dc:	6313      	str	r3, [r2, #48]	; 0x30
 80033de:	4b0e      	ldr	r3, [pc, #56]	; (8003418 <HAL_SPI_MspInit+0x154>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e2:	f003 0320 	and.w	r3, r3, #32
 80033e6:	60fb      	str	r3, [r7, #12]
 80033e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80033ea:	f44f 7360 	mov.w	r3, #896	; 0x380
 80033ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f0:	2302      	movs	r3, #2
 80033f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033f4:	2301      	movs	r3, #1
 80033f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033f8:	2303      	movs	r3, #3
 80033fa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80033fc:	2305      	movs	r3, #5
 80033fe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003404:	4619      	mov	r1, r3
 8003406:	4809      	ldr	r0, [pc, #36]	; (800342c <HAL_SPI_MspInit+0x168>)
 8003408:	f006 fa7e 	bl	8009908 <HAL_GPIO_Init>
}
 800340c:	bf00      	nop
 800340e:	3738      	adds	r7, #56	; 0x38
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	40003800 	.word	0x40003800
 8003418:	40023800 	.word	0x40023800
 800341c:	40020400 	.word	0x40020400
 8003420:	40013400 	.word	0x40013400
 8003424:	40021000 	.word	0x40021000
 8003428:	40015000 	.word	0x40015000
 800342c:	40021400 	.word	0x40021400

08003430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003436:	2300      	movs	r3, #0
 8003438:	607b      	str	r3, [r7, #4]
 800343a:	4b1b      	ldr	r3, [pc, #108]	; (80034a8 <HAL_MspInit+0x78>)
 800343c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800343e:	4a1a      	ldr	r2, [pc, #104]	; (80034a8 <HAL_MspInit+0x78>)
 8003440:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003444:	6453      	str	r3, [r2, #68]	; 0x44
 8003446:	4b18      	ldr	r3, [pc, #96]	; (80034a8 <HAL_MspInit+0x78>)
 8003448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800344e:	607b      	str	r3, [r7, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	603b      	str	r3, [r7, #0]
 8003456:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <HAL_MspInit+0x78>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	4a13      	ldr	r2, [pc, #76]	; (80034a8 <HAL_MspInit+0x78>)
 800345c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003460:	6413      	str	r3, [r2, #64]	; 0x40
 8003462:	4b11      	ldr	r3, [pc, #68]	; (80034a8 <HAL_MspInit+0x78>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 5, 0);
 800346e:	2200      	movs	r2, #0
 8003470:	2105      	movs	r1, #5
 8003472:	f06f 0009 	mvn.w	r0, #9
 8003476:	f006 fa0f 	bl	8009898 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 15, 0);
 800347a:	2200      	movs	r2, #0
 800347c:	210f      	movs	r1, #15
 800347e:	f06f 0004 	mvn.w	r0, #4
 8003482:	f006 fa09 	bl	8009898 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 5, 0);
 8003486:	2200      	movs	r2, #0
 8003488:	2105      	movs	r1, #5
 800348a:	f06f 0003 	mvn.w	r0, #3
 800348e:	f006 fa03 	bl	8009898 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003492:	2200      	movs	r2, #0
 8003494:	210f      	movs	r1, #15
 8003496:	f06f 0001 	mvn.w	r0, #1
 800349a:	f006 f9fd 	bl	8009898 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	40023800 	.word	0x40023800

080034ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b08c      	sub	sp, #48	; 0x30
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80034b4:	2300      	movs	r3, #0
 80034b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80034b8:	2300      	movs	r3, #0
 80034ba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80034bc:	2200      	movs	r2, #0
 80034be:	6879      	ldr	r1, [r7, #4]
 80034c0:	2036      	movs	r0, #54	; 0x36
 80034c2:	f006 f9e9 	bl	8009898 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80034c6:	2036      	movs	r0, #54	; 0x36
 80034c8:	f006 fa02 	bl	80098d0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80034cc:	2300      	movs	r3, #0
 80034ce:	60fb      	str	r3, [r7, #12]
 80034d0:	4b1f      	ldr	r3, [pc, #124]	; (8003550 <HAL_InitTick+0xa4>)
 80034d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d4:	4a1e      	ldr	r2, [pc, #120]	; (8003550 <HAL_InitTick+0xa4>)
 80034d6:	f043 0310 	orr.w	r3, r3, #16
 80034da:	6413      	str	r3, [r2, #64]	; 0x40
 80034dc:	4b1c      	ldr	r3, [pc, #112]	; (8003550 <HAL_InitTick+0xa4>)
 80034de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e0:	f003 0310 	and.w	r3, r3, #16
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80034e8:	f107 0210 	add.w	r2, r7, #16
 80034ec:	f107 0314 	add.w	r3, r7, #20
 80034f0:	4611      	mov	r1, r2
 80034f2:	4618      	mov	r0, r3
 80034f4:	f008 f9c0 	bl	800b878 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80034f8:	f008 f996 	bl	800b828 <HAL_RCC_GetPCLK1Freq>
 80034fc:	4603      	mov	r3, r0
 80034fe:	005b      	lsls	r3, r3, #1
 8003500:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003504:	4a13      	ldr	r2, [pc, #76]	; (8003554 <HAL_InitTick+0xa8>)
 8003506:	fba2 2303 	umull	r2, r3, r2, r3
 800350a:	0c9b      	lsrs	r3, r3, #18
 800350c:	3b01      	subs	r3, #1
 800350e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003510:	4b11      	ldr	r3, [pc, #68]	; (8003558 <HAL_InitTick+0xac>)
 8003512:	4a12      	ldr	r2, [pc, #72]	; (800355c <HAL_InitTick+0xb0>)
 8003514:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003516:	4b10      	ldr	r3, [pc, #64]	; (8003558 <HAL_InitTick+0xac>)
 8003518:	f240 32e7 	movw	r2, #999	; 0x3e7
 800351c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800351e:	4a0e      	ldr	r2, [pc, #56]	; (8003558 <HAL_InitTick+0xac>)
 8003520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003522:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003524:	4b0c      	ldr	r3, [pc, #48]	; (8003558 <HAL_InitTick+0xac>)
 8003526:	2200      	movs	r2, #0
 8003528:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800352a:	4b0b      	ldr	r3, [pc, #44]	; (8003558 <HAL_InitTick+0xac>)
 800352c:	2200      	movs	r2, #0
 800352e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003530:	4809      	ldr	r0, [pc, #36]	; (8003558 <HAL_InitTick+0xac>)
 8003532:	f009 ff57 	bl	800d3e4 <HAL_TIM_Base_Init>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d104      	bne.n	8003546 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800353c:	4806      	ldr	r0, [pc, #24]	; (8003558 <HAL_InitTick+0xac>)
 800353e:	f009 ffa1 	bl	800d484 <HAL_TIM_Base_Start_IT>
 8003542:	4603      	mov	r3, r0
 8003544:	e000      	b.n	8003548 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
}
 8003548:	4618      	mov	r0, r3
 800354a:	3730      	adds	r7, #48	; 0x30
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	40023800 	.word	0x40023800
 8003554:	431bde83 	.word	0x431bde83
 8003558:	2000bc54 	.word	0x2000bc54
 800355c:	40001000 	.word	0x40001000

08003560 <HAL_SuspendTick>:
  * @note   Disable the tick increment by disabling TIM6 update interrupt.
  * @param  None
  * @retval None
  */
void HAL_SuspendTick(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* Disable TIM6 update Interrupt */
  __HAL_TIM_DISABLE_IT(&htim6, TIM_IT_UPDATE);
 8003564:	4b06      	ldr	r3, [pc, #24]	; (8003580 <HAL_SuspendTick+0x20>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	4b05      	ldr	r3, [pc, #20]	; (8003580 <HAL_SuspendTick+0x20>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f022 0201 	bic.w	r2, r2, #1
 8003572:	60da      	str	r2, [r3, #12]
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	2000bc54 	.word	0x2000bc54

08003584 <__NVIC_SystemReset>:
{
 8003584:	b480      	push	{r7}
 8003586:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003588:	f3bf 8f4f 	dsb	sy
}
 800358c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800358e:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <__NVIC_SystemReset+0x24>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003596:	4904      	ldr	r1, [pc, #16]	; (80035a8 <__NVIC_SystemReset+0x24>)
 8003598:	4b04      	ldr	r3, [pc, #16]	; (80035ac <__NVIC_SystemReset+0x28>)
 800359a:	4313      	orrs	r3, r2
 800359c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800359e:	f3bf 8f4f 	dsb	sy
}
 80035a2:	bf00      	nop
    __NOP();
 80035a4:	bf00      	nop
 80035a6:	e7fd      	b.n	80035a4 <__NVIC_SystemReset+0x20>
 80035a8:	e000ed00 	.word	0xe000ed00
 80035ac:	05fa0004 	.word	0x05fa0004

080035b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035b0:	b480      	push	{r7}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80035b4:	e7fe      	b.n	80035b4 <NMI_Handler+0x4>
	...

080035b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

	println((char*) "Hardfault: Going into standByMode and waiting for IWDG reset");
 80035bc:	4804      	ldr	r0, [pc, #16]	; (80035d0 <HardFault_Handler+0x18>)
 80035be:	f7fd fd35 	bl	800102c <println>
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80035c2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80035c6:	f007 fc57 	bl	800ae78 <HAL_PWR_EnableWakeUpPin>
	HAL_PWR_EnterSTANDBYMode();
 80035ca:	f007 fc7b 	bl	800aec4 <HAL_PWR_EnterSTANDBYMode>

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80035ce:	e7fe      	b.n	80035ce <HardFault_Handler+0x16>
 80035d0:	0801c7f4 	.word	0x0801c7f4

080035d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035d8:	e7fe      	b.n	80035d8 <MemManage_Handler+0x4>

080035da <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035da:	b480      	push	{r7}
 80035dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035de:	e7fe      	b.n	80035de <BusFault_Handler+0x4>

080035e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035e4:	e7fe      	b.n	80035e4 <UsageFault_Handler+0x4>

080035e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035e6:	b480      	push	{r7}
 80035e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035ea:	bf00      	nop
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <RTC_WKUP_IRQHandler+0x10>)
 80035fa:	f009 f8f5 	bl	800c7e8 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	2000bb2c 	.word	0x2000bb2c

08003608 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800360c:	2001      	movs	r0, #1
 800360e:	f006 fb59 	bl	8009cc4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003612:	bf00      	nop
 8003614:	bd80      	pop	{r7, pc}
	...

08003618 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800361c:	4802      	ldr	r0, [pc, #8]	; (8003628 <TIM6_DAC_IRQHandler+0x10>)
 800361e:	f00a f933 	bl	800d888 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	2000bc54 	.word	0x2000bc54

0800362c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800362c:	b480      	push	{r7}
 800362e:	b083      	sub	sp, #12
 8003630:	af00      	add	r7, sp, #0
 8003632:	4603      	mov	r3, r0
 8003634:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == IN_Button_Pin){
 8003636:	88fb      	ldrh	r3, [r7, #6]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d102      	bne.n	8003642 <HAL_GPIO_EXTI_Callback+0x16>
		//Manual reset from external button
		restart_flag = 1;
 800363c:	4b04      	ldr	r3, [pc, #16]	; (8003650 <HAL_GPIO_EXTI_Callback+0x24>)
 800363e:	2201      	movs	r2, #1
 8003640:	701a      	strb	r2, [r3, #0]
	}
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	2000037e 	.word	0x2000037e

08003654 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003658:	4802      	ldr	r0, [pc, #8]	; (8003664 <RTC_Alarm_IRQHandler+0x10>)
 800365a:	f008 fed7 	bl	800c40c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	2000bb2c 	.word	0x2000bb2c

08003668 <HAL_RTC_AlarmAEventCallback>:


void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
	println("\r\nAlarmA");
 8003670:	4804      	ldr	r0, [pc, #16]	; (8003684 <HAL_RTC_AlarmAEventCallback+0x1c>)
 8003672:	f7fd fcdb 	bl	800102c <println>
	flagA = 1;
 8003676:	4b04      	ldr	r3, [pc, #16]	; (8003688 <HAL_RTC_AlarmAEventCallback+0x20>)
 8003678:	2201      	movs	r2, #1
 800367a:	701a      	strb	r2, [r3, #0]
	return;
 800367c:	bf00      	nop
}
 800367e:	3708      	adds	r7, #8
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}
 8003684:	0801c834 	.word	0x0801c834
 8003688:	2000037c 	.word	0x2000037c

0800368c <HAL_RTCEx_AlarmBEventCallback>:


void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc){
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
	println("\r\nAlarmB");
 8003694:	4804      	ldr	r0, [pc, #16]	; (80036a8 <HAL_RTCEx_AlarmBEventCallback+0x1c>)
 8003696:	f7fd fcc9 	bl	800102c <println>
	flagB = 1;
 800369a:	4b04      	ldr	r3, [pc, #16]	; (80036ac <HAL_RTCEx_AlarmBEventCallback+0x20>)
 800369c:	2201      	movs	r2, #1
 800369e:	701a      	strb	r2, [r3, #0]
	return;
 80036a0:	bf00      	nop
}
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}
 80036a8:	0801c840 	.word	0x0801c840
 80036ac:	2000037d 	.word	0x2000037d

080036b0 <HAL_RTCEx_WakeUpTimerEventCallback>:


void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc){
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
	return;
 80036b8:	bf00      	nop
}
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <MRT_resetFromStart>:



void MRT_resetFromStart(void){
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0

	//Clear memory
	MRT_clearExternalFlash();
 80036c8:	f000 fbfa 	bl	8003ec0 <MRT_clearExternalFlash>
	MRT_RTC_clearBackupRegs();
 80036cc:	f7ff fcf8 	bl	80030c0 <MRT_RTC_clearBackupRegs>
	#if IRIDIUM_
	MRT_Iridium_Deinit();
	#endif

	//Reset function
	NVIC_SystemReset();
 80036d0:	f7ff ff58 	bl	8003584 <__NVIC_SystemReset>

080036d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80036d8:	4b06      	ldr	r3, [pc, #24]	; (80036f4 <SystemInit+0x20>)
 80036da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036de:	4a05      	ldr	r2, [pc, #20]	; (80036f4 <SystemInit+0x20>)
 80036e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80036e8:	bf00      	nop
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b08e      	sub	sp, #56	; 0x38
 80036fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80036fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003702:	2200      	movs	r2, #0
 8003704:	601a      	str	r2, [r3, #0]
 8003706:	605a      	str	r2, [r3, #4]
 8003708:	609a      	str	r2, [r3, #8]
 800370a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800370c:	f107 0320 	add.w	r3, r7, #32
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003716:	1d3b      	adds	r3, r7, #4
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	605a      	str	r2, [r3, #4]
 800371e:	609a      	str	r2, [r3, #8]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	611a      	str	r2, [r3, #16]
 8003724:	615a      	str	r2, [r3, #20]
 8003726:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003728:	4b2d      	ldr	r3, [pc, #180]	; (80037e0 <MX_TIM2_Init+0xe8>)
 800372a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800372e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8003730:	4b2b      	ldr	r3, [pc, #172]	; (80037e0 <MX_TIM2_Init+0xe8>)
 8003732:	2259      	movs	r2, #89	; 0x59
 8003734:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003736:	4b2a      	ldr	r3, [pc, #168]	; (80037e0 <MX_TIM2_Init+0xe8>)
 8003738:	2200      	movs	r2, #0
 800373a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 800373c:	4b28      	ldr	r3, [pc, #160]	; (80037e0 <MX_TIM2_Init+0xe8>)
 800373e:	f240 128f 	movw	r2, #399	; 0x18f
 8003742:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003744:	4b26      	ldr	r3, [pc, #152]	; (80037e0 <MX_TIM2_Init+0xe8>)
 8003746:	2200      	movs	r2, #0
 8003748:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800374a:	4b25      	ldr	r3, [pc, #148]	; (80037e0 <MX_TIM2_Init+0xe8>)
 800374c:	2200      	movs	r2, #0
 800374e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003750:	4823      	ldr	r0, [pc, #140]	; (80037e0 <MX_TIM2_Init+0xe8>)
 8003752:	f009 fe47 	bl	800d3e4 <HAL_TIM_Base_Init>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800375c:	f7ff f994 	bl	8002a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003760:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003764:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003766:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800376a:	4619      	mov	r1, r3
 800376c:	481c      	ldr	r0, [pc, #112]	; (80037e0 <MX_TIM2_Init+0xe8>)
 800376e:	f00a fa55 	bl	800dc1c <HAL_TIM_ConfigClockSource>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d001      	beq.n	800377c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003778:	f7ff f986 	bl	8002a88 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800377c:	4818      	ldr	r0, [pc, #96]	; (80037e0 <MX_TIM2_Init+0xe8>)
 800377e:	f009 fef1 	bl	800d564 <HAL_TIM_PWM_Init>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d001      	beq.n	800378c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003788:	f7ff f97e 	bl	8002a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800378c:	2320      	movs	r3, #32
 800378e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003790:	2300      	movs	r3, #0
 8003792:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003794:	f107 0320 	add.w	r3, r7, #32
 8003798:	4619      	mov	r1, r3
 800379a:	4811      	ldr	r0, [pc, #68]	; (80037e0 <MX_TIM2_Init+0xe8>)
 800379c:	f00a fe3e 	bl	800e41c <HAL_TIMEx_MasterConfigSynchronization>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80037a6:	f7ff f96f 	bl	8002a88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037aa:	2360      	movs	r3, #96	; 0x60
 80037ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 80037ae:	2364      	movs	r3, #100	; 0x64
 80037b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037b6:	2300      	movs	r3, #0
 80037b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80037ba:	1d3b      	adds	r3, r7, #4
 80037bc:	2208      	movs	r2, #8
 80037be:	4619      	mov	r1, r3
 80037c0:	4807      	ldr	r0, [pc, #28]	; (80037e0 <MX_TIM2_Init+0xe8>)
 80037c2:	f00a f969 	bl	800da98 <HAL_TIM_PWM_ConfigChannel>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80037cc:	f7ff f95c 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80037d0:	4803      	ldr	r0, [pc, #12]	; (80037e0 <MX_TIM2_Init+0xe8>)
 80037d2:	f000 f827 	bl	8003824 <HAL_TIM_MspPostInit>

}
 80037d6:	bf00      	nop
 80037d8:	3738      	adds	r7, #56	; 0x38
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	2000bc9c 	.word	0x2000bc9c

080037e4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f4:	d10d      	bne.n	8003812 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80037f6:	2300      	movs	r3, #0
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <HAL_TIM_Base_MspInit+0x3c>)
 80037fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fe:	4a08      	ldr	r2, [pc, #32]	; (8003820 <HAL_TIM_Base_MspInit+0x3c>)
 8003800:	f043 0301 	orr.w	r3, r3, #1
 8003804:	6413      	str	r3, [r2, #64]	; 0x40
 8003806:	4b06      	ldr	r3, [pc, #24]	; (8003820 <HAL_TIM_Base_MspInit+0x3c>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003812:	bf00      	nop
 8003814:	3714      	adds	r7, #20
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800

08003824 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800382c:	f107 030c 	add.w	r3, r7, #12
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	605a      	str	r2, [r3, #4]
 8003836:	609a      	str	r2, [r3, #8]
 8003838:	60da      	str	r2, [r3, #12]
 800383a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003844:	d11d      	bne.n	8003882 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003846:	2300      	movs	r3, #0
 8003848:	60bb      	str	r3, [r7, #8]
 800384a:	4b10      	ldr	r3, [pc, #64]	; (800388c <HAL_TIM_MspPostInit+0x68>)
 800384c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384e:	4a0f      	ldr	r2, [pc, #60]	; (800388c <HAL_TIM_MspPostInit+0x68>)
 8003850:	f043 0301 	orr.w	r3, r3, #1
 8003854:	6313      	str	r3, [r2, #48]	; 0x30
 8003856:	4b0d      	ldr	r3, [pc, #52]	; (800388c <HAL_TIM_MspPostInit+0x68>)
 8003858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	60bb      	str	r3, [r7, #8]
 8003860:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8003862:	2304      	movs	r3, #4
 8003864:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003866:	2302      	movs	r3, #2
 8003868:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386a:	2300      	movs	r3, #0
 800386c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800386e:	2300      	movs	r3, #0
 8003870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003872:	2301      	movs	r3, #1
 8003874:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8003876:	f107 030c 	add.w	r3, r7, #12
 800387a:	4619      	mov	r1, r3
 800387c:	4804      	ldr	r0, [pc, #16]	; (8003890 <HAL_TIM_MspPostInit+0x6c>)
 800387e:	f006 f843 	bl	8009908 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003882:	bf00      	nop
 8003884:	3720      	adds	r7, #32
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	40023800 	.word	0x40023800
 8003890:	40020000 	.word	0x40020000

08003894 <MX_UART8_Init>:
UART_HandleTypeDef huart3;
UART_HandleTypeDef huart6;

/* UART8 init function */
void MX_UART8_Init(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8003898:	4b11      	ldr	r3, [pc, #68]	; (80038e0 <MX_UART8_Init+0x4c>)
 800389a:	4a12      	ldr	r2, [pc, #72]	; (80038e4 <MX_UART8_Init+0x50>)
 800389c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800389e:	4b10      	ldr	r3, [pc, #64]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80038a4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80038a6:	4b0e      	ldr	r3, [pc, #56]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80038ac:	4b0c      	ldr	r3, [pc, #48]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80038b2:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80038b8:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038ba:	220c      	movs	r2, #12
 80038bc:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80038be:	4b08      	ldr	r3, [pc, #32]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038c0:	2200      	movs	r2, #0
 80038c2:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80038c4:	4b06      	ldr	r3, [pc, #24]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80038ca:	4805      	ldr	r0, [pc, #20]	; (80038e0 <MX_UART8_Init+0x4c>)
 80038cc:	f00a fe36 	bl	800e53c <HAL_UART_Init>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <MX_UART8_Init+0x46>
  {
    Error_Handler();
 80038d6:	f7ff f8d7 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80038da:	bf00      	nop
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	2000bd28 	.word	0x2000bd28
 80038e4:	40007c00 	.word	0x40007c00

080038e8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80038ec:	4b11      	ldr	r3, [pc, #68]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 80038ee:	4a12      	ldr	r2, [pc, #72]	; (8003938 <MX_USART3_UART_Init+0x50>)
 80038f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80038f2:	4b10      	ldr	r3, [pc, #64]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 80038f4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80038f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80038fa:	4b0e      	ldr	r3, [pc, #56]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003900:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 8003902:	2200      	movs	r2, #0
 8003904:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003906:	4b0b      	ldr	r3, [pc, #44]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 8003908:	2200      	movs	r2, #0
 800390a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800390c:	4b09      	ldr	r3, [pc, #36]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 800390e:	220c      	movs	r2, #12
 8003910:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003912:	4b08      	ldr	r3, [pc, #32]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 8003914:	2200      	movs	r2, #0
 8003916:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003918:	4b06      	ldr	r3, [pc, #24]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 800391a:	2200      	movs	r2, #0
 800391c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800391e:	4805      	ldr	r0, [pc, #20]	; (8003934 <MX_USART3_UART_Init+0x4c>)
 8003920:	f00a fe0c 	bl	800e53c <HAL_UART_Init>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800392a:	f7ff f8ad 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800392e:	bf00      	nop
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	2000bce4 	.word	0x2000bce4
 8003938:	40004800 	.word	0x40004800

0800393c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003940:	4b11      	ldr	r3, [pc, #68]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003942:	4a12      	ldr	r2, [pc, #72]	; (800398c <MX_USART6_UART_Init+0x50>)
 8003944:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8003946:	4b10      	ldr	r3, [pc, #64]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003948:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800394c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800394e:	4b0e      	ldr	r3, [pc, #56]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003950:	2200      	movs	r2, #0
 8003952:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003954:	4b0c      	ldr	r3, [pc, #48]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003956:	2200      	movs	r2, #0
 8003958:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 800395c:	2200      	movs	r2, #0
 800395e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003960:	4b09      	ldr	r3, [pc, #36]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003962:	220c      	movs	r2, #12
 8003964:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003966:	4b08      	ldr	r3, [pc, #32]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003968:	2200      	movs	r2, #0
 800396a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800396c:	4b06      	ldr	r3, [pc, #24]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 800396e:	2200      	movs	r2, #0
 8003970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003972:	4805      	ldr	r0, [pc, #20]	; (8003988 <MX_USART6_UART_Init+0x4c>)
 8003974:	f00a fde2 	bl	800e53c <HAL_UART_Init>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800397e:	f7ff f883 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8003982:	bf00      	nop
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	2000bd6c 	.word	0x2000bd6c
 800398c:	40011400 	.word	0x40011400

08003990 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b08e      	sub	sp, #56	; 0x38
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART8)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a4b      	ldr	r2, [pc, #300]	; (8003adc <HAL_UART_MspInit+0x14c>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d12c      	bne.n	8003a0c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* UART8 clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 80039b2:	2300      	movs	r3, #0
 80039b4:	623b      	str	r3, [r7, #32]
 80039b6:	4b4a      	ldr	r3, [pc, #296]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 80039b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ba:	4a49      	ldr	r2, [pc, #292]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 80039bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039c0:	6413      	str	r3, [r2, #64]	; 0x40
 80039c2:	4b47      	ldr	r3, [pc, #284]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 80039c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80039ca:	623b      	str	r3, [r7, #32]
 80039cc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80039ce:	2300      	movs	r3, #0
 80039d0:	61fb      	str	r3, [r7, #28]
 80039d2:	4b43      	ldr	r3, [pc, #268]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 80039d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d6:	4a42      	ldr	r2, [pc, #264]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 80039d8:	f043 0310 	orr.w	r3, r3, #16
 80039dc:	6313      	str	r3, [r2, #48]	; 0x30
 80039de:	4b40      	ldr	r3, [pc, #256]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 80039e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e2:	f003 0310 	and.w	r3, r3, #16
 80039e6:	61fb      	str	r3, [r7, #28]
 80039e8:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 80039ea:	2303      	movs	r3, #3
 80039ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ee:	2302      	movs	r3, #2
 80039f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039f6:	2303      	movs	r3, #3
 80039f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80039fa:	2308      	movs	r3, #8
 80039fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80039fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a02:	4619      	mov	r1, r3
 8003a04:	4837      	ldr	r0, [pc, #220]	; (8003ae4 <HAL_UART_MspInit+0x154>)
 8003a06:	f005 ff7f 	bl	8009908 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003a0a:	e063      	b.n	8003ad4 <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART3)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a35      	ldr	r2, [pc, #212]	; (8003ae8 <HAL_UART_MspInit+0x158>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d12d      	bne.n	8003a72 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
 8003a1a:	4b31      	ldr	r3, [pc, #196]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	4a30      	ldr	r2, [pc, #192]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a24:	6413      	str	r3, [r2, #64]	; 0x40
 8003a26:	4b2e      	ldr	r3, [pc, #184]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a2e:	61bb      	str	r3, [r7, #24]
 8003a30:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a32:	2300      	movs	r3, #0
 8003a34:	617b      	str	r3, [r7, #20]
 8003a36:	4b2a      	ldr	r3, [pc, #168]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a3a:	4a29      	ldr	r2, [pc, #164]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a3c:	f043 0308 	orr.w	r3, r3, #8
 8003a40:	6313      	str	r3, [r2, #48]	; 0x30
 8003a42:	4b27      	ldr	r3, [pc, #156]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8003a4e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a54:	2302      	movs	r3, #2
 8003a56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003a60:	2307      	movs	r3, #7
 8003a62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4820      	ldr	r0, [pc, #128]	; (8003aec <HAL_UART_MspInit+0x15c>)
 8003a6c:	f005 ff4c 	bl	8009908 <HAL_GPIO_Init>
}
 8003a70:	e030      	b.n	8003ad4 <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART6)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a1e      	ldr	r2, [pc, #120]	; (8003af0 <HAL_UART_MspInit+0x160>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d12b      	bne.n	8003ad4 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	613b      	str	r3, [r7, #16]
 8003a80:	4b17      	ldr	r3, [pc, #92]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a84:	4a16      	ldr	r2, [pc, #88]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a86:	f043 0320 	orr.w	r3, r3, #32
 8003a8a:	6453      	str	r3, [r2, #68]	; 0x44
 8003a8c:	4b14      	ldr	r3, [pc, #80]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	613b      	str	r3, [r7, #16]
 8003a96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a98:	2300      	movs	r3, #0
 8003a9a:	60fb      	str	r3, [r7, #12]
 8003a9c:	4b10      	ldr	r3, [pc, #64]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa0:	4a0f      	ldr	r2, [pc, #60]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003aa2:	f043 0304 	orr.w	r3, r3, #4
 8003aa6:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa8:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <HAL_UART_MspInit+0x150>)
 8003aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	60fb      	str	r3, [r7, #12]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8003ab4:	23c0      	movs	r3, #192	; 0xc0
 8003ab6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab8:	2302      	movs	r3, #2
 8003aba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003abc:	2300      	movs	r3, #0
 8003abe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003ac4:	2308      	movs	r3, #8
 8003ac6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ac8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003acc:	4619      	mov	r1, r3
 8003ace:	4809      	ldr	r0, [pc, #36]	; (8003af4 <HAL_UART_MspInit+0x164>)
 8003ad0:	f005 ff1a 	bl	8009908 <HAL_GPIO_Init>
}
 8003ad4:	bf00      	nop
 8003ad6:	3738      	adds	r7, #56	; 0x38
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40007c00 	.word	0x40007c00
 8003ae0:	40023800 	.word	0x40023800
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	40004800 	.word	0x40004800
 8003aec:	40020c00 	.word	0x40020c00
 8003af0:	40011400 	.word	0x40011400
 8003af4:	40020800 	.word	0x40020800

08003af8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003af8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b30 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003afc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003afe:	e003      	b.n	8003b08 <LoopCopyDataInit>

08003b00 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b00:	4b0c      	ldr	r3, [pc, #48]	; (8003b34 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b02:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b04:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b06:	3104      	adds	r1, #4

08003b08 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b08:	480b      	ldr	r0, [pc, #44]	; (8003b38 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b0a:	4b0c      	ldr	r3, [pc, #48]	; (8003b3c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b0c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b0e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b10:	d3f6      	bcc.n	8003b00 <CopyDataInit>
  ldr  r2, =_sbss
 8003b12:	4a0b      	ldr	r2, [pc, #44]	; (8003b40 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b14:	e002      	b.n	8003b1c <LoopFillZerobss>

08003b16 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b16:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b18:	f842 3b04 	str.w	r3, [r2], #4

08003b1c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b1c:	4b09      	ldr	r3, [pc, #36]	; (8003b44 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b1e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b20:	d3f9      	bcc.n	8003b16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003b22:	f7ff fdd7 	bl	80036d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b26:	f013 fad9 	bl	80170dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b2a:	f7fe fdbb 	bl	80026a4 <main>
  bx  lr    
 8003b2e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003b30:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003b34:	0801dbbc 	.word	0x0801dbbc
  ldr  r0, =_sdata
 8003b38:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b3c:	200002cc 	.word	0x200002cc
  ldr  r2, =_sbss
 8003b40:	200002cc 	.word	0x200002cc
  ldr  r3, = _ebss
 8003b44:	2000d0cc 	.word	0x2000d0cc

08003b48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b48:	e7fe      	b.n	8003b48 <ADC_IRQHandler>
 8003b4a:	0000      	movs	r0, r0
 8003b4c:	0000      	movs	r0, r0
	...

08003b50 <MRT_getAltitude>:

/*
 * Gets the altitude using temperature, pressure and sea-level pressure
 *https://www.mide.com/air-pressure-at-altitude-calculator
 */
float MRT_getAltitude(float pressure){
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	ed87 0a01 	vstr	s0, [r7, #4]
	return BASE_HEIGHT+(SEA_LEVEL_TEMPERATURE/-0.0065)*(pow(pressure/SEA_LEVEL_PRESSURE,0.190263236)-1); //(-R*-0.0065/(go*M)) = 0.190263236
 8003b5a:	edd7 7a01 	vldr	s15, [r7, #4]
 8003b5e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8003be0 <MRT_getAltitude+0x90>
 8003b62:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003b66:	ee16 0a90 	vmov	r0, s13
 8003b6a:	f7fc fd0d 	bl	8000588 <__aeabi_f2d>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	460b      	mov	r3, r1
 8003b72:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8003bd0 <MRT_getAltitude+0x80>
 8003b76:	ec43 2b10 	vmov	d0, r2, r3
 8003b7a:	f012 f9f5 	bl	8015f68 <pow>
 8003b7e:	ec51 0b10 	vmov	r0, r1, d0
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	4b17      	ldr	r3, [pc, #92]	; (8003be4 <MRT_getAltitude+0x94>)
 8003b88:	f7fc fb9e 	bl	80002c8 <__aeabi_dsub>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	460b      	mov	r3, r1
 8003b90:	4610      	mov	r0, r2
 8003b92:	4619      	mov	r1, r3
 8003b94:	a310      	add	r3, pc, #64	; (adr r3, 8003bd8 <MRT_getAltitude+0x88>)
 8003b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9a:	f7fc fd4d 	bl	8000638 <__aeabi_dmul>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	f04f 0200 	mov.w	r2, #0
 8003baa:	4b0f      	ldr	r3, [pc, #60]	; (8003be8 <MRT_getAltitude+0x98>)
 8003bac:	f7fc fb8e 	bl	80002cc <__adddf3>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4610      	mov	r0, r2
 8003bb6:	4619      	mov	r1, r3
 8003bb8:	f7fd f836 	bl	8000c28 <__aeabi_d2f>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	ee07 3a90 	vmov	s15, r3
}
 8003bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8003bc6:	3708      	adds	r7, #8
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	f3af 8000 	nop.w
 8003bd0:	b4202506 	.word	0xb4202506
 8003bd4:	3fc85a8b 	.word	0x3fc85a8b
 8003bd8:	76276276 	.word	0x76276276
 8003bdc:	c0e481c2 	.word	0xc0e481c2
 8003be0:	447d8000 	.word	0x447d8000
 8003be4:	3ff00000 	.word	0x3ff00000
 8003be8:	40590000 	.word	0x40590000

08003bec <MRT_getContinuity>:
 * Checks the continuity of the gates
 *
 * returns a binary number in its decimal form. Each bit is the state of a gate.
 * bit3 bit2 bit1 bit0 = drogue1 drogue2 prop1 prop2
 */
uint8_t MRT_getContinuity(void){
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
	uint8_t drogue1 = HAL_GPIO_ReadPin(IN_EJ_Drogue_Cont_GPIO_Port, IN_EJ_Drogue_Cont_Pin);
 8003bf2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003bf6:	4815      	ldr	r0, [pc, #84]	; (8003c4c <MRT_getContinuity+0x60>)
 8003bf8:	f006 f832 	bl	8009c60 <HAL_GPIO_ReadPin>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	71fb      	strb	r3, [r7, #7]
	uint8_t drogue2 = HAL_GPIO_ReadPin(IN_EJ_Main_Cont_GPIO_Port, IN_EJ_Main_Cont_Pin);
 8003c00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c04:	4811      	ldr	r0, [pc, #68]	; (8003c4c <MRT_getContinuity+0x60>)
 8003c06:	f006 f82b 	bl	8009c60 <HAL_GPIO_ReadPin>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	71bb      	strb	r3, [r7, #6]
	uint8_t prop1 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_1_GPIO_Port, IN_PyroValve_Cont_1_Pin);
 8003c0e:	2101      	movs	r1, #1
 8003c10:	480e      	ldr	r0, [pc, #56]	; (8003c4c <MRT_getContinuity+0x60>)
 8003c12:	f006 f825 	bl	8009c60 <HAL_GPIO_ReadPin>
 8003c16:	4603      	mov	r3, r0
 8003c18:	717b      	strb	r3, [r7, #5]
	uint8_t prop2 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_2_GPIO_Port, IN_PyroValve_Cont_2_Pin);
 8003c1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c1e:	480c      	ldr	r0, [pc, #48]	; (8003c50 <MRT_getContinuity+0x64>)
 8003c20:	f006 f81e 	bl	8009c60 <HAL_GPIO_ReadPin>
 8003c24:	4603      	mov	r3, r0
 8003c26:	713b      	strb	r3, [r7, #4]
	uint8_t continuity = 8*drogue1 + 4*drogue2 + 2*prop1 + prop2;
 8003c28:	79fb      	ldrb	r3, [r7, #7]
 8003c2a:	005a      	lsls	r2, r3, #1
 8003c2c:	79bb      	ldrb	r3, [r7, #6]
 8003c2e:	4413      	add	r3, r2
 8003c30:	005a      	lsls	r2, r3, #1
 8003c32:	797b      	ldrb	r3, [r7, #5]
 8003c34:	4413      	add	r3, r2
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	b2da      	uxtb	r2, r3
 8003c3c:	793b      	ldrb	r3, [r7, #4]
 8003c3e:	4413      	add	r3, r2
 8003c40:	70fb      	strb	r3, [r7, #3]
	return continuity;
 8003c42:	78fb      	ldrb	r3, [r7, #3]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	3708      	adds	r7, #8
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	40021800 	.word	0x40021800
 8003c50:	40021400 	.word	0x40021400

08003c54 <MRT_formatAvionics>:


// formats avionics telemetry string using sprintf
void MRT_formatAvionics(void) {
 8003c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c58:	b0a3      	sub	sp, #140	; 0x8c
 8003c5a:	af16      	add	r7, sp, #88	; 0x58
	memset(msg_buffer_av, 0, 200);
 8003c5c:	22c8      	movs	r2, #200	; 0xc8
 8003c5e:	2100      	movs	r1, #0
 8003c60:	483c      	ldr	r0, [pc, #240]	; (8003d54 <MRT_formatAvionics+0x100>)
 8003c62:	f013 fa9b 	bl	801719c <memset>
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
		hlsm6dsr.acceleration_mg[0],	hlsm6dsr.acceleration_mg[1],	hlsm6dsr.acceleration_mg[2],
 8003c66:	4b3c      	ldr	r3, [pc, #240]	; (8003d58 <MRT_formatAvionics+0x104>)
 8003c68:	681b      	ldr	r3, [r3, #0]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7fc fc8c 	bl	8000588 <__aeabi_f2d>
 8003c70:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		hlsm6dsr.acceleration_mg[0],	hlsm6dsr.acceleration_mg[1],	hlsm6dsr.acceleration_mg[2],
 8003c74:	4b38      	ldr	r3, [pc, #224]	; (8003d58 <MRT_formatAvionics+0x104>)
 8003c76:	685b      	ldr	r3, [r3, #4]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fc fc85 	bl	8000588 <__aeabi_f2d>
 8003c7e:	e9c7 0108 	strd	r0, r1, [r7, #32]
		hlsm6dsr.acceleration_mg[0],	hlsm6dsr.acceleration_mg[1],	hlsm6dsr.acceleration_mg[2],
 8003c82:	4b35      	ldr	r3, [pc, #212]	; (8003d58 <MRT_formatAvionics+0x104>)
 8003c84:	689b      	ldr	r3, [r3, #8]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7fc fc7e 	bl	8000588 <__aeabi_f2d>
 8003c8c:	e9c7 0106 	strd	r0, r1, [r7, #24]
		hlsm6dsr.angular_rate_mdps[0],	hlsm6dsr.angular_rate_mdps[1],	hlsm6dsr.angular_rate_mdps[2],
 8003c90:	4b31      	ldr	r3, [pc, #196]	; (8003d58 <MRT_formatAvionics+0x104>)
 8003c92:	68db      	ldr	r3, [r3, #12]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7fc fc77 	bl	8000588 <__aeabi_f2d>
 8003c9a:	e9c7 0104 	strd	r0, r1, [r7, #16]
		hlsm6dsr.angular_rate_mdps[0],	hlsm6dsr.angular_rate_mdps[1],	hlsm6dsr.angular_rate_mdps[2],
 8003c9e:	4b2e      	ldr	r3, [pc, #184]	; (8003d58 <MRT_formatAvionics+0x104>)
 8003ca0:	691b      	ldr	r3, [r3, #16]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f7fc fc70 	bl	8000588 <__aeabi_f2d>
 8003ca8:	e9c7 0102 	strd	r0, r1, [r7, #8]
		hlsm6dsr.angular_rate_mdps[0],	hlsm6dsr.angular_rate_mdps[1],	hlsm6dsr.angular_rate_mdps[2],
 8003cac:	4b2a      	ldr	r3, [pc, #168]	; (8003d58 <MRT_formatAvionics+0x104>)
 8003cae:	695b      	ldr	r3, [r3, #20]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fc fc69 	bl	8000588 <__aeabi_f2d>
 8003cb6:	e9c7 0100 	strd	r0, r1, [r7]
		hlps22hh.pressure_hPa,	hgps.latitude,	hgps.longitude,
 8003cba:	4b28      	ldr	r3, [pc, #160]	; (8003d5c <MRT_formatAvionics+0x108>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fc fc62 	bl	8000588 <__aeabi_f2d>
 8003cc4:	4682      	mov	sl, r0
 8003cc6:	468b      	mov	fp, r1
		hlps22hh.pressure_hPa,	hgps.latitude,	hgps.longitude,
 8003cc8:	4b25      	ldr	r3, [pc, #148]	; (8003d60 <MRT_formatAvionics+0x10c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fc fc5b 	bl	8000588 <__aeabi_f2d>
 8003cd2:	4680      	mov	r8, r0
 8003cd4:	4689      	mov	r9, r1
		hlps22hh.pressure_hPa,	hgps.latitude,	hgps.longitude,
 8003cd6:	4b22      	ldr	r3, [pc, #136]	; (8003d60 <MRT_formatAvionics+0x10c>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
	sprintf(msg_buffer_av, "S,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.2f,%03.7f,%03.7f,%02d,%02d,%lu,%d,%d,E\r\n",
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fc fc54 	bl	8000588 <__aeabi_f2d>
 8003ce0:	4604      	mov	r4, r0
 8003ce2:	460d      	mov	r5, r1
 8003ce4:	4b1f      	ldr	r3, [pc, #124]	; (8003d64 <MRT_formatAvionics+0x110>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	461e      	mov	r6, r3
 8003cea:	4b1f      	ldr	r3, [pc, #124]	; (8003d68 <MRT_formatAvionics+0x114>)
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	4b1e      	ldr	r3, [pc, #120]	; (8003d6c <MRT_formatAvionics+0x118>)
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	4b1e      	ldr	r3, [pc, #120]	; (8003d70 <MRT_formatAvionics+0x11c>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	4b1e      	ldr	r3, [pc, #120]	; (8003d74 <MRT_formatAvionics+0x120>)
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	9314      	str	r3, [sp, #80]	; 0x50
 8003d00:	9113      	str	r1, [sp, #76]	; 0x4c
 8003d02:	9212      	str	r2, [sp, #72]	; 0x48
 8003d04:	9011      	str	r0, [sp, #68]	; 0x44
 8003d06:	9610      	str	r6, [sp, #64]	; 0x40
 8003d08:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8003d0c:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003d10:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8003d14:	ed97 7b00 	vldr	d7, [r7]
 8003d18:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003d1c:	ed97 7b02 	vldr	d7, [r7, #8]
 8003d20:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003d24:	ed97 7b04 	vldr	d7, [r7, #16]
 8003d28:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003d2c:	ed97 7b06 	vldr	d7, [r7, #24]
 8003d30:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d34:	ed97 7b08 	vldr	d7, [r7, #32]
 8003d38:	ed8d 7b00 	vstr	d7, [sp]
 8003d3c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003d40:	490d      	ldr	r1, [pc, #52]	; (8003d78 <MRT_formatAvionics+0x124>)
 8003d42:	4804      	ldr	r0, [pc, #16]	; (8003d54 <MRT_formatAvionics+0x100>)
 8003d44:	f014 faa8 	bl	8018298 <siprintf>
		prev_min, prev_sec, prev_subsec,
		gates_continuity,	ejection_stage_flag);
}
 8003d48:	bf00      	nop
 8003d4a:	3734      	adds	r7, #52	; 0x34
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d52:	bf00      	nop
 8003d54:	2000bdb0 	.word	0x2000bdb0
 8003d58:	200004c4 	.word	0x200004c4
 8003d5c:	200004f0 	.word	0x200004f0
 8003d60:	20000504 	.word	0x20000504
 8003d64:	20000396 	.word	0x20000396
 8003d68:	20000397 	.word	0x20000397
 8003d6c:	20000398 	.word	0x20000398
 8003d70:	2000037f 	.word	0x2000037f
 8003d74:	20000394 	.word	0x20000394
 8003d78:	0801c84c 	.word	0x0801c84c

08003d7c <MRT_external_flash_Init>:


//**************************************************//
//FUNCTIONS

void MRT_external_flash_Init(void){
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b082      	sub	sp, #8
 8003d80:	af00      	add	r7, sp, #0

	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003d82:	2300      	movs	r3, #0
 8003d84:	607b      	str	r3, [r7, #4]
 8003d86:	e007      	b.n	8003d98 <MRT_external_flash_Init+0x1c>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 8003d88:	4a13      	ldr	r2, [pc, #76]	; (8003dd8 <MRT_external_flash_Init+0x5c>)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	2200      	movs	r2, #0
 8003d90:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	3301      	adds	r3, #1
 8003d96:	607b      	str	r3, [r7, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	ddf4      	ble.n	8003d88 <MRT_external_flash_Init+0xc>
	}

	if (!W25qxx_Init()) {
 8003d9e:	f000 feb1 	bl	8004b04 <W25qxx_Init>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f083 0301 	eor.w	r3, r3, #1
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <MRT_external_flash_Init+0x36>
		Error_Handler(); // hangs and blinks LEDF
 8003dae:	f7fe fe6b 	bl	8002a88 <Error_Handler>
	}

	//Retrieve flags
	W25qxx_ReadSector(ext_flash_flags_buffer, FLAGS_SECTOR, FLAGS_OFFSET, NB_OF_FLAGS);
 8003db2:	2305      	movs	r3, #5
 8003db4:	2200      	movs	r2, #0
 8003db6:	2101      	movs	r1, #1
 8003db8:	4808      	ldr	r0, [pc, #32]	; (8003ddc <MRT_external_flash_Init+0x60>)
 8003dba:	f001 fa7d 	bl	80052b8 <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(ext_flash_time_buffer, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003dbe:	2304      	movs	r3, #4
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	2102      	movs	r1, #2
 8003dc4:	4806      	ldr	r0, [pc, #24]	; (8003de0 <MRT_external_flash_Init+0x64>)
 8003dc6:	f001 fa77 	bl	80052b8 <W25qxx_ReadSector>

	//Assign each value read to their variable
	MRT_updateExternalFlashValues();
 8003dca:	f000 f843 	bl	8003e54 <MRT_updateExternalFlashValues>
}
 8003dce:	bf00      	nop
 8003dd0:	3708      	adds	r7, #8
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	2000be78 	.word	0x2000be78
 8003ddc:	2000be84 	.word	0x2000be84
 8003de0:	2000be80 	.word	0x2000be80

08003de4 <MRT_updateExternalFlashBuffers>:


void MRT_updateExternalFlashBuffers(void){
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003dea:	2300      	movs	r3, #0
 8003dec:	607b      	str	r3, [r7, #4]
 8003dee:	e00c      	b.n	8003e0a <MRT_updateExternalFlashBuffers+0x26>
		ext_flash_flags_buffer[i] = *ext_flash_flags[i];
 8003df0:	4a14      	ldr	r2, [pc, #80]	; (8003e44 <MRT_updateExternalFlashBuffers+0x60>)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003df8:	7819      	ldrb	r1, [r3, #0]
 8003dfa:	4a13      	ldr	r2, [pc, #76]	; (8003e48 <MRT_updateExternalFlashBuffers+0x64>)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4413      	add	r3, r2
 8003e00:	460a      	mov	r2, r1
 8003e02:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3301      	adds	r3, #1
 8003e08:	607b      	str	r3, [r7, #4]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2b04      	cmp	r3, #4
 8003e0e:	ddef      	ble.n	8003df0 <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e10:	2300      	movs	r3, #0
 8003e12:	603b      	str	r3, [r7, #0]
 8003e14:	e00c      	b.n	8003e30 <MRT_updateExternalFlashBuffers+0x4c>
		ext_flash_time_buffer[i] = *ext_flash_time[i];
 8003e16:	4a0d      	ldr	r2, [pc, #52]	; (8003e4c <MRT_updateExternalFlashBuffers+0x68>)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e1e:	7819      	ldrb	r1, [r3, #0]
 8003e20:	4a0b      	ldr	r2, [pc, #44]	; (8003e50 <MRT_updateExternalFlashBuffers+0x6c>)
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	4413      	add	r3, r2
 8003e26:	460a      	mov	r2, r1
 8003e28:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	603b      	str	r3, [r7, #0]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	ddef      	ble.n	8003e16 <MRT_updateExternalFlashBuffers+0x32>
	}
}
 8003e36:	bf00      	nop
 8003e38:	bf00      	nop
 8003e3a:	370c      	adds	r7, #12
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	2000008c 	.word	0x2000008c
 8003e48:	2000be84 	.word	0x2000be84
 8003e4c:	200000a0 	.word	0x200000a0
 8003e50:	2000be80 	.word	0x2000be80

08003e54 <MRT_updateExternalFlashValues>:


void MRT_updateExternalFlashValues(void){
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	607b      	str	r3, [r7, #4]
 8003e5e:	e00b      	b.n	8003e78 <MRT_updateExternalFlashValues+0x24>
		*ext_flash_flags[i] = ext_flash_flags_buffer[i];
 8003e60:	4a13      	ldr	r2, [pc, #76]	; (8003eb0 <MRT_updateExternalFlashValues+0x5c>)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e68:	4912      	ldr	r1, [pc, #72]	; (8003eb4 <MRT_updateExternalFlashValues+0x60>)
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	440a      	add	r2, r1
 8003e6e:	7812      	ldrb	r2, [r2, #0]
 8003e70:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	3301      	adds	r3, #1
 8003e76:	607b      	str	r3, [r7, #4]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	ddf0      	ble.n	8003e60 <MRT_updateExternalFlashValues+0xc>
	}
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e7e:	2300      	movs	r3, #0
 8003e80:	603b      	str	r3, [r7, #0]
 8003e82:	e00b      	b.n	8003e9c <MRT_updateExternalFlashValues+0x48>
		*ext_flash_time[i] = ext_flash_time_buffer[i];
 8003e84:	4a0c      	ldr	r2, [pc, #48]	; (8003eb8 <MRT_updateExternalFlashValues+0x64>)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e8c:	490b      	ldr	r1, [pc, #44]	; (8003ebc <MRT_updateExternalFlashValues+0x68>)
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	440a      	add	r2, r1
 8003e92:	7812      	ldrb	r2, [r2, #0]
 8003e94:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b03      	cmp	r3, #3
 8003ea0:	ddf0      	ble.n	8003e84 <MRT_updateExternalFlashValues+0x30>
	}
}
 8003ea2:	bf00      	nop
 8003ea4:	bf00      	nop
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	2000008c 	.word	0x2000008c
 8003eb4:	2000be84 	.word	0x2000be84
 8003eb8:	200000a0 	.word	0x200000a0
 8003ebc:	2000be80 	.word	0x2000be80

08003ec0 <MRT_clearExternalFlash>:


void MRT_clearExternalFlash(void){
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
	//Clear flags
	W25qxx_EraseSector(FLAGS_SECTOR);
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	f000 ff6f 	bl	8004da8 <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, FLAGS_SECTOR, FLAGS_OFFSET, NB_OF_FLAGS);
 8003eca:	2305      	movs	r3, #5
 8003ecc:	2200      	movs	r2, #0
 8003ece:	2101      	movs	r1, #1
 8003ed0:	4806      	ldr	r0, [pc, #24]	; (8003eec <MRT_clearExternalFlash+0x2c>)
 8003ed2:	f001 f8b3 	bl	800503c <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	W25qxx_EraseSector(RTC_SECTOR);
 8003ed6:	2002      	movs	r0, #2
 8003ed8:	f000 ff66 	bl	8004da8 <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003edc:	2304      	movs	r3, #4
 8003ede:	2200      	movs	r2, #0
 8003ee0:	2102      	movs	r1, #2
 8003ee2:	4803      	ldr	r0, [pc, #12]	; (8003ef0 <MRT_clearExternalFlash+0x30>)
 8003ee4:	f001 f8aa 	bl	800503c <W25qxx_WriteSector>
}
 8003ee8:	bf00      	nop
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	2000be78 	.word	0x2000be78
 8003ef0:	2000038c 	.word	0x2000038c

08003ef4 <MRT_saveFlagValue>:
//Public functions

/*
 * Save a flag value (value updated outside the function)
 */
void MRT_saveFlagValue(rtc_backup_reg state){
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b082      	sub	sp, #8
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	4603      	mov	r3, r0
 8003efc:	71fb      	strb	r3, [r7, #7]
	//Write new flags to flash memory
	MRT_updateExternalFlashBuffers();
 8003efe:	f7ff ff71 	bl	8003de4 <MRT_updateExternalFlashBuffers>
	W25qxx_EraseSector(FLAGS_SECTOR);
 8003f02:	2001      	movs	r0, #1
 8003f04:	f000 ff50 	bl	8004da8 <W25qxx_EraseSector>
	W25qxx_WriteSector(ext_flash_flags_buffer, FLAGS_SECTOR, FLAGS_OFFSET, NB_OF_FLAGS);
 8003f08:	2305      	movs	r3, #5
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	4808      	ldr	r0, [pc, #32]	; (8003f30 <MRT_saveFlagValue+0x3c>)
 8003f10:	f001 f894 	bl	800503c <W25qxx_WriteSector>

	//Write new flag to RTC backup register
	MRT_RTC_setBackupReg(state, *rtc_bckp_regs[state]);
 8003f14:	79fb      	ldrb	r3, [r7, #7]
 8003f16:	4a07      	ldr	r2, [pc, #28]	; (8003f34 <MRT_saveFlagValue+0x40>)
 8003f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	79fb      	ldrb	r3, [r7, #7]
 8003f20:	4611      	mov	r1, r2
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff f90e 	bl	8003144 <MRT_RTC_setBackupReg>
}
 8003f28:	bf00      	nop
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	2000be84 	.word	0x2000be84
 8003f34:	2000003c 	.word	0x2000003c

08003f38 <MRT_checkFlagsValues>:


/*
 * Check for memory issues
 */
uint8_t MRT_checkFlagsValues(rtc_backup_reg val_index, uint32_t max_val){
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	4603      	mov	r3, r0
 8003f40:	6039      	str	r1, [r7, #0]
 8003f42:	71fb      	strb	r3, [r7, #7]

	uint8_t ret = true;
 8003f44:	2301      	movs	r3, #1
 8003f46:	73fb      	strb	r3, [r7, #15]

	//Check for a random value (unsigned int so can't be negative)
	if (*rtc_bckp_regs[val_index] > max_val){
 8003f48:	79fb      	ldrb	r3, [r7, #7]
 8003f4a:	4a2e      	ldr	r2, [pc, #184]	; (8004004 <MRT_checkFlagsValues+0xcc>)
 8003f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d207      	bcs.n	8003f68 <MRT_checkFlagsValues+0x30>
		*rtc_bckp_regs[val_index] = 0;
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	4a2a      	ldr	r2, [pc, #168]	; (8004004 <MRT_checkFlagsValues+0xcc>)
 8003f5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
		ret = false;
 8003f64:	2300      	movs	r3, #0
 8003f66:	73fb      	strb	r3, [r7, #15]
	}
	if (*ext_flash_flags[val_index] > max_val){
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	4a27      	ldr	r2, [pc, #156]	; (8004008 <MRT_checkFlagsValues+0xd0>)
 8003f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	461a      	mov	r2, r3
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d207      	bcs.n	8003f8a <MRT_checkFlagsValues+0x52>
		*ext_flash_flags[val_index] = 0;
 8003f7a:	79fb      	ldrb	r3, [r7, #7]
 8003f7c:	4a22      	ldr	r2, [pc, #136]	; (8004008 <MRT_checkFlagsValues+0xd0>)
 8003f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f82:	2200      	movs	r2, #0
 8003f84:	701a      	strb	r2, [r3, #0]
		ret = false;
 8003f86:	2300      	movs	r3, #0
 8003f88:	73fb      	strb	r3, [r7, #15]
	}

	if (*rtc_bckp_regs[val_index] != *ext_flash_flags[val_index]){
 8003f8a:	79fb      	ldrb	r3, [r7, #7]
 8003f8c:	4a1d      	ldr	r2, [pc, #116]	; (8004004 <MRT_checkFlagsValues+0xcc>)
 8003f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	79fa      	ldrb	r2, [r7, #7]
 8003f96:	491c      	ldr	r1, [pc, #112]	; (8004008 <MRT_checkFlagsValues+0xd0>)
 8003f98:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003f9c:	7812      	ldrb	r2, [r2, #0]
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d028      	beq.n	8003ff4 <MRT_checkFlagsValues+0xbc>
		*rtc_bckp_regs[val_index] = MAX(*rtc_bckp_regs[val_index], *ext_flash_flags[val_index]);
 8003fa2:	79fb      	ldrb	r3, [r7, #7]
 8003fa4:	4a18      	ldr	r2, [pc, #96]	; (8004008 <MRT_checkFlagsValues+0xd0>)
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	4618      	mov	r0, r3
 8003fae:	79fb      	ldrb	r3, [r7, #7]
 8003fb0:	4a14      	ldr	r2, [pc, #80]	; (8004004 <MRT_checkFlagsValues+0xcc>)
 8003fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	79fb      	ldrb	r3, [r7, #7]
 8003fba:	4912      	ldr	r1, [pc, #72]	; (8004004 <MRT_checkFlagsValues+0xcc>)
 8003fbc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003fc0:	4282      	cmp	r2, r0
 8003fc2:	bf38      	it	cc
 8003fc4:	4602      	movcc	r2, r0
 8003fc6:	601a      	str	r2, [r3, #0]
		*ext_flash_flags[val_index] = MAX(*rtc_bckp_regs[val_index], *ext_flash_flags[val_index]);
 8003fc8:	79fb      	ldrb	r3, [r7, #7]
 8003fca:	4a0f      	ldr	r2, [pc, #60]	; (8004008 <MRT_checkFlagsValues+0xd0>)
 8003fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	79fb      	ldrb	r3, [r7, #7]
 8003fd6:	4a0b      	ldr	r2, [pc, #44]	; (8004004 <MRT_checkFlagsValues+0xcc>)
 8003fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4299      	cmp	r1, r3
 8003fe0:	bf38      	it	cc
 8003fe2:	4619      	movcc	r1, r3
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	4a08      	ldr	r2, [pc, #32]	; (8004008 <MRT_checkFlagsValues+0xd0>)
 8003fe8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fec:	b2ca      	uxtb	r2, r1
 8003fee:	701a      	strb	r2, [r3, #0]
		ret = false;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	2000003c 	.word	0x2000003c
 8004008:	2000008c 	.word	0x2000008c

0800400c <MRT_saveTotalTime>:
//Public functions

/*
 * Update every time values in memory
 */
void MRT_saveTotalTime(void){
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0

	//Update variables
	MRT_updateTimeValues();
 8004010:	f000 f852 	bl	80040b8 <MRT_updateTimeValues>

	//Write new RTC time to external flash
	MRT_updateExternalFlashBuffers();
 8004014:	f7ff fee6 	bl	8003de4 <MRT_updateExternalFlashBuffers>
	W25qxx_EraseSector(RTC_SECTOR);
 8004018:	2002      	movs	r0, #2
 800401a:	f000 fec5 	bl	8004da8 <W25qxx_EraseSector>
	W25qxx_WriteSector(ext_flash_time_buffer, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 800401e:	2304      	movs	r3, #4
 8004020:	2200      	movs	r2, #0
 8004022:	2102      	movs	r1, #2
 8004024:	480e      	ldr	r0, [pc, #56]	; (8004060 <MRT_saveTotalTime+0x54>)
 8004026:	f001 f809 	bl	800503c <W25qxx_WriteSector>

	//Write new RTC time to backup registers
	MRT_RTC_setBackupReg(RTC_HOUR, rtc_bckp_reg_hour);
 800402a:	4b0e      	ldr	r3, [pc, #56]	; (8004064 <MRT_saveTotalTime+0x58>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4619      	mov	r1, r3
 8004030:	2005      	movs	r0, #5
 8004032:	f7ff f887 	bl	8003144 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_MINUTE, rtc_bckp_reg_min);
 8004036:	4b0c      	ldr	r3, [pc, #48]	; (8004068 <MRT_saveTotalTime+0x5c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4619      	mov	r1, r3
 800403c:	2006      	movs	r0, #6
 800403e:	f7ff f881 	bl	8003144 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_SECOND, rtc_bckp_reg_sec);
 8004042:	4b0a      	ldr	r3, [pc, #40]	; (800406c <MRT_saveTotalTime+0x60>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4619      	mov	r1, r3
 8004048:	2007      	movs	r0, #7
 800404a:	f7ff f87b 	bl	8003144 <MRT_RTC_setBackupReg>
	MRT_RTC_setBackupReg(RTC_SUBSEC, rtc_bckp_reg_subsec);
 800404e:	4b08      	ldr	r3, [pc, #32]	; (8004070 <MRT_saveTotalTime+0x64>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4619      	mov	r1, r3
 8004054:	2008      	movs	r0, #8
 8004056:	f7ff f875 	bl	8003144 <MRT_RTC_setBackupReg>
}
 800405a:	bf00      	nop
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	2000be80 	.word	0x2000be80
 8004064:	20000344 	.word	0x20000344
 8004068:	20000348 	.word	0x20000348
 800406c:	2000034c 	.word	0x2000034c
 8004070:	20000350 	.word	0x20000350

08004074 <MRT_saveTimeValue>:
//Private functions

/*
 * Save an RTC value (value updated outside the function)
 */
void MRT_saveTimeValue(rtc_backup_reg state){
 8004074:	b580      	push	{r7, lr}
 8004076:	b082      	sub	sp, #8
 8004078:	af00      	add	r7, sp, #0
 800407a:	4603      	mov	r3, r0
 800407c:	71fb      	strb	r3, [r7, #7]

	//Write new RTC time to flash memory
	MRT_updateExternalFlashBuffers();
 800407e:	f7ff feb1 	bl	8003de4 <MRT_updateExternalFlashBuffers>
	W25qxx_EraseSector(RTC_SECTOR);
 8004082:	2002      	movs	r0, #2
 8004084:	f000 fe90 	bl	8004da8 <W25qxx_EraseSector>
	W25qxx_WriteSector(ext_flash_time_buffer, RTC_SECTOR, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8004088:	2304      	movs	r3, #4
 800408a:	2200      	movs	r2, #0
 800408c:	2102      	movs	r1, #2
 800408e:	4808      	ldr	r0, [pc, #32]	; (80040b0 <MRT_saveTimeValue+0x3c>)
 8004090:	f000 ffd4 	bl	800503c <W25qxx_WriteSector>

	//Write new RTC time to backup registers
	MRT_RTC_setBackupReg(state, *rtc_bckp_regs[state]);
 8004094:	79fb      	ldrb	r3, [r7, #7]
 8004096:	4a07      	ldr	r2, [pc, #28]	; (80040b4 <MRT_saveTimeValue+0x40>)
 8004098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	79fb      	ldrb	r3, [r7, #7]
 80040a0:	4611      	mov	r1, r2
 80040a2:	4618      	mov	r0, r3
 80040a4:	f7ff f84e 	bl	8003144 <MRT_RTC_setBackupReg>
}
 80040a8:	bf00      	nop
 80040aa:	3708      	adds	r7, #8
 80040ac:	46bd      	mov	sp, r7
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	2000be80 	.word	0x2000be80
 80040b4:	2000003c 	.word	0x2000003c

080040b8 <MRT_updateTimeValues>:


/*
 * Update all time values
 */
void MRT_updateTimeValues(void){
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
	//External Flash
	ext_flash_hour = prev_hour;
 80040bc:	4b13      	ldr	r3, [pc, #76]	; (800410c <MRT_updateTimeValues+0x54>)
 80040be:	781a      	ldrb	r2, [r3, #0]
 80040c0:	4b13      	ldr	r3, [pc, #76]	; (8004110 <MRT_updateTimeValues+0x58>)
 80040c2:	701a      	strb	r2, [r3, #0]
	ext_flash_min = prev_min;
 80040c4:	4b13      	ldr	r3, [pc, #76]	; (8004114 <MRT_updateTimeValues+0x5c>)
 80040c6:	781a      	ldrb	r2, [r3, #0]
 80040c8:	4b13      	ldr	r3, [pc, #76]	; (8004118 <MRT_updateTimeValues+0x60>)
 80040ca:	701a      	strb	r2, [r3, #0]
	ext_flash_sec = prev_sec;
 80040cc:	4b13      	ldr	r3, [pc, #76]	; (800411c <MRT_updateTimeValues+0x64>)
 80040ce:	781a      	ldrb	r2, [r3, #0]
 80040d0:	4b13      	ldr	r3, [pc, #76]	; (8004120 <MRT_updateTimeValues+0x68>)
 80040d2:	701a      	strb	r2, [r3, #0]
	ext_flash_subsec = prev_subsec;
 80040d4:	4b13      	ldr	r3, [pc, #76]	; (8004124 <MRT_updateTimeValues+0x6c>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a13      	ldr	r2, [pc, #76]	; (8004128 <MRT_updateTimeValues+0x70>)
 80040da:	6013      	str	r3, [r2, #0]

	//RTC backup registers
	rtc_bckp_reg_hour = prev_hour;
 80040dc:	4b0b      	ldr	r3, [pc, #44]	; (800410c <MRT_updateTimeValues+0x54>)
 80040de:	781b      	ldrb	r3, [r3, #0]
 80040e0:	461a      	mov	r2, r3
 80040e2:	4b12      	ldr	r3, [pc, #72]	; (800412c <MRT_updateTimeValues+0x74>)
 80040e4:	601a      	str	r2, [r3, #0]
	rtc_bckp_reg_min = prev_min;
 80040e6:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <MRT_updateTimeValues+0x5c>)
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	4b10      	ldr	r3, [pc, #64]	; (8004130 <MRT_updateTimeValues+0x78>)
 80040ee:	601a      	str	r2, [r3, #0]
	rtc_bckp_reg_sec = prev_sec;
 80040f0:	4b0a      	ldr	r3, [pc, #40]	; (800411c <MRT_updateTimeValues+0x64>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	461a      	mov	r2, r3
 80040f6:	4b0f      	ldr	r3, [pc, #60]	; (8004134 <MRT_updateTimeValues+0x7c>)
 80040f8:	601a      	str	r2, [r3, #0]
	rtc_bckp_reg_subsec = prev_subsec;
 80040fa:	4b0a      	ldr	r3, [pc, #40]	; (8004124 <MRT_updateTimeValues+0x6c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a0e      	ldr	r2, [pc, #56]	; (8004138 <MRT_updateTimeValues+0x80>)
 8004100:	6013      	str	r3, [r2, #0]
}
 8004102:	bf00      	nop
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr
 800410c:	20000395 	.word	0x20000395
 8004110:	20000385 	.word	0x20000385
 8004114:	20000396 	.word	0x20000396
 8004118:	20000386 	.word	0x20000386
 800411c:	20000397 	.word	0x20000397
 8004120:	20000387 	.word	0x20000387
 8004124:	20000398 	.word	0x20000398
 8004128:	20000388 	.word	0x20000388
 800412c:	20000344 	.word	0x20000344
 8004130:	20000348 	.word	0x20000348
 8004134:	2000034c 	.word	0x2000034c
 8004138:	20000350 	.word	0x20000350

0800413c <MRT_checkTimeValues>:


/*
 * Check for memory issues
 */
uint8_t MRT_checkTimeValues(rtc_backup_reg val_index, uint32_t max_val){
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	4603      	mov	r3, r0
 8004144:	6039      	str	r1, [r7, #0]
 8004146:	71fb      	strb	r3, [r7, #7]

	uint8_t ret = true;
 8004148:	2301      	movs	r3, #1
 800414a:	73fb      	strb	r3, [r7, #15]

	//Check for a random value (unsigned int so can't be negative)
	if (*rtc_bckp_regs[val_index] > max_val){
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	4a31      	ldr	r2, [pc, #196]	; (8004214 <MRT_checkTimeValues+0xd8>)
 8004150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	683a      	ldr	r2, [r7, #0]
 8004158:	429a      	cmp	r2, r3
 800415a:	d207      	bcs.n	800416c <MRT_checkTimeValues+0x30>
		*rtc_bckp_regs[val_index] = 0;
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	4a2d      	ldr	r2, [pc, #180]	; (8004214 <MRT_checkTimeValues+0xd8>)
 8004160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
		ret = false;
 8004168:	2300      	movs	r3, #0
 800416a:	73fb      	strb	r3, [r7, #15]
	}
	if (*ext_flash_time[val_index - NB_OF_FLAGS] > max_val){
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	3b05      	subs	r3, #5
 8004170:	4a29      	ldr	r2, [pc, #164]	; (8004218 <MRT_checkTimeValues+0xdc>)
 8004172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004176:	781b      	ldrb	r3, [r3, #0]
 8004178:	461a      	mov	r2, r3
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	4293      	cmp	r3, r2
 800417e:	d208      	bcs.n	8004192 <MRT_checkTimeValues+0x56>
		*ext_flash_time[val_index - NB_OF_FLAGS] = 0;
 8004180:	79fb      	ldrb	r3, [r7, #7]
 8004182:	3b05      	subs	r3, #5
 8004184:	4a24      	ldr	r2, [pc, #144]	; (8004218 <MRT_checkTimeValues+0xdc>)
 8004186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800418a:	2200      	movs	r2, #0
 800418c:	701a      	strb	r2, [r3, #0]
		ret = false;
 800418e:	2300      	movs	r3, #0
 8004190:	73fb      	strb	r3, [r7, #15]
	}

	if (*rtc_bckp_regs[val_index] != *ext_flash_time[val_index - NB_OF_FLAGS]){
 8004192:	79fb      	ldrb	r3, [r7, #7]
 8004194:	4a1f      	ldr	r2, [pc, #124]	; (8004214 <MRT_checkTimeValues+0xd8>)
 8004196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	79fa      	ldrb	r2, [r7, #7]
 800419e:	3a05      	subs	r2, #5
 80041a0:	491d      	ldr	r1, [pc, #116]	; (8004218 <MRT_checkTimeValues+0xdc>)
 80041a2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80041a6:	7812      	ldrb	r2, [r2, #0]
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d02b      	beq.n	8004204 <MRT_checkTimeValues+0xc8>
		*rtc_bckp_regs[val_index] = MAX(*rtc_bckp_regs[val_index], *ext_flash_time[val_index - NB_OF_FLAGS]);
 80041ac:	79fb      	ldrb	r3, [r7, #7]
 80041ae:	3b05      	subs	r3, #5
 80041b0:	4a19      	ldr	r2, [pc, #100]	; (8004218 <MRT_checkTimeValues+0xdc>)
 80041b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	4618      	mov	r0, r3
 80041ba:	79fb      	ldrb	r3, [r7, #7]
 80041bc:	4a15      	ldr	r2, [pc, #84]	; (8004214 <MRT_checkTimeValues+0xd8>)
 80041be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	79fb      	ldrb	r3, [r7, #7]
 80041c6:	4913      	ldr	r1, [pc, #76]	; (8004214 <MRT_checkTimeValues+0xd8>)
 80041c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80041cc:	4282      	cmp	r2, r0
 80041ce:	bf38      	it	cc
 80041d0:	4602      	movcc	r2, r0
 80041d2:	601a      	str	r2, [r3, #0]
		*ext_flash_time[val_index - NB_OF_FLAGS] = MAX(*rtc_bckp_regs[val_index], *ext_flash_time[val_index - NB_OF_FLAGS]);
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	3b05      	subs	r3, #5
 80041d8:	4a0f      	ldr	r2, [pc, #60]	; (8004218 <MRT_checkTimeValues+0xdc>)
 80041da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	4619      	mov	r1, r3
 80041e2:	79fb      	ldrb	r3, [r7, #7]
 80041e4:	4a0b      	ldr	r2, [pc, #44]	; (8004214 <MRT_checkTimeValues+0xd8>)
 80041e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4299      	cmp	r1, r3
 80041ee:	bf38      	it	cc
 80041f0:	4619      	movcc	r1, r3
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	3b05      	subs	r3, #5
 80041f6:	4a08      	ldr	r2, [pc, #32]	; (8004218 <MRT_checkTimeValues+0xdc>)
 80041f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041fc:	b2ca      	uxtb	r2, r1
 80041fe:	701a      	strb	r2, [r3, #0]
		ret = false;
 8004200:	2300      	movs	r3, #0
 8004202:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8004204:	7bfb      	ldrb	r3, [r7, #15]
}
 8004206:	4618      	mov	r0, r3
 8004208:	3714      	adds	r7, #20
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	2000003c 	.word	0x2000003c
 8004218:	200000a0 	.word	0x200000a0

0800421c <MRT_MEMORY_Init>:
//**************************************************//
//MISC


//Public
void MRT_MEMORY_Init(void){
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0

	//External flash
	MRT_external_flash_Init();
 8004220:	f7ff fdac 	bl	8003d7c <MRT_external_flash_Init>

	//Backup registers
	MRT_RTC_backup_regs_Init();
 8004224:	f7fe fee0 	bl	8002fe8 <MRT_RTC_backup_regs_Init>

	//Get the previous flags and rtc time from memory
	MRT_stateRestoration();
 8004228:	f000 f82e 	bl	8004288 <MRT_stateRestoration>
	//TODO SD card (doesn't work)
	#if MEMORY_THREAD

		//SD card
		#if SD_CARD_
			HAL_IWDG_Refresh(&hiwdg);
 800422c:	480f      	ldr	r0, [pc, #60]	; (800426c <MRT_MEMORY_Init+0x50>)
 800422e:	f006 fe13 	bl	800ae58 <HAL_IWDG_Refresh>

			// check if SD card is inserted
			if (HAL_GPIO_ReadPin(IN_SD_CARD_DETECT_GPIO_Port, IN_SD_CARD_DETECT_Pin) == GPIO_PIN_RESET) {
 8004232:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004236:	480e      	ldr	r0, [pc, #56]	; (8004270 <MRT_MEMORY_Init+0x54>)
 8004238:	f005 fd12 	bl	8009c60 <HAL_GPIO_ReadPin>
 800423c:	4603      	mov	r3, r0
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10f      	bne.n	8004262 <MRT_MEMORY_Init+0x46>
			  // init sd card with dynamic filename
			  fres = sd_init_dynamic_filename("AB", sd_file_header, filename);
 8004242:	4a0c      	ldr	r2, [pc, #48]	; (8004274 <MRT_MEMORY_Init+0x58>)
 8004244:	490c      	ldr	r1, [pc, #48]	; (8004278 <MRT_MEMORY_Init+0x5c>)
 8004246:	480d      	ldr	r0, [pc, #52]	; (800427c <MRT_MEMORY_Init+0x60>)
 8004248:	f000 f92e 	bl	80044a8 <sd_init_dynamic_filename>
 800424c:	4603      	mov	r3, r0
 800424e:	461a      	mov	r2, r3
 8004250:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <MRT_MEMORY_Init+0x64>)
 8004252:	701a      	strb	r2, [r3, #0]
			  if (fres != FR_OK) {
 8004254:	4b0a      	ldr	r3, [pc, #40]	; (8004280 <MRT_MEMORY_Init+0x64>)
 8004256:	781b      	ldrb	r3, [r3, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d005      	beq.n	8004268 <MRT_MEMORY_Init+0x4c>
					Error_Handler();
 800425c:	f7fe fc14 	bl	8002a88 <Error_Handler>
				println("No SD card inserted");
			  //Error_Handler(); TODO no a good idea if SD card stops working for no reason (will stop the FC)
			}
		#endif
	#endif
}
 8004260:	e002      	b.n	8004268 <MRT_MEMORY_Init+0x4c>
				println("No SD card inserted");
 8004262:	4808      	ldr	r0, [pc, #32]	; (8004284 <MRT_MEMORY_Init+0x68>)
 8004264:	f7fc fee2 	bl	800102c <println>
}
 8004268:	bf00      	nop
 800426a:	bd80      	pop	{r7, pc}
 800426c:	2000bb20 	.word	0x2000bb20
 8004270:	40020800 	.word	0x40020800
 8004274:	2000c4a8 	.word	0x2000c4a8
 8004278:	0801d57c 	.word	0x0801d57c
 800427c:	0801c8a8 	.word	0x0801c8a8
 8004280:	2000c8a0 	.word	0x2000c8a0
 8004284:	0801c8ac 	.word	0x0801c8ac

08004288 <MRT_stateRestoration>:


//Private

//Get the flags values and RTC time
void MRT_stateRestoration(void){
 8004288:	b580      	push	{r7, lr}
 800428a:	af00      	add	r7, sp, #0

	//Check for a wakeup
	MRT_checkWakeUp();
 800428c:	f000 f8ca 	bl	8004424 <MRT_checkWakeUp>

	//If RTC detected a wake up, update the flash memory and the backup registers
	if (wu_flag == 1){
 8004290:	4b51      	ldr	r3, [pc, #324]	; (80043d8 <MRT_stateRestoration+0x150>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d111      	bne.n	80042bc <MRT_stateRestoration+0x34>

		//Update values
		ext_flash_wu += 1;
 8004298:	4b50      	ldr	r3, [pc, #320]	; (80043dc <MRT_stateRestoration+0x154>)
 800429a:	781b      	ldrb	r3, [r3, #0]
 800429c:	3301      	adds	r3, #1
 800429e:	b2da      	uxtb	r2, r3
 80042a0:	4b4e      	ldr	r3, [pc, #312]	; (80043dc <MRT_stateRestoration+0x154>)
 80042a2:	701a      	strb	r2, [r3, #0]
		rtc_bckp_reg_wu += 1;
 80042a4:	4b4e      	ldr	r3, [pc, #312]	; (80043e0 <MRT_stateRestoration+0x158>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	3301      	adds	r3, #1
 80042aa:	4a4d      	ldr	r2, [pc, #308]	; (80043e0 <MRT_stateRestoration+0x158>)
 80042ac:	6013      	str	r3, [r2, #0]

		//Check for memory issues
		MRT_checkFlagsValues(FC_STATE_WU, 2);
 80042ae:	2102      	movs	r1, #2
 80042b0:	2001      	movs	r0, #1
 80042b2:	f7ff fe41 	bl	8003f38 <MRT_checkFlagsValues>

		//Update memory
		MRT_saveFlagValue(FC_STATE_WU);
 80042b6:	2001      	movs	r0, #1
 80042b8:	f7ff fe1c 	bl	8003ef4 <MRT_saveFlagValue>
	}
	//Update the wu_flag value
	wu_flag = rtc_bckp_reg_wu;
 80042bc:	4b48      	ldr	r3, [pc, #288]	; (80043e0 <MRT_stateRestoration+0x158>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	4b45      	ldr	r3, [pc, #276]	; (80043d8 <MRT_stateRestoration+0x150>)
 80042c4:	701a      	strb	r2, [r3, #0]


	//Check flags values

	//Reset flag
	if(MRT_checkFlagsValues(FC_STATE_RESET, 1) == false)	MRT_saveFlagValue(FC_STATE_RESET);
 80042c6:	2101      	movs	r1, #1
 80042c8:	2000      	movs	r0, #0
 80042ca:	f7ff fe35 	bl	8003f38 <MRT_checkFlagsValues>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d102      	bne.n	80042da <MRT_stateRestoration+0x52>
 80042d4:	2000      	movs	r0, #0
 80042d6:	f7ff fe0d 	bl	8003ef4 <MRT_saveFlagValue>
	reset_flag = rtc_bckp_reg_reset;
 80042da:	4b42      	ldr	r3, [pc, #264]	; (80043e4 <MRT_stateRestoration+0x15c>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	4b41      	ldr	r3, [pc, #260]	; (80043e8 <MRT_stateRestoration+0x160>)
 80042e2:	701a      	strb	r2, [r3, #0]

	//Wake up flag (TODO double check??)
	if(MRT_checkFlagsValues(FC_STATE_WU, 1) == false)	MRT_saveFlagValue(FC_STATE_WU);
 80042e4:	2101      	movs	r1, #1
 80042e6:	2001      	movs	r0, #1
 80042e8:	f7ff fe26 	bl	8003f38 <MRT_checkFlagsValues>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d102      	bne.n	80042f8 <MRT_stateRestoration+0x70>
 80042f2:	2001      	movs	r0, #1
 80042f4:	f7ff fdfe 	bl	8003ef4 <MRT_saveFlagValue>
	wu_flag = rtc_bckp_reg_wu;
 80042f8:	4b39      	ldr	r3, [pc, #228]	; (80043e0 <MRT_stateRestoration+0x158>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	4b36      	ldr	r3, [pc, #216]	; (80043d8 <MRT_stateRestoration+0x150>)
 8004300:	701a      	strb	r2, [r3, #0]

	//IWDG flag
	if(MRT_checkFlagsValues(FC_STATE_IWDG, 1) == false)	MRT_saveFlagValue(FC_STATE_IWDG);
 8004302:	2101      	movs	r1, #1
 8004304:	2002      	movs	r0, #2
 8004306:	f7ff fe17 	bl	8003f38 <MRT_checkFlagsValues>
 800430a:	4603      	mov	r3, r0
 800430c:	2b00      	cmp	r3, #0
 800430e:	d102      	bne.n	8004316 <MRT_stateRestoration+0x8e>
 8004310:	2002      	movs	r0, #2
 8004312:	f7ff fdef 	bl	8003ef4 <MRT_saveFlagValue>
	iwdg_flag = rtc_bckp_reg_iwdg;
 8004316:	4b35      	ldr	r3, [pc, #212]	; (80043ec <MRT_stateRestoration+0x164>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	b2da      	uxtb	r2, r3
 800431c:	4b34      	ldr	r3, [pc, #208]	; (80043f0 <MRT_stateRestoration+0x168>)
 800431e:	701a      	strb	r2, [r3, #0]

	//Apogee flag
	if(MRT_checkFlagsValues(FC_STATE_APOGEE, 1) == false)	MRT_saveFlagValue(FC_STATE_APOGEE);
 8004320:	2101      	movs	r1, #1
 8004322:	2003      	movs	r0, #3
 8004324:	f7ff fe08 	bl	8003f38 <MRT_checkFlagsValues>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d102      	bne.n	8004334 <MRT_stateRestoration+0xac>
 800432e:	2003      	movs	r0, #3
 8004330:	f7ff fde0 	bl	8003ef4 <MRT_saveFlagValue>
	apogee_flag = rtc_bckp_reg_apogee;
 8004334:	4b2f      	ldr	r3, [pc, #188]	; (80043f4 <MRT_stateRestoration+0x16c>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	b2da      	uxtb	r2, r3
 800433a:	4b2f      	ldr	r3, [pc, #188]	; (80043f8 <MRT_stateRestoration+0x170>)
 800433c:	701a      	strb	r2, [r3, #0]

	//Ejection state flag
	if(MRT_checkFlagsValues(FC_STATE_FLIGHT, 4) == false)	MRT_saveFlagValue(FC_STATE_FLIGHT);
 800433e:	2104      	movs	r1, #4
 8004340:	2004      	movs	r0, #4
 8004342:	f7ff fdf9 	bl	8003f38 <MRT_checkFlagsValues>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d102      	bne.n	8004352 <MRT_stateRestoration+0xca>
 800434c:	2004      	movs	r0, #4
 800434e:	f7ff fdd1 	bl	8003ef4 <MRT_saveFlagValue>
	ejection_stage_flag = rtc_bckp_reg_ejection_stage;
 8004352:	4b2a      	ldr	r3, [pc, #168]	; (80043fc <MRT_stateRestoration+0x174>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	b2da      	uxtb	r2, r3
 8004358:	4b29      	ldr	r3, [pc, #164]	; (8004400 <MRT_stateRestoration+0x178>)
 800435a:	701a      	strb	r2, [r3, #0]


	//Check RTC time values
	//Hours
	if(MRT_checkTimeValues(RTC_HOUR, 23) == false)	MRT_saveTimeValue(RTC_HOUR);
 800435c:	2117      	movs	r1, #23
 800435e:	2005      	movs	r0, #5
 8004360:	f7ff feec 	bl	800413c <MRT_checkTimeValues>
 8004364:	4603      	mov	r3, r0
 8004366:	2b00      	cmp	r3, #0
 8004368:	d102      	bne.n	8004370 <MRT_stateRestoration+0xe8>
 800436a:	2005      	movs	r0, #5
 800436c:	f7ff fe82 	bl	8004074 <MRT_saveTimeValue>
	prev_hour = rtc_bckp_reg_hour;
 8004370:	4b24      	ldr	r3, [pc, #144]	; (8004404 <MRT_stateRestoration+0x17c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	b2da      	uxtb	r2, r3
 8004376:	4b24      	ldr	r3, [pc, #144]	; (8004408 <MRT_stateRestoration+0x180>)
 8004378:	701a      	strb	r2, [r3, #0]

	//Minutes
	if(MRT_checkTimeValues(RTC_MINUTE, 59) == false)	MRT_saveTimeValue(RTC_MINUTE);
 800437a:	213b      	movs	r1, #59	; 0x3b
 800437c:	2006      	movs	r0, #6
 800437e:	f7ff fedd 	bl	800413c <MRT_checkTimeValues>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d102      	bne.n	800438e <MRT_stateRestoration+0x106>
 8004388:	2006      	movs	r0, #6
 800438a:	f7ff fe73 	bl	8004074 <MRT_saveTimeValue>
	prev_min = rtc_bckp_reg_min;
 800438e:	4b1f      	ldr	r3, [pc, #124]	; (800440c <MRT_stateRestoration+0x184>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	b2da      	uxtb	r2, r3
 8004394:	4b1e      	ldr	r3, [pc, #120]	; (8004410 <MRT_stateRestoration+0x188>)
 8004396:	701a      	strb	r2, [r3, #0]

	//Seconds
	if(MRT_checkTimeValues(RTC_SECOND, 59) == false)	MRT_saveTimeValue(RTC_SECOND);
 8004398:	213b      	movs	r1, #59	; 0x3b
 800439a:	2007      	movs	r0, #7
 800439c:	f7ff fece 	bl	800413c <MRT_checkTimeValues>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d102      	bne.n	80043ac <MRT_stateRestoration+0x124>
 80043a6:	2007      	movs	r0, #7
 80043a8:	f7ff fe64 	bl	8004074 <MRT_saveTimeValue>
	prev_sec = rtc_bckp_reg_sec;
 80043ac:	4b19      	ldr	r3, [pc, #100]	; (8004414 <MRT_stateRestoration+0x18c>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	4b19      	ldr	r3, [pc, #100]	; (8004418 <MRT_stateRestoration+0x190>)
 80043b4:	701a      	strb	r2, [r3, #0]

	//Sub-Seconds
	if(MRT_checkTimeValues(RTC_SUBSEC, 999) == false)	MRT_saveTimeValue(RTC_SUBSEC);
 80043b6:	f240 31e7 	movw	r1, #999	; 0x3e7
 80043ba:	2008      	movs	r0, #8
 80043bc:	f7ff febe 	bl	800413c <MRT_checkTimeValues>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d102      	bne.n	80043cc <MRT_stateRestoration+0x144>
 80043c6:	2008      	movs	r0, #8
 80043c8:	f7ff fe54 	bl	8004074 <MRT_saveTimeValue>
	prev_subsec = rtc_bckp_reg_subsec;
 80043cc:	4b13      	ldr	r3, [pc, #76]	; (800441c <MRT_stateRestoration+0x194>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a13      	ldr	r2, [pc, #76]	; (8004420 <MRT_stateRestoration+0x198>)
 80043d2:	6013      	str	r3, [r2, #0]
}
 80043d4:	bf00      	nop
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	20000391 	.word	0x20000391
 80043dc:	20000381 	.word	0x20000381
 80043e0:	20000334 	.word	0x20000334
 80043e4:	20000330 	.word	0x20000330
 80043e8:	20000390 	.word	0x20000390
 80043ec:	20000338 	.word	0x20000338
 80043f0:	20000392 	.word	0x20000392
 80043f4:	2000033c 	.word	0x2000033c
 80043f8:	20000393 	.word	0x20000393
 80043fc:	20000340 	.word	0x20000340
 8004400:	20000394 	.word	0x20000394
 8004404:	20000344 	.word	0x20000344
 8004408:	20000395 	.word	0x20000395
 800440c:	20000348 	.word	0x20000348
 8004410:	20000396 	.word	0x20000396
 8004414:	2000034c 	.word	0x2000034c
 8004418:	20000397 	.word	0x20000397
 800441c:	20000350 	.word	0x20000350
 8004420:	20000398 	.word	0x20000398

08004424 <MRT_checkWakeUp>:


/*
 * Check if FC is back from wakeup
 */
void MRT_checkWakeUp(void){
 8004424:	b580      	push	{r7, lr}
 8004426:	af00      	add	r7, sp, #0
	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8004428:	4b0e      	ldr	r3, [pc, #56]	; (8004464 <MRT_checkWakeUp+0x40>)
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b02      	cmp	r3, #2
 8004432:	d112      	bne.n	800445a <MRT_checkWakeUp+0x36>
	{

		wu_flag = 1;
 8004434:	4b0c      	ldr	r3, [pc, #48]	; (8004468 <MRT_checkWakeUp+0x44>)
 8004436:	2201      	movs	r2, #1
 8004438:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 800443a:	4b0a      	ldr	r3, [pc, #40]	; (8004464 <MRT_checkWakeUp+0x40>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a09      	ldr	r2, [pc, #36]	; (8004464 <MRT_checkWakeUp+0x40>)
 8004440:	f043 0308 	orr.w	r3, r3, #8
 8004444:	6013      	str	r3, [r2, #0]

		println("Wakeup from STANDBY MODE");
 8004446:	4809      	ldr	r0, [pc, #36]	; (800446c <MRT_checkWakeUp+0x48>)
 8004448:	f7fc fdf0 	bl	800102c <println>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 800444c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004450:	f006 fd24 	bl	800ae9c <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8004454:	4806      	ldr	r0, [pc, #24]	; (8004470 <MRT_checkWakeUp+0x4c>)
 8004456:	f008 f96f 	bl	800c738 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_clear_alarms_flags();
 800445a:	f7fe fc45 	bl	8002ce8 <MRT_clear_alarms_flags>
}
 800445e:	bf00      	nop
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40007000 	.word	0x40007000
 8004468:	20000391 	.word	0x20000391
 800446c:	0801c8c0 	.word	0x0801c8c0
 8004470:	2000bb2c 	.word	0x2000bb2c

08004474 <myprintf>:


uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value);
void str2upper(char* string, char* upper);

void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8004474:	b40f      	push	{r0, r1, r2, r3}
 8004476:	b580      	push	{r7, lr}
 8004478:	b082      	sub	sp, #8
 800447a:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 800447c:	f107 0314 	add.w	r3, r7, #20
 8004480:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	f44f 7180 	mov.w	r1, #256	; 0x100
 800448a:	4806      	ldr	r0, [pc, #24]	; (80044a4 <myprintf+0x30>)
 800448c:	f014 ff16 	bl	80192bc <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  //HAL_UART_Transmit(&DEBUGUART, (uint8_t*)buffer, strlen(buffer), -1);
  print(buffer);
 8004490:	4804      	ldr	r0, [pc, #16]	; (80044a4 <myprintf+0x30>)
 8004492:	f7fc fde9 	bl	8001068 <print>
}
 8004496:	bf00      	nop
 8004498:	3708      	adds	r7, #8
 800449a:	46bd      	mov	sp, r7
 800449c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80044a0:	b004      	add	sp, #16
 80044a2:	4770      	bx	lr
 80044a4:	2000039c 	.word	0x2000039c

080044a8 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b08a      	sub	sp, #40	; 0x28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 80044b4:	2201      	movs	r2, #1
 80044b6:	4932      	ldr	r1, [pc, #200]	; (8004580 <sd_init_dynamic_filename+0xd8>)
 80044b8:	4832      	ldr	r0, [pc, #200]	; (8004584 <sd_init_dynamic_filename+0xdc>)
 80044ba:	f00c ff8f 	bl	80113dc <f_mount>
 80044be:	4603      	mov	r3, r0
 80044c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 80044c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d008      	beq.n	80044de <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 80044cc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044d0:	4619      	mov	r1, r3
 80044d2:	482d      	ldr	r0, [pc, #180]	; (8004588 <sd_init_dynamic_filename+0xe0>)
 80044d4:	f7ff ffce 	bl	8004474 <myprintf>
		return fres;
 80044d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80044dc:	e04b      	b.n	8004576 <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 80044de:	2300      	movs	r3, #0
 80044e0:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 80044e2:	f107 0320 	add.w	r3, r7, #32
 80044e6:	461a      	mov	r2, r3
 80044e8:	68f9      	ldr	r1, [r7, #12]
 80044ea:	4825      	ldr	r0, [pc, #148]	; (8004580 <sd_init_dynamic_filename+0xd8>)
 80044ec:	f000 f89c 	bl	8004628 <scan_files>
 80044f0:	4603      	mov	r3, r0
 80044f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "%s%06lu.txt", prefix, max_used_value + 1);
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	3301      	adds	r3, #1
 80044fa:	f107 0010 	add.w	r0, r7, #16
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	4922      	ldr	r1, [pc, #136]	; (800458c <sd_init_dynamic_filename+0xe4>)
 8004502:	f013 fec9 	bl	8018298 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 8004506:	f107 0310 	add.w	r3, r7, #16
 800450a:	4619      	mov	r1, r3
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f013 ff54 	bl	80183ba <strcpy>
 8004512:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8004514:	f107 0310 	add.w	r3, r7, #16
 8004518:	221a      	movs	r2, #26
 800451a:	4619      	mov	r1, r3
 800451c:	481c      	ldr	r0, [pc, #112]	; (8004590 <sd_init_dynamic_filename+0xe8>)
 800451e:	f00c ffc1 	bl	80114a4 <f_open>
 8004522:	4603      	mov	r3, r0
 8004524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8004528:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800452c:	2b00      	cmp	r3, #0
 800452e:	d11a      	bne.n	8004566 <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 8004530:	4818      	ldr	r0, [pc, #96]	; (8004594 <sd_init_dynamic_filename+0xec>)
 8004532:	f7ff ff9f 	bl	8004474 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8004536:	4b16      	ldr	r3, [pc, #88]	; (8004590 <sd_init_dynamic_filename+0xe8>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	4619      	mov	r1, r3
 800453c:	4814      	ldr	r0, [pc, #80]	; (8004590 <sd_init_dynamic_filename+0xe8>)
 800453e:	f00d fbd2 	bl	8011ce6 <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 8004542:	4915      	ldr	r1, [pc, #84]	; (8004598 <sd_init_dynamic_filename+0xf0>)
 8004544:	4815      	ldr	r0, [pc, #84]	; (800459c <sd_init_dynamic_filename+0xf4>)
 8004546:	f013 fea7 	bl	8018298 <siprintf>
	sd_write(&fil, msg_buffer);
 800454a:	4914      	ldr	r1, [pc, #80]	; (800459c <sd_init_dynamic_filename+0xf4>)
 800454c:	4810      	ldr	r0, [pc, #64]	; (8004590 <sd_init_dynamic_filename+0xe8>)
 800454e:	f000 f841 	bl	80045d4 <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 8004552:	68b9      	ldr	r1, [r7, #8]
 8004554:	480e      	ldr	r0, [pc, #56]	; (8004590 <sd_init_dynamic_filename+0xe8>)
 8004556:	f000 f83d 	bl	80045d4 <sd_write>
	f_close(&fil);
 800455a:	480d      	ldr	r0, [pc, #52]	; (8004590 <sd_init_dynamic_filename+0xe8>)
 800455c:	f00d fb94 	bl	8011c88 <f_close>

	return fres;
 8004560:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004564:	e007      	b.n	8004576 <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 8004566:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800456a:	4619      	mov	r1, r3
 800456c:	480c      	ldr	r0, [pc, #48]	; (80045a0 <sd_init_dynamic_filename+0xf8>)
 800456e:	f7ff ff81 	bl	8004474 <myprintf>
		return fres;
 8004572:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004576:	4618      	mov	r0, r3
 8004578:	3728      	adds	r7, #40	; 0x28
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	0801c8dc 	.word	0x0801c8dc
 8004584:	2000be8c 	.word	0x2000be8c
 8004588:	0801c8e0 	.word	0x0801c8e0
 800458c:	0801c95c 	.word	0x0801c95c
 8004590:	2000c8a4 	.word	0x2000c8a4
 8004594:	0801c8f8 	.word	0x0801c8f8
 8004598:	0801c93c 	.word	0x0801c93c
 800459c:	2000c0c0 	.word	0x2000c0c0
 80045a0:	0801c928 	.word	0x0801c928

080045a4 <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 80045ac:	2212      	movs	r2, #18
 80045ae:	6879      	ldr	r1, [r7, #4]
 80045b0:	4807      	ldr	r0, [pc, #28]	; (80045d0 <sd_open_file+0x2c>)
 80045b2:	f00c ff77 	bl	80114a4 <f_open>
 80045b6:	4603      	mov	r3, r0
 80045b8:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 80045ba:	4b05      	ldr	r3, [pc, #20]	; (80045d0 <sd_open_file+0x2c>)
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	4619      	mov	r1, r3
 80045c0:	4803      	ldr	r0, [pc, #12]	; (80045d0 <sd_open_file+0x2c>)
 80045c2:	f00d fb90 	bl	8011ce6 <f_lseek>

	return fres;
 80045c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80045c8:	4618      	mov	r0, r3
 80045ca:	3710      	adds	r7, #16
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	2000c8a4 	.word	0x2000c8a4

080045d4 <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b084      	sub	sp, #16
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
 80045dc:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80045de:	6838      	ldr	r0, [r7, #0]
 80045e0:	f7fb fe10 	bl	8000204 <strlen>
 80045e4:	4602      	mov	r2, r0
 80045e6:	f107 0308 	add.w	r3, r7, #8
 80045ea:	6839      	ldr	r1, [r7, #0]
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f00d f91e 	bl	801182e <f_write>
 80045f2:	4603      	mov	r3, r0
 80045f4:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d107      	bne.n	800460c <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	4619      	mov	r1, r3
 8004600:	4807      	ldr	r0, [pc, #28]	; (8004620 <sd_write+0x4c>)
 8004602:	f7ff ff37 	bl	8004474 <myprintf>
		return bytesWrote;
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	b25b      	sxtb	r3, r3
 800460a:	e004      	b.n	8004616 <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 800460c:	4805      	ldr	r0, [pc, #20]	; (8004624 <sd_write+0x50>)
 800460e:	f7ff ff31 	bl	8004474 <myprintf>
		return -1;
 8004612:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8004616:	4618      	mov	r0, r3
 8004618:	3710      	adds	r7, #16
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	0801c968 	.word	0x0801c968
 8004624:	0801c98c 	.word	0x0801c98c

08004628 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8004628:	b5f0      	push	{r4, r5, r6, r7, lr}
 800462a:	b099      	sub	sp, #100	; 0x64
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
 8004634:	466b      	mov	r3, sp
 8004636:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8004638:	68b8      	ldr	r0, [r7, #8]
 800463a:	f7fb fde3 	bl	8000204 <strlen>
 800463e:	4603      	mov	r3, r0
 8004640:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8004644:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8004648:	4623      	mov	r3, r4
 800464a:	3b01      	subs	r3, #1
 800464c:	65bb      	str	r3, [r7, #88]	; 0x58
 800464e:	b2e0      	uxtb	r0, r4
 8004650:	f04f 0100 	mov.w	r1, #0
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	00cb      	lsls	r3, r1, #3
 800465e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004662:	00c2      	lsls	r2, r0, #3
 8004664:	b2e0      	uxtb	r0, r4
 8004666:	f04f 0100 	mov.w	r1, #0
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	00cb      	lsls	r3, r1, #3
 8004674:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004678:	00c2      	lsls	r2, r0, #3
 800467a:	4623      	mov	r3, r4
 800467c:	3307      	adds	r3, #7
 800467e:	08db      	lsrs	r3, r3, #3
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	ebad 0d03 	sub.w	sp, sp, r3
 8004686:	466b      	mov	r3, sp
 8004688:	3300      	adds	r3, #0
 800468a:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 800468c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800468e:	4619      	mov	r1, r3
 8004690:	68b8      	ldr	r0, [r7, #8]
 8004692:	f000 f8ff 	bl	8004894 <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 800469c:	2300      	movs	r3, #0
 800469e:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 80046a0:	f107 0318 	add.w	r3, r7, #24
 80046a4:	68f9      	ldr	r1, [r7, #12]
 80046a6:	4618      	mov	r0, r3
 80046a8:	f00d fd70 	bl	801218c <f_opendir>
 80046ac:	4603      	mov	r3, r0
 80046ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 80046b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d16c      	bne.n	8004794 <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80046ba:	f107 0318 	add.w	r3, r7, #24
 80046be:	4939      	ldr	r1, [pc, #228]	; (80047a4 <scan_files+0x17c>)
 80046c0:	4618      	mov	r0, r3
 80046c2:	f00d fe07 	bl	80122d4 <f_readdir>
 80046c6:	4603      	mov	r3, r0
 80046c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80046cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d15a      	bne.n	800478a <scan_files+0x162>
 80046d4:	4b33      	ldr	r3, [pc, #204]	; (80047a4 <scan_files+0x17c>)
 80046d6:	7a5b      	ldrb	r3, [r3, #9]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d056      	beq.n	800478a <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 80046dc:	4b31      	ldr	r3, [pc, #196]	; (80047a4 <scan_files+0x17c>)
 80046de:	7a1b      	ldrb	r3, [r3, #8]
 80046e0:	f003 0310 	and.w	r3, r3, #16
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d14e      	bne.n	8004786 <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 80046e8:	466b      	mov	r3, sp
 80046ea:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 80046ec:	482e      	ldr	r0, [pc, #184]	; (80047a8 <scan_files+0x180>)
 80046ee:	f7fb fd89 	bl	8000204 <strlen>
 80046f2:	4604      	mov	r4, r0
 80046f4:	4623      	mov	r3, r4
 80046f6:	3b01      	subs	r3, #1
 80046f8:	653b      	str	r3, [r7, #80]	; 0x50
 80046fa:	4620      	mov	r0, r4
 80046fc:	f04f 0100 	mov.w	r1, #0
 8004700:	f04f 0200 	mov.w	r2, #0
 8004704:	f04f 0300 	mov.w	r3, #0
 8004708:	00cb      	lsls	r3, r1, #3
 800470a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800470e:	00c2      	lsls	r2, r0, #3
 8004710:	4620      	mov	r0, r4
 8004712:	f04f 0100 	mov.w	r1, #0
 8004716:	f04f 0200 	mov.w	r2, #0
 800471a:	f04f 0300 	mov.w	r3, #0
 800471e:	00cb      	lsls	r3, r1, #3
 8004720:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8004724:	00c2      	lsls	r2, r0, #3
 8004726:	1de3      	adds	r3, r4, #7
 8004728:	08db      	lsrs	r3, r3, #3
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	ebad 0d03 	sub.w	sp, sp, r3
 8004730:	466b      	mov	r3, sp
 8004732:	3300      	adds	r3, #0
 8004734:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 8004736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004738:	4619      	mov	r1, r3
 800473a:	481b      	ldr	r0, [pc, #108]	; (80047a8 <scan_files+0x180>)
 800473c:	f000 f8aa 	bl	8004894 <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8004740:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004742:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8004746:	4619      	mov	r1, r3
 8004748:	4817      	ldr	r0, [pc, #92]	; (80047a8 <scan_files+0x180>)
 800474a:	f013 fe3e 	bl	80183ca <strncmp>
 800474e:	4603      	mov	r3, r0
 8004750:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 8004754:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8004758:	2b00      	cmp	r3, #0
 800475a:	d112      	bne.n	8004782 <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 800475c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800475e:	f107 0214 	add.w	r2, r7, #20
 8004762:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8004766:	4618      	mov	r0, r3
 8004768:	f000 f820 	bl	80047ac <extract_filename_suffix>
 800476c:	4603      	mov	r3, r0
 800476e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	429a      	cmp	r2, r3
 800477a:	d202      	bcs.n	8004782 <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 800477c:	697a      	ldr	r2, [r7, #20]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	46b5      	mov	sp, r6
 8004784:	e799      	b.n	80046ba <scan_files+0x92>
            	continue; // don't enter directory
 8004786:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8004788:	e797      	b.n	80046ba <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 800478a:	f107 0318 	add.w	r3, r7, #24
 800478e:	4618      	mov	r0, r3
 8004790:	f00d fd75 	bl	801227e <f_closedir>
    }

    return res;
 8004794:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8004798:	46ad      	mov	sp, r5
}
 800479a:	4618      	mov	r0, r3
 800479c:	3764      	adds	r7, #100	; 0x64
 800479e:	46bd      	mov	sp, r7
 80047a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a2:	bf00      	nop
 80047a4:	2000049c 	.word	0x2000049c
 80047a8:	200004a5 	.word	0x200004a5

080047ac <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 80047ac:	b5b0      	push	{r4, r5, r7, lr}
 80047ae:	b088      	sub	sp, #32
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	60f8      	str	r0, [r7, #12]
 80047b4:	460b      	mov	r3, r1
 80047b6:	607a      	str	r2, [r7, #4]
 80047b8:	72fb      	strb	r3, [r7, #11]
 80047ba:	466b      	mov	r3, sp
 80047bc:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 80047be:	68f8      	ldr	r0, [r7, #12]
 80047c0:	f7fb fd20 	bl	8000204 <strlen>
 80047c4:	4603      	mov	r3, r0
 80047c6:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80047c8:	2308      	movs	r3, #8
 80047ca:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80047cc:	7f7c      	ldrb	r4, [r7, #29]
 80047ce:	4623      	mov	r3, r4
 80047d0:	3b01      	subs	r3, #1
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	b2e0      	uxtb	r0, r4
 80047d6:	f04f 0100 	mov.w	r1, #0
 80047da:	f04f 0200 	mov.w	r2, #0
 80047de:	f04f 0300 	mov.w	r3, #0
 80047e2:	00cb      	lsls	r3, r1, #3
 80047e4:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80047e8:	00c2      	lsls	r2, r0, #3
 80047ea:	b2e0      	uxtb	r0, r4
 80047ec:	f04f 0100 	mov.w	r1, #0
 80047f0:	f04f 0200 	mov.w	r2, #0
 80047f4:	f04f 0300 	mov.w	r3, #0
 80047f8:	00cb      	lsls	r3, r1, #3
 80047fa:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80047fe:	00c2      	lsls	r2, r0, #3
 8004800:	4623      	mov	r3, r4
 8004802:	3307      	adds	r3, #7
 8004804:	08db      	lsrs	r3, r3, #3
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	ebad 0d03 	sub.w	sp, sp, r3
 800480c:	466b      	mov	r3, sp
 800480e:	3300      	adds	r3, #0
 8004810:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 8004812:	2300      	movs	r3, #0
 8004814:	77fb      	strb	r3, [r7, #31]
 8004816:	e014      	b.n	8004842 <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8004818:	7afb      	ldrb	r3, [r7, #11]
 800481a:	1e5a      	subs	r2, r3, #1
 800481c:	7ffb      	ldrb	r3, [r7, #31]
 800481e:	441a      	add	r2, r3
 8004820:	7fbb      	ldrb	r3, [r7, #30]
 8004822:	3b01      	subs	r3, #1
 8004824:	429a      	cmp	r2, r3
 8004826:	da11      	bge.n	800484c <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8004828:	7afa      	ldrb	r2, [r7, #11]
 800482a:	7ffb      	ldrb	r3, [r7, #31]
 800482c:	4413      	add	r3, r2
 800482e:	461a      	mov	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	441a      	add	r2, r3
 8004834:	7ffb      	ldrb	r3, [r7, #31]
 8004836:	7811      	ldrb	r1, [r2, #0]
 8004838:	697a      	ldr	r2, [r7, #20]
 800483a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 800483c:	7ffb      	ldrb	r3, [r7, #31]
 800483e:	3301      	adds	r3, #1
 8004840:	77fb      	strb	r3, [r7, #31]
 8004842:	7ffa      	ldrb	r2, [r7, #31]
 8004844:	7f7b      	ldrb	r3, [r7, #29]
 8004846:	429a      	cmp	r2, r3
 8004848:	d3e6      	bcc.n	8004818 <extract_filename_suffix+0x6c>
 800484a:	e000      	b.n	800484e <extract_filename_suffix+0xa2>
		}
		else break;
 800484c:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f107 0110 	add.w	r1, r7, #16
 8004854:	220a      	movs	r2, #10
 8004856:	4618      	mov	r0, r3
 8004858:	f014 fc7c 	bl	8019154 <strtol>
 800485c:	4603      	mov	r3, r0
 800485e:	461a      	mov	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	429a      	cmp	r2, r3
 800486a:	d00a      	beq.n	8004882 <extract_filename_suffix+0xd6>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004874:	d005      	beq.n	8004882 <extract_filename_suffix+0xd6>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800487e:	4293      	cmp	r3, r2
 8004880:	d101      	bne.n	8004886 <extract_filename_suffix+0xda>
	{
		return 1;
 8004882:	2301      	movs	r3, #1
 8004884:	e000      	b.n	8004888 <extract_filename_suffix+0xdc>
	}

	return 0;
 8004886:	2300      	movs	r3, #0
 8004888:	46ad      	mov	sp, r5
}
 800488a:	4618      	mov	r0, r3
 800488c:	3720      	adds	r7, #32
 800488e:	46bd      	mov	sp, r7
 8004890:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004894 <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 8004894:	b590      	push	{r4, r7, lr}
 8004896:	b085      	sub	sp, #20
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 800489e:	2300      	movs	r3, #0
 80048a0:	73fb      	strb	r3, [r7, #15]
 80048a2:	e019      	b.n	80048d8 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	4413      	add	r3, r2
 80048aa:	781b      	ldrb	r3, [r3, #0]
 80048ac:	73bb      	strb	r3, [r7, #14]
 80048ae:	7bbb      	ldrb	r3, [r7, #14]
 80048b0:	3301      	adds	r3, #1
 80048b2:	4a0f      	ldr	r2, [pc, #60]	; (80048f0 <str2upper+0x5c>)
 80048b4:	4413      	add	r3, r2
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	f003 0303 	and.w	r3, r3, #3
 80048bc:	2b02      	cmp	r3, #2
 80048be:	d102      	bne.n	80048c6 <str2upper+0x32>
 80048c0:	7bbb      	ldrb	r3, [r7, #14]
 80048c2:	3b20      	subs	r3, #32
 80048c4:	e000      	b.n	80048c8 <str2upper+0x34>
 80048c6:	7bbb      	ldrb	r3, [r7, #14]
 80048c8:	7bfa      	ldrb	r2, [r7, #15]
 80048ca:	6839      	ldr	r1, [r7, #0]
 80048cc:	440a      	add	r2, r1
 80048ce:	b2db      	uxtb	r3, r3
 80048d0:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
 80048d4:	3301      	adds	r3, #1
 80048d6:	73fb      	strb	r3, [r7, #15]
 80048d8:	7bfc      	ldrb	r4, [r7, #15]
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7fb fc92 	bl	8000204 <strlen>
 80048e0:	4603      	mov	r3, r0
 80048e2:	429c      	cmp	r4, r3
 80048e4:	d3de      	bcc.n	80048a4 <str2upper+0x10>
	}
}
 80048e6:	bf00      	nop
 80048e8:	bf00      	nop
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd90      	pop	{r4, r7, pc}
 80048f0:	0801d6e0 	.word	0x0801d6e0

080048f4 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b086      	sub	sp, #24
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	4603      	mov	r3, r0
 80048fc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 80048fe:	f107 020f 	add.w	r2, r7, #15
 8004902:	1df9      	adds	r1, r7, #7
 8004904:	2364      	movs	r3, #100	; 0x64
 8004906:	9300      	str	r3, [sp, #0]
 8004908:	2301      	movs	r3, #1
 800490a:	4804      	ldr	r0, [pc, #16]	; (800491c <W25qxx_Spi+0x28>)
 800490c:	f008 fa98 	bl	800ce40 <HAL_SPI_TransmitReceive>
	return ret;
 8004910:	7bfb      	ldrb	r3, [r7, #15]
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	2000bba4 	.word	0x2000bba4

08004920 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
 800492a:	2300      	movs	r3, #0
 800492c:	60bb      	str	r3, [r7, #8]
 800492e:	2300      	movs	r3, #0
 8004930:	607b      	str	r3, [r7, #4]
 8004932:	2300      	movs	r3, #0
 8004934:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004936:	2200      	movs	r2, #0
 8004938:	2140      	movs	r1, #64	; 0x40
 800493a:	4813      	ldr	r0, [pc, #76]	; (8004988 <W25qxx_ReadID+0x68>)
 800493c:	f005 f9a8 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8004940:	209f      	movs	r0, #159	; 0x9f
 8004942:	f7ff ffd7 	bl	80048f4 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004946:	20a5      	movs	r0, #165	; 0xa5
 8004948:	f7ff ffd4 	bl	80048f4 <W25qxx_Spi>
 800494c:	4603      	mov	r3, r0
 800494e:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004950:	20a5      	movs	r0, #165	; 0xa5
 8004952:	f7ff ffcf 	bl	80048f4 <W25qxx_Spi>
 8004956:	4603      	mov	r3, r0
 8004958:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800495a:	20a5      	movs	r0, #165	; 0xa5
 800495c:	f7ff ffca 	bl	80048f4 <W25qxx_Spi>
 8004960:	4603      	mov	r3, r0
 8004962:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004964:	2201      	movs	r2, #1
 8004966:	2140      	movs	r1, #64	; 0x40
 8004968:	4807      	ldr	r0, [pc, #28]	; (8004988 <W25qxx_ReadID+0x68>)
 800496a:	f005 f991 	bl	8009c90 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	041a      	lsls	r2, r3, #16
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	021b      	lsls	r3, r3, #8
 8004976:	4313      	orrs	r3, r2
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	4313      	orrs	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]
	return Temp;
 800497e:	68fb      	ldr	r3, [r7, #12]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3710      	adds	r7, #16
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40020c00 	.word	0x40020c00

0800498c <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 800498c:	b590      	push	{r4, r7, lr}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004992:	2200      	movs	r2, #0
 8004994:	2140      	movs	r1, #64	; 0x40
 8004996:	4816      	ldr	r0, [pc, #88]	; (80049f0 <W25qxx_ReadUniqID+0x64>)
 8004998:	f005 f97a 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 800499c:	204b      	movs	r0, #75	; 0x4b
 800499e:	f7ff ffa9 	bl	80048f4 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80049a2:	2300      	movs	r3, #0
 80049a4:	71fb      	strb	r3, [r7, #7]
 80049a6:	e005      	b.n	80049b4 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80049a8:	20a5      	movs	r0, #165	; 0xa5
 80049aa:	f7ff ffa3 	bl	80048f4 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80049ae:	79fb      	ldrb	r3, [r7, #7]
 80049b0:	3301      	adds	r3, #1
 80049b2:	71fb      	strb	r3, [r7, #7]
 80049b4:	79fb      	ldrb	r3, [r7, #7]
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	d9f6      	bls.n	80049a8 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80049ba:	2300      	movs	r3, #0
 80049bc:	71bb      	strb	r3, [r7, #6]
 80049be:	e00b      	b.n	80049d8 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80049c0:	79bc      	ldrb	r4, [r7, #6]
 80049c2:	20a5      	movs	r0, #165	; 0xa5
 80049c4:	f7ff ff96 	bl	80048f4 <W25qxx_Spi>
 80049c8:	4603      	mov	r3, r0
 80049ca:	461a      	mov	r2, r3
 80049cc:	4b09      	ldr	r3, [pc, #36]	; (80049f4 <W25qxx_ReadUniqID+0x68>)
 80049ce:	4423      	add	r3, r4
 80049d0:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 80049d2:	79bb      	ldrb	r3, [r7, #6]
 80049d4:	3301      	adds	r3, #1
 80049d6:	71bb      	strb	r3, [r7, #6]
 80049d8:	79bb      	ldrb	r3, [r7, #6]
 80049da:	2b07      	cmp	r3, #7
 80049dc:	d9f0      	bls.n	80049c0 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80049de:	2201      	movs	r2, #1
 80049e0:	2140      	movs	r1, #64	; 0x40
 80049e2:	4803      	ldr	r0, [pc, #12]	; (80049f0 <W25qxx_ReadUniqID+0x64>)
 80049e4:	f005 f954 	bl	8009c90 <HAL_GPIO_WritePin>
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd90      	pop	{r4, r7, pc}
 80049f0:	40020c00 	.word	0x40020c00
 80049f4:	2000cad4 	.word	0x2000cad4

080049f8 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80049fc:	2200      	movs	r2, #0
 80049fe:	2140      	movs	r1, #64	; 0x40
 8004a00:	4807      	ldr	r0, [pc, #28]	; (8004a20 <W25qxx_WriteEnable+0x28>)
 8004a02:	f005 f945 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8004a06:	2006      	movs	r0, #6
 8004a08:	f7ff ff74 	bl	80048f4 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	2140      	movs	r1, #64	; 0x40
 8004a10:	4803      	ldr	r0, [pc, #12]	; (8004a20 <W25qxx_WriteEnable+0x28>)
 8004a12:	f005 f93d 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 8004a16:	2001      	movs	r0, #1
 8004a18:	f00d fefe 	bl	8012818 <osDelay>
}
 8004a1c:	bf00      	nop
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40020c00 	.word	0x40020c00

08004a24 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004a32:	2200      	movs	r2, #0
 8004a34:	2140      	movs	r1, #64	; 0x40
 8004a36:	481c      	ldr	r0, [pc, #112]	; (8004aa8 <W25qxx_ReadStatusRegister+0x84>)
 8004a38:	f005 f92a 	bl	8009c90 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8004a3c:	79fb      	ldrb	r3, [r7, #7]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d10c      	bne.n	8004a5c <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 8004a42:	2005      	movs	r0, #5
 8004a44:	f7ff ff56 	bl	80048f4 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004a48:	20a5      	movs	r0, #165	; 0xa5
 8004a4a:	f7ff ff53 	bl	80048f4 <W25qxx_Spi>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 8004a52:	4a16      	ldr	r2, [pc, #88]	; (8004aac <W25qxx_ReadStatusRegister+0x88>)
 8004a54:	7bfb      	ldrb	r3, [r7, #15]
 8004a56:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8004a5a:	e01b      	b.n	8004a94 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8004a5c:	79fb      	ldrb	r3, [r7, #7]
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d10c      	bne.n	8004a7c <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 8004a62:	2035      	movs	r0, #53	; 0x35
 8004a64:	f7ff ff46 	bl	80048f4 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004a68:	20a5      	movs	r0, #165	; 0xa5
 8004a6a:	f7ff ff43 	bl	80048f4 <W25qxx_Spi>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 8004a72:	4a0e      	ldr	r2, [pc, #56]	; (8004aac <W25qxx_ReadStatusRegister+0x88>)
 8004a74:	7bfb      	ldrb	r3, [r7, #15]
 8004a76:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8004a7a:	e00b      	b.n	8004a94 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004a7c:	2015      	movs	r0, #21
 8004a7e:	f7ff ff39 	bl	80048f4 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004a82:	20a5      	movs	r0, #165	; 0xa5
 8004a84:	f7ff ff36 	bl	80048f4 <W25qxx_Spi>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004a8c:	4a07      	ldr	r2, [pc, #28]	; (8004aac <W25qxx_ReadStatusRegister+0x88>)
 8004a8e:	7bfb      	ldrb	r3, [r7, #15]
 8004a90:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004a94:	2201      	movs	r2, #1
 8004a96:	2140      	movs	r1, #64	; 0x40
 8004a98:	4803      	ldr	r0, [pc, #12]	; (8004aa8 <W25qxx_ReadStatusRegister+0x84>)
 8004a9a:	f005 f8f9 	bl	8009c90 <HAL_GPIO_WritePin>
	return status;
 8004a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3710      	adds	r7, #16
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	40020c00 	.word	0x40020c00
 8004aac:	2000cad4 	.word	0x2000cad4

08004ab0 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8004ab4:	2001      	movs	r0, #1
 8004ab6:	f00d feaf 	bl	8012818 <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004aba:	2200      	movs	r2, #0
 8004abc:	2140      	movs	r1, #64	; 0x40
 8004abe:	480f      	ldr	r0, [pc, #60]	; (8004afc <W25qxx_WaitForWriteEnd+0x4c>)
 8004ac0:	f005 f8e6 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8004ac4:	2005      	movs	r0, #5
 8004ac6:	f7ff ff15 	bl	80048f4 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004aca:	20a5      	movs	r0, #165	; 0xa5
 8004acc:	f7ff ff12 	bl	80048f4 <W25qxx_Spi>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	4b0a      	ldr	r3, [pc, #40]	; (8004b00 <W25qxx_WaitForWriteEnd+0x50>)
 8004ad6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8004ada:	2001      	movs	r0, #1
 8004adc:	f00d fe9c 	bl	8012818 <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8004ae0:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <W25qxx_WaitForWriteEnd+0x50>)
 8004ae2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1ed      	bne.n	8004aca <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004aee:	2201      	movs	r2, #1
 8004af0:	2140      	movs	r1, #64	; 0x40
 8004af2:	4802      	ldr	r0, [pc, #8]	; (8004afc <W25qxx_WaitForWriteEnd+0x4c>)
 8004af4:	f005 f8cc 	bl	8009c90 <HAL_GPIO_WritePin>
}
 8004af8:	bf00      	nop
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40020c00 	.word	0x40020c00
 8004b00:	2000cad4 	.word	0x2000cad4

08004b04 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8004b0a:	4b90      	ldr	r3, [pc, #576]	; (8004d4c <W25qxx_Init+0x248>)
 8004b0c:	2201      	movs	r2, #1
 8004b0e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 8004b12:	e002      	b.n	8004b1a <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 8004b14:	2001      	movs	r0, #1
 8004b16:	f00d fe7f 	bl	8012818 <osDelay>
	while (HAL_GetTick() < 100)
 8004b1a:	f004 f9a1 	bl	8008e60 <HAL_GetTick>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b63      	cmp	r3, #99	; 0x63
 8004b22:	d9f7      	bls.n	8004b14 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004b24:	2201      	movs	r2, #1
 8004b26:	2140      	movs	r1, #64	; 0x40
 8004b28:	4889      	ldr	r0, [pc, #548]	; (8004d50 <W25qxx_Init+0x24c>)
 8004b2a:	f005 f8b1 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8004b2e:	2064      	movs	r0, #100	; 0x64
 8004b30:	f00d fe72 	bl	8012818 <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 8004b34:	4887      	ldr	r0, [pc, #540]	; (8004d54 <W25qxx_Init+0x250>)
 8004b36:	f013 fae3 	bl	8018100 <puts>
#endif
	id = W25qxx_ReadID();
 8004b3a:	f7ff fef1 	bl	8004920 <W25qxx_ReadID>
 8004b3e:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	4885      	ldr	r0, [pc, #532]	; (8004d58 <W25qxx_Init+0x254>)
 8004b44:	f013 fa56 	bl	8017ff4 <iprintf>
#endif
	switch (id & 0x000000FF)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	3b11      	subs	r3, #17
 8004b4e:	2b0f      	cmp	r3, #15
 8004b50:	f200 808b 	bhi.w	8004c6a <W25qxx_Init+0x166>
 8004b54:	a201      	add	r2, pc, #4	; (adr r2, 8004b5c <W25qxx_Init+0x58>)
 8004b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b5a:	bf00      	nop
 8004b5c:	08004c57 	.word	0x08004c57
 8004b60:	08004c43 	.word	0x08004c43
 8004b64:	08004c2f 	.word	0x08004c2f
 8004b68:	08004c1b 	.word	0x08004c1b
 8004b6c:	08004c07 	.word	0x08004c07
 8004b70:	08004bf3 	.word	0x08004bf3
 8004b74:	08004bdf 	.word	0x08004bdf
 8004b78:	08004bc9 	.word	0x08004bc9
 8004b7c:	08004bb3 	.word	0x08004bb3
 8004b80:	08004c6b 	.word	0x08004c6b
 8004b84:	08004c6b 	.word	0x08004c6b
 8004b88:	08004c6b 	.word	0x08004c6b
 8004b8c:	08004c6b 	.word	0x08004c6b
 8004b90:	08004c6b 	.word	0x08004c6b
 8004b94:	08004c6b 	.word	0x08004c6b
 8004b98:	08004b9d 	.word	0x08004b9d
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8004b9c:	4b6b      	ldr	r3, [pc, #428]	; (8004d4c <W25qxx_Init+0x248>)
 8004b9e:	220a      	movs	r2, #10
 8004ba0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 8004ba2:	4b6a      	ldr	r3, [pc, #424]	; (8004d4c <W25qxx_Init+0x248>)
 8004ba4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ba8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 8004baa:	486c      	ldr	r0, [pc, #432]	; (8004d5c <W25qxx_Init+0x258>)
 8004bac:	f013 faa8 	bl	8018100 <puts>
#endif
		break;
 8004bb0:	e064      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8004bb2:	4b66      	ldr	r3, [pc, #408]	; (8004d4c <W25qxx_Init+0x248>)
 8004bb4:	2209      	movs	r2, #9
 8004bb6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 8004bb8:	4b64      	ldr	r3, [pc, #400]	; (8004d4c <W25qxx_Init+0x248>)
 8004bba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bbe:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 8004bc0:	4867      	ldr	r0, [pc, #412]	; (8004d60 <W25qxx_Init+0x25c>)
 8004bc2:	f013 fa9d 	bl	8018100 <puts>
#endif
		break;
 8004bc6:	e059      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8004bc8:	4b60      	ldr	r3, [pc, #384]	; (8004d4c <W25qxx_Init+0x248>)
 8004bca:	2208      	movs	r2, #8
 8004bcc:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 8004bce:	4b5f      	ldr	r3, [pc, #380]	; (8004d4c <W25qxx_Init+0x248>)
 8004bd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004bd4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 8004bd6:	4863      	ldr	r0, [pc, #396]	; (8004d64 <W25qxx_Init+0x260>)
 8004bd8:	f013 fa92 	bl	8018100 <puts>
#endif
		break;
 8004bdc:	e04e      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8004bde:	4b5b      	ldr	r3, [pc, #364]	; (8004d4c <W25qxx_Init+0x248>)
 8004be0:	2207      	movs	r2, #7
 8004be2:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 8004be4:	4b59      	ldr	r3, [pc, #356]	; (8004d4c <W25qxx_Init+0x248>)
 8004be6:	2280      	movs	r2, #128	; 0x80
 8004be8:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 8004bea:	485f      	ldr	r0, [pc, #380]	; (8004d68 <W25qxx_Init+0x264>)
 8004bec:	f013 fa88 	bl	8018100 <puts>
#endif
		break;
 8004bf0:	e044      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8004bf2:	4b56      	ldr	r3, [pc, #344]	; (8004d4c <W25qxx_Init+0x248>)
 8004bf4:	2206      	movs	r2, #6
 8004bf6:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8004bf8:	4b54      	ldr	r3, [pc, #336]	; (8004d4c <W25qxx_Init+0x248>)
 8004bfa:	2240      	movs	r2, #64	; 0x40
 8004bfc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8004bfe:	485b      	ldr	r0, [pc, #364]	; (8004d6c <W25qxx_Init+0x268>)
 8004c00:	f013 fa7e 	bl	8018100 <puts>
#endif
		break;
 8004c04:	e03a      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8004c06:	4b51      	ldr	r3, [pc, #324]	; (8004d4c <W25qxx_Init+0x248>)
 8004c08:	2205      	movs	r2, #5
 8004c0a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8004c0c:	4b4f      	ldr	r3, [pc, #316]	; (8004d4c <W25qxx_Init+0x248>)
 8004c0e:	2220      	movs	r2, #32
 8004c10:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 8004c12:	4857      	ldr	r0, [pc, #348]	; (8004d70 <W25qxx_Init+0x26c>)
 8004c14:	f013 fa74 	bl	8018100 <puts>
#endif
		break;
 8004c18:	e030      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8004c1a:	4b4c      	ldr	r3, [pc, #304]	; (8004d4c <W25qxx_Init+0x248>)
 8004c1c:	2204      	movs	r2, #4
 8004c1e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8004c20:	4b4a      	ldr	r3, [pc, #296]	; (8004d4c <W25qxx_Init+0x248>)
 8004c22:	2210      	movs	r2, #16
 8004c24:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 8004c26:	4853      	ldr	r0, [pc, #332]	; (8004d74 <W25qxx_Init+0x270>)
 8004c28:	f013 fa6a 	bl	8018100 <puts>
#endif
		break;
 8004c2c:	e026      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8004c2e:	4b47      	ldr	r3, [pc, #284]	; (8004d4c <W25qxx_Init+0x248>)
 8004c30:	2203      	movs	r2, #3
 8004c32:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8004c34:	4b45      	ldr	r3, [pc, #276]	; (8004d4c <W25qxx_Init+0x248>)
 8004c36:	2208      	movs	r2, #8
 8004c38:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8004c3a:	484f      	ldr	r0, [pc, #316]	; (8004d78 <W25qxx_Init+0x274>)
 8004c3c:	f013 fa60 	bl	8018100 <puts>
#endif
		break;
 8004c40:	e01c      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 8004c42:	4b42      	ldr	r3, [pc, #264]	; (8004d4c <W25qxx_Init+0x248>)
 8004c44:	2202      	movs	r2, #2
 8004c46:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8004c48:	4b40      	ldr	r3, [pc, #256]	; (8004d4c <W25qxx_Init+0x248>)
 8004c4a:	2204      	movs	r2, #4
 8004c4c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8004c4e:	484b      	ldr	r0, [pc, #300]	; (8004d7c <W25qxx_Init+0x278>)
 8004c50:	f013 fa56 	bl	8018100 <puts>
#endif
		break;
 8004c54:	e012      	b.n	8004c7c <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 8004c56:	4b3d      	ldr	r3, [pc, #244]	; (8004d4c <W25qxx_Init+0x248>)
 8004c58:	2201      	movs	r2, #1
 8004c5a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8004c5c:	4b3b      	ldr	r3, [pc, #236]	; (8004d4c <W25qxx_Init+0x248>)
 8004c5e:	2202      	movs	r2, #2
 8004c60:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 8004c62:	4847      	ldr	r0, [pc, #284]	; (8004d80 <W25qxx_Init+0x27c>)
 8004c64:	f013 fa4c 	bl	8018100 <puts>
#endif
		break;
 8004c68:	e008      	b.n	8004c7c <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8004c6a:	4846      	ldr	r0, [pc, #280]	; (8004d84 <W25qxx_Init+0x280>)
 8004c6c:	f013 fa48 	bl	8018100 <puts>
#endif
		w25qxx.Lock = 0;
 8004c70:	4b36      	ldr	r3, [pc, #216]	; (8004d4c <W25qxx_Init+0x248>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	e063      	b.n	8004d44 <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8004c7c:	4b33      	ldr	r3, [pc, #204]	; (8004d4c <W25qxx_Init+0x248>)
 8004c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c82:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 8004c84:	4b31      	ldr	r3, [pc, #196]	; (8004d4c <W25qxx_Init+0x248>)
 8004c86:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004c8a:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8004c8c:	4b2f      	ldr	r3, [pc, #188]	; (8004d4c <W25qxx_Init+0x248>)
 8004c8e:	69db      	ldr	r3, [r3, #28]
 8004c90:	011b      	lsls	r3, r3, #4
 8004c92:	4a2e      	ldr	r2, [pc, #184]	; (8004d4c <W25qxx_Init+0x248>)
 8004c94:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 8004c96:	4b2d      	ldr	r3, [pc, #180]	; (8004d4c <W25qxx_Init+0x248>)
 8004c98:	695b      	ldr	r3, [r3, #20]
 8004c9a:	4a2c      	ldr	r2, [pc, #176]	; (8004d4c <W25qxx_Init+0x248>)
 8004c9c:	6912      	ldr	r2, [r2, #16]
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	4a2a      	ldr	r2, [pc, #168]	; (8004d4c <W25qxx_Init+0x248>)
 8004ca4:	8952      	ldrh	r2, [r2, #10]
 8004ca6:	fbb3 f3f2 	udiv	r3, r3, r2
 8004caa:	4a28      	ldr	r2, [pc, #160]	; (8004d4c <W25qxx_Init+0x248>)
 8004cac:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 8004cae:	4b27      	ldr	r3, [pc, #156]	; (8004d4c <W25qxx_Init+0x248>)
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	011b      	lsls	r3, r3, #4
 8004cb4:	4a25      	ldr	r2, [pc, #148]	; (8004d4c <W25qxx_Init+0x248>)
 8004cb6:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 8004cb8:	4b24      	ldr	r3, [pc, #144]	; (8004d4c <W25qxx_Init+0x248>)
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	4a23      	ldr	r2, [pc, #140]	; (8004d4c <W25qxx_Init+0x248>)
 8004cbe:	6912      	ldr	r2, [r2, #16]
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	0a9b      	lsrs	r3, r3, #10
 8004cc6:	4a21      	ldr	r2, [pc, #132]	; (8004d4c <W25qxx_Init+0x248>)
 8004cc8:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8004cca:	f7ff fe5f 	bl	800498c <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8004cce:	2001      	movs	r0, #1
 8004cd0:	f7ff fea8 	bl	8004a24 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8004cd4:	2002      	movs	r0, #2
 8004cd6:	f7ff fea5 	bl	8004a24 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8004cda:	2003      	movs	r0, #3
 8004cdc:	f7ff fea2 	bl	8004a24 <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 8004ce0:	4b1a      	ldr	r3, [pc, #104]	; (8004d4c <W25qxx_Init+0x248>)
 8004ce2:	895b      	ldrh	r3, [r3, #10]
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	4828      	ldr	r0, [pc, #160]	; (8004d88 <W25qxx_Init+0x284>)
 8004ce8:	f013 f984 	bl	8017ff4 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 8004cec:	4b17      	ldr	r3, [pc, #92]	; (8004d4c <W25qxx_Init+0x248>)
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	4619      	mov	r1, r3
 8004cf2:	4826      	ldr	r0, [pc, #152]	; (8004d8c <W25qxx_Init+0x288>)
 8004cf4:	f013 f97e 	bl	8017ff4 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8004cf8:	4b14      	ldr	r3, [pc, #80]	; (8004d4c <W25qxx_Init+0x248>)
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4824      	ldr	r0, [pc, #144]	; (8004d90 <W25qxx_Init+0x28c>)
 8004d00:	f013 f978 	bl	8017ff4 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 8004d04:	4b11      	ldr	r3, [pc, #68]	; (8004d4c <W25qxx_Init+0x248>)
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	4619      	mov	r1, r3
 8004d0a:	4822      	ldr	r0, [pc, #136]	; (8004d94 <W25qxx_Init+0x290>)
 8004d0c:	f013 f972 	bl	8017ff4 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004d10:	4b0e      	ldr	r3, [pc, #56]	; (8004d4c <W25qxx_Init+0x248>)
 8004d12:	699b      	ldr	r3, [r3, #24]
 8004d14:	4619      	mov	r1, r3
 8004d16:	4820      	ldr	r0, [pc, #128]	; (8004d98 <W25qxx_Init+0x294>)
 8004d18:	f013 f96c 	bl	8017ff4 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8004d1c:	4b0b      	ldr	r3, [pc, #44]	; (8004d4c <W25qxx_Init+0x248>)
 8004d1e:	69db      	ldr	r3, [r3, #28]
 8004d20:	4619      	mov	r1, r3
 8004d22:	481e      	ldr	r0, [pc, #120]	; (8004d9c <W25qxx_Init+0x298>)
 8004d24:	f013 f966 	bl	8017ff4 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8004d28:	4b08      	ldr	r3, [pc, #32]	; (8004d4c <W25qxx_Init+0x248>)
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	481c      	ldr	r0, [pc, #112]	; (8004da0 <W25qxx_Init+0x29c>)
 8004d30:	f013 f960 	bl	8017ff4 <iprintf>
	printf("w25qxx Init Done\r\n");
 8004d34:	481b      	ldr	r0, [pc, #108]	; (8004da4 <W25qxx_Init+0x2a0>)
 8004d36:	f013 f9e3 	bl	8018100 <puts>
#endif
	w25qxx.Lock = 0;
 8004d3a:	4b04      	ldr	r3, [pc, #16]	; (8004d4c <W25qxx_Init+0x248>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8004d42:	2301      	movs	r3, #1
}
 8004d44:	4618      	mov	r0, r3
 8004d46:	3708      	adds	r7, #8
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}
 8004d4c:	2000cad4 	.word	0x2000cad4
 8004d50:	40020c00 	.word	0x40020c00
 8004d54:	0801c9a4 	.word	0x0801c9a4
 8004d58:	0801c9bc 	.word	0x0801c9bc
 8004d5c:	0801c9d0 	.word	0x0801c9d0
 8004d60:	0801c9e8 	.word	0x0801c9e8
 8004d64:	0801ca00 	.word	0x0801ca00
 8004d68:	0801ca18 	.word	0x0801ca18
 8004d6c:	0801ca30 	.word	0x0801ca30
 8004d70:	0801ca48 	.word	0x0801ca48
 8004d74:	0801ca60 	.word	0x0801ca60
 8004d78:	0801ca78 	.word	0x0801ca78
 8004d7c:	0801ca90 	.word	0x0801ca90
 8004d80:	0801caa8 	.word	0x0801caa8
 8004d84:	0801cac0 	.word	0x0801cac0
 8004d88:	0801cad4 	.word	0x0801cad4
 8004d8c:	0801caf4 	.word	0x0801caf4
 8004d90:	0801cb0c 	.word	0x0801cb0c
 8004d94:	0801cb2c 	.word	0x0801cb2c
 8004d98:	0801cb48 	.word	0x0801cb48
 8004d9c:	0801cb68 	.word	0x0801cb68
 8004da0:	0801cb84 	.word	0x0801cb84
 8004da4:	0801cba4 	.word	0x0801cba4

08004da8 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b084      	sub	sp, #16
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8004db0:	e002      	b.n	8004db8 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8004db2:	2001      	movs	r0, #1
 8004db4:	f00d fd30 	bl	8012818 <osDelay>
	while (w25qxx.Lock == 1)
 8004db8:	4b2d      	ldr	r3, [pc, #180]	; (8004e70 <W25qxx_EraseSector+0xc8>)
 8004dba:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d0f7      	beq.n	8004db2 <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8004dc2:	4b2b      	ldr	r3, [pc, #172]	; (8004e70 <W25qxx_EraseSector+0xc8>)
 8004dc4:	2201      	movs	r2, #1
 8004dc6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 8004dca:	f004 f849 	bl	8008e60 <HAL_GetTick>
 8004dce:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 8004dd0:	6879      	ldr	r1, [r7, #4]
 8004dd2:	4828      	ldr	r0, [pc, #160]	; (8004e74 <W25qxx_EraseSector+0xcc>)
 8004dd4:	f013 f90e 	bl	8017ff4 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 8004dd8:	f7ff fe6a 	bl	8004ab0 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8004ddc:	4b24      	ldr	r3, [pc, #144]	; (8004e70 <W25qxx_EraseSector+0xc8>)
 8004dde:	691a      	ldr	r2, [r3, #16]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	fb02 f303 	mul.w	r3, r2, r3
 8004de6:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8004de8:	f7ff fe06 	bl	80049f8 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004dec:	2200      	movs	r2, #0
 8004dee:	2140      	movs	r1, #64	; 0x40
 8004df0:	4821      	ldr	r0, [pc, #132]	; (8004e78 <W25qxx_EraseSector+0xd0>)
 8004df2:	f004 ff4d 	bl	8009c90 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004df6:	4b1e      	ldr	r3, [pc, #120]	; (8004e70 <W25qxx_EraseSector+0xc8>)
 8004df8:	781b      	ldrb	r3, [r3, #0]
 8004dfa:	2b08      	cmp	r3, #8
 8004dfc:	d909      	bls.n	8004e12 <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8004dfe:	2021      	movs	r0, #33	; 0x21
 8004e00:	f7ff fd78 	bl	80048f4 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	0e1b      	lsrs	r3, r3, #24
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff fd72 	bl	80048f4 <W25qxx_Spi>
 8004e10:	e002      	b.n	8004e18 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8004e12:	2020      	movs	r0, #32
 8004e14:	f7ff fd6e 	bl	80048f4 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	0c1b      	lsrs	r3, r3, #16
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff fd68 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	0a1b      	lsrs	r3, r3, #8
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7ff fd62 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff fd5d 	bl	80048f4 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	2140      	movs	r1, #64	; 0x40
 8004e3e:	480e      	ldr	r0, [pc, #56]	; (8004e78 <W25qxx_EraseSector+0xd0>)
 8004e40:	f004 ff26 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004e44:	f7ff fe34 	bl	8004ab0 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 8004e48:	f004 f80a 	bl	8008e60 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	4619      	mov	r1, r3
 8004e54:	4809      	ldr	r0, [pc, #36]	; (8004e7c <W25qxx_EraseSector+0xd4>)
 8004e56:	f013 f8cd 	bl	8017ff4 <iprintf>
#endif
	W25qxx_Delay(1);
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	f00d fcdc 	bl	8012818 <osDelay>
	w25qxx.Lock = 0;
 8004e60:	4b03      	ldr	r3, [pc, #12]	; (8004e70 <W25qxx_EraseSector+0xc8>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004e68:	bf00      	nop
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	2000cad4 	.word	0x2000cad4
 8004e74:	0801cbfc 	.word	0x0801cbfc
 8004e78:	40020c00 	.word	0x40020c00
 8004e7c:	0801cc20 	.word	0x0801cc20

08004e80 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8004e88:	4b07      	ldr	r3, [pc, #28]	; (8004ea8 <W25qxx_SectorToPage+0x28>)
 8004e8a:	691b      	ldr	r3, [r3, #16]
 8004e8c:	687a      	ldr	r2, [r7, #4]
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	4a05      	ldr	r2, [pc, #20]	; (8004ea8 <W25qxx_SectorToPage+0x28>)
 8004e94:	8952      	ldrh	r2, [r2, #10]
 8004e96:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	2000cad4 	.word	0x2000cad4

08004eac <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b086      	sub	sp, #24
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	607a      	str	r2, [r7, #4]
 8004eb8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004eba:	e002      	b.n	8004ec2 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8004ebc:	2001      	movs	r0, #1
 8004ebe:	f00d fcab 	bl	8012818 <osDelay>
	while (w25qxx.Lock == 1)
 8004ec2:	4b57      	ldr	r3, [pc, #348]	; (8005020 <W25qxx_WritePage+0x174>)
 8004ec4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d0f7      	beq.n	8004ebc <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8004ecc:	4b54      	ldr	r3, [pc, #336]	; (8005020 <W25qxx_WritePage+0x174>)
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8004ed4:	683a      	ldr	r2, [r7, #0]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	4413      	add	r3, r2
 8004eda:	4a51      	ldr	r2, [pc, #324]	; (8005020 <W25qxx_WritePage+0x174>)
 8004edc:	8952      	ldrh	r2, [r2, #10]
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d802      	bhi.n	8004ee8 <W25qxx_WritePage+0x3c>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d105      	bne.n	8004ef4 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004ee8:	4b4d      	ldr	r3, [pc, #308]	; (8005020 <W25qxx_WritePage+0x174>)
 8004eea:	895b      	ldrh	r3, [r3, #10]
 8004eec:	461a      	mov	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	1ad3      	subs	r3, r2, r3
 8004ef2:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8004ef4:	687a      	ldr	r2, [r7, #4]
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	4413      	add	r3, r2
 8004efa:	4a49      	ldr	r2, [pc, #292]	; (8005020 <W25qxx_WritePage+0x174>)
 8004efc:	8952      	ldrh	r2, [r2, #10]
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d905      	bls.n	8004f0e <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004f02:	4b47      	ldr	r3, [pc, #284]	; (8005020 <W25qxx_WritePage+0x174>)
 8004f04:	895b      	ldrh	r3, [r3, #10]
 8004f06:	461a      	mov	r2, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	1ad3      	subs	r3, r2, r3
 8004f0c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004f0e:	683b      	ldr	r3, [r7, #0]
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	68b9      	ldr	r1, [r7, #8]
 8004f14:	4843      	ldr	r0, [pc, #268]	; (8005024 <W25qxx_WritePage+0x178>)
 8004f16:	f013 f86d 	bl	8017ff4 <iprintf>
	W25qxx_Delay(100);
 8004f1a:	2064      	movs	r0, #100	; 0x64
 8004f1c:	f00d fc7c 	bl	8012818 <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004f20:	f003 ff9e 	bl	8008e60 <HAL_GetTick>
 8004f24:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 8004f26:	f7ff fdc3 	bl	8004ab0 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8004f2a:	f7ff fd65 	bl	80049f8 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004f2e:	2200      	movs	r2, #0
 8004f30:	2140      	movs	r1, #64	; 0x40
 8004f32:	483d      	ldr	r0, [pc, #244]	; (8005028 <W25qxx_WritePage+0x17c>)
 8004f34:	f004 feac 	bl	8009c90 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8004f38:	4b39      	ldr	r3, [pc, #228]	; (8005020 <W25qxx_WritePage+0x174>)
 8004f3a:	895b      	ldrh	r3, [r3, #10]
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	fb03 f302 	mul.w	r3, r3, r2
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	4413      	add	r3, r2
 8004f48:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8004f4a:	4b35      	ldr	r3, [pc, #212]	; (8005020 <W25qxx_WritePage+0x174>)
 8004f4c:	781b      	ldrb	r3, [r3, #0]
 8004f4e:	2b08      	cmp	r3, #8
 8004f50:	d909      	bls.n	8004f66 <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 8004f52:	2012      	movs	r0, #18
 8004f54:	f7ff fcce 	bl	80048f4 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	0e1b      	lsrs	r3, r3, #24
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff fcc8 	bl	80048f4 <W25qxx_Spi>
 8004f64:	e002      	b.n	8004f6c <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 8004f66:	2002      	movs	r0, #2
 8004f68:	f7ff fcc4 	bl	80048f4 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	0c1b      	lsrs	r3, r3, #16
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff fcbe 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	0a1b      	lsrs	r3, r3, #8
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7ff fcb8 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f7ff fcb3 	bl	80048f4 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	2364      	movs	r3, #100	; 0x64
 8004f94:	68f9      	ldr	r1, [r7, #12]
 8004f96:	4825      	ldr	r0, [pc, #148]	; (800502c <W25qxx_WritePage+0x180>)
 8004f98:	f007 fd05 	bl	800c9a6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004f9c:	2201      	movs	r2, #1
 8004f9e:	2140      	movs	r1, #64	; 0x40
 8004fa0:	4821      	ldr	r0, [pc, #132]	; (8005028 <W25qxx_WritePage+0x17c>)
 8004fa2:	f004 fe75 	bl	8009c90 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004fa6:	f7ff fd83 	bl	8004ab0 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004faa:	f003 ff59 	bl	8008e60 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	617b      	str	r3, [r7, #20]
 8004fba:	e018      	b.n	8004fee <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d108      	bne.n	8004fd8 <W25qxx_WritePage+0x12c>
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d905      	bls.n	8004fd8 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 8004fcc:	4818      	ldr	r0, [pc, #96]	; (8005030 <W25qxx_WritePage+0x184>)
 8004fce:	f013 f897 	bl	8018100 <puts>
			W25qxx_Delay(10);
 8004fd2:	200a      	movs	r0, #10
 8004fd4:	f00d fc20 	bl	8012818 <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	4413      	add	r3, r2
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	4814      	ldr	r0, [pc, #80]	; (8005034 <W25qxx_WritePage+0x188>)
 8004fe4:	f013 f806 	bl	8017ff4 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	3301      	adds	r3, #1
 8004fec:	617b      	str	r3, [r7, #20]
 8004fee:	697a      	ldr	r2, [r7, #20]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d3e2      	bcc.n	8004fbc <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 8004ff6:	480e      	ldr	r0, [pc, #56]	; (8005030 <W25qxx_WritePage+0x184>)
 8004ff8:	f013 f882 	bl	8018100 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8004ffc:	6939      	ldr	r1, [r7, #16]
 8004ffe:	480e      	ldr	r0, [pc, #56]	; (8005038 <W25qxx_WritePage+0x18c>)
 8005000:	f012 fff8 	bl	8017ff4 <iprintf>
	W25qxx_Delay(100);
 8005004:	2064      	movs	r0, #100	; 0x64
 8005006:	f00d fc07 	bl	8012818 <osDelay>
#endif
	W25qxx_Delay(1);
 800500a:	2001      	movs	r0, #1
 800500c:	f00d fc04 	bl	8012818 <osDelay>
	w25qxx.Lock = 0;
 8005010:	4b03      	ldr	r3, [pc, #12]	; (8005020 <W25qxx_WritePage+0x174>)
 8005012:	2200      	movs	r2, #0
 8005014:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8005018:	bf00      	nop
 800501a:	3718      	adds	r7, #24
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	2000cad4 	.word	0x2000cad4
 8005024:	0801ce84 	.word	0x0801ce84
 8005028:	40020c00 	.word	0x40020c00
 800502c:	2000bba4 	.word	0x2000bba4
 8005030:	0801cec0 	.word	0x0801cec0
 8005034:	0801cec4 	.word	0x0801cec4
 8005038:	0801cecc 	.word	0x0801cecc

0800503c <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	607a      	str	r2, [r7, #4]
 8005048:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 800504a:	4b36      	ldr	r3, [pc, #216]	; (8005124 <W25qxx_WriteSector+0xe8>)
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	683a      	ldr	r2, [r7, #0]
 8005050:	429a      	cmp	r2, r3
 8005052:	d802      	bhi.n	800505a <W25qxx_WriteSector+0x1e>
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d102      	bne.n	8005060 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 800505a:	4b32      	ldr	r3, [pc, #200]	; (8005124 <W25qxx_WriteSector+0xe8>)
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	68b9      	ldr	r1, [r7, #8]
 8005066:	4830      	ldr	r0, [pc, #192]	; (8005128 <W25qxx_WriteSector+0xec>)
 8005068:	f012 ffc4 	bl	8017ff4 <iprintf>
	W25qxx_Delay(100);
 800506c:	2064      	movs	r0, #100	; 0x64
 800506e:	f00d fbd3 	bl	8012818 <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8005072:	4b2c      	ldr	r3, [pc, #176]	; (8005124 <W25qxx_WriteSector+0xe8>)
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	429a      	cmp	r2, r3
 800507a:	d306      	bcc.n	800508a <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 800507c:	482b      	ldr	r0, [pc, #172]	; (800512c <W25qxx_WriteSector+0xf0>)
 800507e:	f013 f83f 	bl	8018100 <puts>
		W25qxx_Delay(100);
 8005082:	2064      	movs	r0, #100	; 0x64
 8005084:	f00d fbc8 	bl	8012818 <osDelay>
#endif
		return;
 8005088:	e048      	b.n	800511c <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	441a      	add	r2, r3
 8005090:	4b24      	ldr	r3, [pc, #144]	; (8005124 <W25qxx_WriteSector+0xe8>)
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	429a      	cmp	r2, r3
 8005096:	d905      	bls.n	80050a4 <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8005098:	4b22      	ldr	r3, [pc, #136]	; (8005124 <W25qxx_WriteSector+0xe8>)
 800509a:	691a      	ldr	r2, [r3, #16]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	61bb      	str	r3, [r7, #24]
 80050a2:	e001      	b.n	80050a8 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80050a8:	68b8      	ldr	r0, [r7, #8]
 80050aa:	f7ff fee9 	bl	8004e80 <W25qxx_SectorToPage>
 80050ae:	4602      	mov	r2, r0
 80050b0:	4b1c      	ldr	r3, [pc, #112]	; (8005124 <W25qxx_WriteSector+0xe8>)
 80050b2:	895b      	ldrh	r3, [r3, #10]
 80050b4:	4619      	mov	r1, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	fbb3 f3f1 	udiv	r3, r3, r1
 80050bc:	4413      	add	r3, r2
 80050be:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80050c0:	4b18      	ldr	r3, [pc, #96]	; (8005124 <W25qxx_WriteSector+0xe8>)
 80050c2:	895b      	ldrh	r3, [r3, #10]
 80050c4:	461a      	mov	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80050cc:	fb02 f201 	mul.w	r2, r2, r1
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80050d4:	69bb      	ldr	r3, [r7, #24]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	69f9      	ldr	r1, [r7, #28]
 80050da:	68f8      	ldr	r0, [r7, #12]
 80050dc:	f7ff fee6 	bl	8004eac <W25qxx_WritePage>
		StartPage++;
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	3301      	adds	r3, #1
 80050e4:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80050e6:	4b0f      	ldr	r3, [pc, #60]	; (8005124 <W25qxx_WriteSector+0xe8>)
 80050e8:	895b      	ldrh	r3, [r3, #10]
 80050ea:	461a      	mov	r2, r3
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	1a9a      	subs	r2, r3, r2
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	4413      	add	r3, r2
 80050f4:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80050f6:	4b0b      	ldr	r3, [pc, #44]	; (8005124 <W25qxx_WriteSector+0xe8>)
 80050f8:	895b      	ldrh	r3, [r3, #10]
 80050fa:	461a      	mov	r2, r3
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	68fa      	ldr	r2, [r7, #12]
 8005102:	4413      	add	r3, r2
 8005104:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8005106:	2300      	movs	r3, #0
 8005108:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	2b00      	cmp	r3, #0
 800510e:	dce1      	bgt.n	80050d4 <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8005110:	4807      	ldr	r0, [pc, #28]	; (8005130 <W25qxx_WriteSector+0xf4>)
 8005112:	f012 fff5 	bl	8018100 <puts>
	W25qxx_Delay(100);
 8005116:	2064      	movs	r0, #100	; 0x64
 8005118:	f00d fb7e 	bl	8012818 <osDelay>
#endif
}
 800511c:	3720      	adds	r7, #32
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	2000cad4 	.word	0x2000cad4
 8005128:	0801cef0 	.word	0x0801cef0
 800512c:	0801cf30 	.word	0x0801cf30
 8005130:	0801cf50 	.word	0x0801cf50

08005134 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
 8005140:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8005142:	e002      	b.n	800514a <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8005144:	2001      	movs	r0, #1
 8005146:	f00d fb67 	bl	8012818 <osDelay>
	while (w25qxx.Lock == 1)
 800514a:	4b54      	ldr	r3, [pc, #336]	; (800529c <W25qxx_ReadPage+0x168>)
 800514c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8005150:	2b01      	cmp	r3, #1
 8005152:	d0f7      	beq.n	8005144 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8005154:	4b51      	ldr	r3, [pc, #324]	; (800529c <W25qxx_ReadPage+0x168>)
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 800515c:	4b4f      	ldr	r3, [pc, #316]	; (800529c <W25qxx_ReadPage+0x168>)
 800515e:	895b      	ldrh	r3, [r3, #10]
 8005160:	461a      	mov	r2, r3
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	4293      	cmp	r3, r2
 8005166:	d802      	bhi.n	800516e <W25qxx_ReadPage+0x3a>
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d102      	bne.n	8005174 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 800516e:	4b4b      	ldr	r3, [pc, #300]	; (800529c <W25qxx_ReadPage+0x168>)
 8005170:	895b      	ldrh	r3, [r3, #10]
 8005172:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	4413      	add	r3, r2
 800517a:	4a48      	ldr	r2, [pc, #288]	; (800529c <W25qxx_ReadPage+0x168>)
 800517c:	8952      	ldrh	r2, [r2, #10]
 800517e:	4293      	cmp	r3, r2
 8005180:	d905      	bls.n	800518e <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005182:	4b46      	ldr	r3, [pc, #280]	; (800529c <W25qxx_ReadPage+0x168>)
 8005184:	895b      	ldrh	r3, [r3, #10]
 8005186:	461a      	mov	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	68b9      	ldr	r1, [r7, #8]
 8005194:	4842      	ldr	r0, [pc, #264]	; (80052a0 <W25qxx_ReadPage+0x16c>)
 8005196:	f012 ff2d 	bl	8017ff4 <iprintf>
	W25qxx_Delay(100);
 800519a:	2064      	movs	r0, #100	; 0x64
 800519c:	f00d fb3c 	bl	8012818 <osDelay>
	uint32_t StartTime = HAL_GetTick();
 80051a0:	f003 fe5e 	bl	8008e60 <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80051a6:	4b3d      	ldr	r3, [pc, #244]	; (800529c <W25qxx_ReadPage+0x168>)
 80051a8:	895b      	ldrh	r3, [r3, #10]
 80051aa:	461a      	mov	r2, r3
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	fb03 f302 	mul.w	r3, r3, r2
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	4413      	add	r3, r2
 80051b6:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80051b8:	2200      	movs	r2, #0
 80051ba:	2140      	movs	r1, #64	; 0x40
 80051bc:	4839      	ldr	r0, [pc, #228]	; (80052a4 <W25qxx_ReadPage+0x170>)
 80051be:	f004 fd67 	bl	8009c90 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80051c2:	4b36      	ldr	r3, [pc, #216]	; (800529c <W25qxx_ReadPage+0x168>)
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d909      	bls.n	80051de <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 80051ca:	200c      	movs	r0, #12
 80051cc:	f7ff fb92 	bl	80048f4 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	0e1b      	lsrs	r3, r3, #24
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7ff fb8c 	bl	80048f4 <W25qxx_Spi>
 80051dc:	e002      	b.n	80051e4 <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80051de:	200b      	movs	r0, #11
 80051e0:	f7ff fb88 	bl	80048f4 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	0c1b      	lsrs	r3, r3, #16
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7ff fb82 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	0a1b      	lsrs	r3, r3, #8
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7ff fb7c 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	b2db      	uxtb	r3, r3
 8005200:	4618      	mov	r0, r3
 8005202:	f7ff fb77 	bl	80048f4 <W25qxx_Spi>
	W25qxx_Spi(0);
 8005206:	2000      	movs	r0, #0
 8005208:	f7ff fb74 	bl	80048f4 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	b29a      	uxth	r2, r3
 8005210:	2364      	movs	r3, #100	; 0x64
 8005212:	68f9      	ldr	r1, [r7, #12]
 8005214:	4824      	ldr	r0, [pc, #144]	; (80052a8 <W25qxx_ReadPage+0x174>)
 8005216:	f007 fd02 	bl	800cc1e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800521a:	2201      	movs	r2, #1
 800521c:	2140      	movs	r1, #64	; 0x40
 800521e:	4821      	ldr	r0, [pc, #132]	; (80052a4 <W25qxx_ReadPage+0x170>)
 8005220:	f004 fd36 	bl	8009c90 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8005224:	f003 fe1c 	bl	8008e60 <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8005230:	2300      	movs	r3, #0
 8005232:	617b      	str	r3, [r7, #20]
 8005234:	e018      	b.n	8005268 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f003 0307 	and.w	r3, r3, #7
 800523c:	2b00      	cmp	r3, #0
 800523e:	d108      	bne.n	8005252 <W25qxx_ReadPage+0x11e>
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	2b02      	cmp	r3, #2
 8005244:	d905      	bls.n	8005252 <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 8005246:	4819      	ldr	r0, [pc, #100]	; (80052ac <W25qxx_ReadPage+0x178>)
 8005248:	f012 ff5a 	bl	8018100 <puts>
			W25qxx_Delay(10);
 800524c:	200a      	movs	r0, #10
 800524e:	f00d fae3 	bl	8012818 <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	4413      	add	r3, r2
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	4619      	mov	r1, r3
 800525c:	4814      	ldr	r0, [pc, #80]	; (80052b0 <W25qxx_ReadPage+0x17c>)
 800525e:	f012 fec9 	bl	8017ff4 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	3301      	adds	r3, #1
 8005266:	617b      	str	r3, [r7, #20]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	429a      	cmp	r2, r3
 800526e:	d3e2      	bcc.n	8005236 <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 8005270:	480e      	ldr	r0, [pc, #56]	; (80052ac <W25qxx_ReadPage+0x178>)
 8005272:	f012 ff45 	bl	8018100 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 8005276:	6939      	ldr	r1, [r7, #16]
 8005278:	480e      	ldr	r0, [pc, #56]	; (80052b4 <W25qxx_ReadPage+0x180>)
 800527a:	f012 febb 	bl	8017ff4 <iprintf>
	W25qxx_Delay(100);
 800527e:	2064      	movs	r0, #100	; 0x64
 8005280:	f00d faca 	bl	8012818 <osDelay>
#endif
	W25qxx_Delay(1);
 8005284:	2001      	movs	r0, #1
 8005286:	f00d fac7 	bl	8012818 <osDelay>
	w25qxx.Lock = 0;
 800528a:	4b04      	ldr	r3, [pc, #16]	; (800529c <W25qxx_ReadPage+0x168>)
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8005292:	bf00      	nop
 8005294:	3718      	adds	r7, #24
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
 800529a:	bf00      	nop
 800529c:	2000cad4 	.word	0x2000cad4
 80052a0:	0801d09c 	.word	0x0801d09c
 80052a4:	40020c00 	.word	0x40020c00
 80052a8:	2000bba4 	.word	0x2000bba4
 80052ac:	0801cec0 	.word	0x0801cec0
 80052b0:	0801cec4 	.word	0x0801cec4
 80052b4:	0801d0d8 	.word	0x0801d0d8

080052b8 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 80052c6:	4b36      	ldr	r3, [pc, #216]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 80052c8:	691b      	ldr	r3, [r3, #16]
 80052ca:	683a      	ldr	r2, [r7, #0]
 80052cc:	429a      	cmp	r2, r3
 80052ce:	d802      	bhi.n	80052d6 <W25qxx_ReadSector+0x1e>
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d102      	bne.n	80052dc <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 80052d6:	4b32      	ldr	r3, [pc, #200]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	687a      	ldr	r2, [r7, #4]
 80052e0:	68b9      	ldr	r1, [r7, #8]
 80052e2:	4830      	ldr	r0, [pc, #192]	; (80053a4 <W25qxx_ReadSector+0xec>)
 80052e4:	f012 fe86 	bl	8017ff4 <iprintf>
	W25qxx_Delay(100);
 80052e8:	2064      	movs	r0, #100	; 0x64
 80052ea:	f00d fa95 	bl	8012818 <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 80052ee:	4b2c      	ldr	r3, [pc, #176]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d306      	bcc.n	8005306 <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 80052f8:	482b      	ldr	r0, [pc, #172]	; (80053a8 <W25qxx_ReadSector+0xf0>)
 80052fa:	f012 ff01 	bl	8018100 <puts>
		W25qxx_Delay(100);
 80052fe:	2064      	movs	r0, #100	; 0x64
 8005300:	f00d fa8a 	bl	8012818 <osDelay>
#endif
		return;
 8005304:	e048      	b.n	8005398 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8005306:	687a      	ldr	r2, [r7, #4]
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	441a      	add	r2, r3
 800530c:	4b24      	ldr	r3, [pc, #144]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 800530e:	691b      	ldr	r3, [r3, #16]
 8005310:	429a      	cmp	r2, r3
 8005312:	d905      	bls.n	8005320 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8005314:	4b22      	ldr	r3, [pc, #136]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	61bb      	str	r3, [r7, #24]
 800531e:	e001      	b.n	8005324 <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8005324:	68b8      	ldr	r0, [r7, #8]
 8005326:	f7ff fdab 	bl	8004e80 <W25qxx_SectorToPage>
 800532a:	4602      	mov	r2, r0
 800532c:	4b1c      	ldr	r3, [pc, #112]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 800532e:	895b      	ldrh	r3, [r3, #10]
 8005330:	4619      	mov	r1, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	fbb3 f3f1 	udiv	r3, r3, r1
 8005338:	4413      	add	r3, r2
 800533a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800533c:	4b18      	ldr	r3, [pc, #96]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 800533e:	895b      	ldrh	r3, [r3, #10]
 8005340:	461a      	mov	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	fbb3 f1f2 	udiv	r1, r3, r2
 8005348:	fb02 f201 	mul.w	r2, r2, r1
 800534c:	1a9b      	subs	r3, r3, r2
 800534e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	69f9      	ldr	r1, [r7, #28]
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	f7ff feec 	bl	8005134 <W25qxx_ReadPage>
		StartPage++;
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	3301      	adds	r3, #1
 8005360:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8005362:	4b0f      	ldr	r3, [pc, #60]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 8005364:	895b      	ldrh	r3, [r3, #10]
 8005366:	461a      	mov	r2, r3
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	1a9a      	subs	r2, r3, r2
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	4413      	add	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8005372:	4b0b      	ldr	r3, [pc, #44]	; (80053a0 <W25qxx_ReadSector+0xe8>)
 8005374:	895b      	ldrh	r3, [r3, #10]
 8005376:	461a      	mov	r2, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	4413      	add	r3, r2
 8005380:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8005382:	2300      	movs	r3, #0
 8005384:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	2b00      	cmp	r3, #0
 800538a:	dce1      	bgt.n	8005350 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 800538c:	4807      	ldr	r0, [pc, #28]	; (80053ac <W25qxx_ReadSector+0xf4>)
 800538e:	f012 feb7 	bl	8018100 <puts>
	W25qxx_Delay(100);
 8005392:	2064      	movs	r0, #100	; 0x64
 8005394:	f00d fa40 	bl	8012818 <osDelay>
#endif
}
 8005398:	3720      	adds	r7, #32
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	2000cad4 	.word	0x2000cad4
 80053a4:	0801d0fc 	.word	0x0801d0fc
 80053a8:	0801d13c 	.word	0x0801d13c
 80053ac:	0801d15c 	.word	0x0801d15c

080053b0 <VR_Power_On>:


#include "main.h"


void VR_Power_On(void) {
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, SET);
 80053b4:	2201      	movs	r2, #1
 80053b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80053ba:	4804      	ldr	r0, [pc, #16]	; (80053cc <VR_Power_On+0x1c>)
 80053bc:	f004 fc68 	bl	8009c90 <HAL_GPIO_WritePin>
	// note that runcam needs around 3-5 seconds to fully power on
	HAL_Delay(5000);
 80053c0:	f241 3088 	movw	r0, #5000	; 0x1388
 80053c4:	f003 fd58 	bl	8008e78 <HAL_Delay>
}
 80053c8:	bf00      	nop
 80053ca:	bd80      	pop	{r7, pc}
 80053cc:	40021800 	.word	0x40021800

080053d0 <VR_Power_Off>:

void VR_Power_Off(void) {
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET);
 80053d4:	2200      	movs	r2, #0
 80053d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80053da:	4802      	ldr	r0, [pc, #8]	; (80053e4 <VR_Power_Off+0x14>)
 80053dc:	f004 fc58 	bl	8009c90 <HAL_GPIO_WritePin>
}
 80053e0:	bf00      	nop
 80053e2:	bd80      	pop	{r7, pc}
 80053e4:	40021800 	.word	0x40021800

080053e8 <VR_Start_Rec>:

void VR_Start_Rec(void) {
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, SET); // HIGH = start record
 80053ec:	2201      	movs	r2, #1
 80053ee:	2180      	movs	r1, #128	; 0x80
 80053f0:	4802      	ldr	r0, [pc, #8]	; (80053fc <VR_Start_Rec+0x14>)
 80053f2:	f004 fc4d 	bl	8009c90 <HAL_GPIO_WritePin>
}
 80053f6:	bf00      	nop
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	40020c00 	.word	0x40020c00

08005400 <VR_Stop_Rec>:

void VR_Stop_Rec(void) {
 8005400:	b580      	push	{r7, lr}
 8005402:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); // LOW = stop recording
 8005404:	2200      	movs	r2, #0
 8005406:	2180      	movs	r1, #128	; 0x80
 8005408:	4802      	ldr	r0, [pc, #8]	; (8005414 <VR_Stop_Rec+0x14>)
 800540a:	f004 fc41 	bl	8009c90 <HAL_GPIO_WritePin>
}
 800540e:	bf00      	nop
 8005410:	bd80      	pop	{r7, pc}
 8005412:	bf00      	nop
 8005414:	40020c00 	.word	0x40020c00

08005418 <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
float Max31855_Read_Temp(void) {
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 800541e:	2300      	movs	r3, #0
 8005420:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8005422:	2200      	movs	r2, #0
 8005424:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005428:	483b      	ldr	r0, [pc, #236]	; (8005518 <Max31855_Read_Temp+0x100>)
 800542a:	f004 fc31 	bl	8009c90 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 800542e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005432:	2204      	movs	r2, #4
 8005434:	4939      	ldr	r1, [pc, #228]	; (800551c <Max31855_Read_Temp+0x104>)
 8005436:	483a      	ldr	r0, [pc, #232]	; (8005520 <Max31855_Read_Temp+0x108>)
 8005438:	f007 fbf1 	bl	800cc1e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 800543c:	2201      	movs	r2, #1
 800543e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005442:	4835      	ldr	r0, [pc, #212]	; (8005518 <Max31855_Read_Temp+0x100>)
 8005444:	f004 fc24 	bl	8009c90 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8005448:	4b34      	ldr	r3, [pc, #208]	; (800551c <Max31855_Read_Temp+0x104>)
 800544a:	78db      	ldrb	r3, [r3, #3]
 800544c:	461a      	mov	r2, r3
 800544e:	4b33      	ldr	r3, [pc, #204]	; (800551c <Max31855_Read_Temp+0x104>)
 8005450:	789b      	ldrb	r3, [r3, #2]
 8005452:	021b      	lsls	r3, r3, #8
 8005454:	431a      	orrs	r2, r3
 8005456:	4b31      	ldr	r3, [pc, #196]	; (800551c <Max31855_Read_Temp+0x104>)
 8005458:	785b      	ldrb	r3, [r3, #1]
 800545a:	041b      	lsls	r3, r3, #16
 800545c:	431a      	orrs	r2, r3
 800545e:	4b2f      	ldr	r3, [pc, #188]	; (800551c <Max31855_Read_Temp+0x104>)
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	061b      	lsls	r3, r3, #24
 8005464:	4313      	orrs	r3, r2
 8005466:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	b2db      	uxtb	r3, r3
 800546c:	f003 0307 	and.w	r3, r3, #7
 8005470:	b2da      	uxtb	r2, r3
 8005472:	4b2c      	ldr	r3, [pc, #176]	; (8005524 <Max31855_Read_Temp+0x10c>)
 8005474:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 8005476:	4b29      	ldr	r3, [pc, #164]	; (800551c <Max31855_Read_Temp+0x104>)
 8005478:	781b      	ldrb	r3, [r3, #0]
 800547a:	09db      	lsrs	r3, r3, #7
 800547c:	b2db      	uxtb	r3, r3
 800547e:	461a      	mov	r2, r3
 8005480:	4b29      	ldr	r3, [pc, #164]	; (8005528 <Max31855_Read_Temp+0x110>)
 8005482:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 8005484:	4b25      	ldr	r3, [pc, #148]	; (800551c <Max31855_Read_Temp+0x104>)
 8005486:	78db      	ldrb	r3, [r3, #3]
 8005488:	f003 0307 	and.w	r3, r3, #7
 800548c:	2b00      	cmp	r3, #0
 800548e:	d009      	beq.n	80054a4 <Max31855_Read_Temp+0x8c>
			return (-1 * (DATARX[3] & 0x07));
 8005490:	4b22      	ldr	r3, [pc, #136]	; (800551c <Max31855_Read_Temp+0x104>)
 8005492:	78db      	ldrb	r3, [r3, #3]
 8005494:	f003 0307 	and.w	r3, r3, #7
 8005498:	425b      	negs	r3, r3
 800549a:	ee07 3a90 	vmov	s15, r3
 800549e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80054a2:	e033      	b.n	800550c <Max31855_Read_Temp+0xf4>

		else if (sign == 1) {								// Negative Temperature
 80054a4:	4b20      	ldr	r3, [pc, #128]	; (8005528 <Max31855_Read_Temp+0x110>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d11d      	bne.n	80054e8 <Max31855_Read_Temp+0xd0>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80054ac:	4b1b      	ldr	r3, [pc, #108]	; (800551c <Max31855_Read_Temp+0x104>)
 80054ae:	781b      	ldrb	r3, [r3, #0]
 80054b0:	019b      	lsls	r3, r3, #6
 80054b2:	4a1a      	ldr	r2, [pc, #104]	; (800551c <Max31855_Read_Temp+0x104>)
 80054b4:	7852      	ldrb	r2, [r2, #1]
 80054b6:	0892      	lsrs	r2, r2, #2
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	4313      	orrs	r3, r2
 80054bc:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80054c4:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 80054cc:	f083 031f 	eor.w	r3, r3, #31
 80054d0:	607b      	str	r3, [r7, #4]
			return ((float) -Temp / 4);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	425b      	negs	r3, r3
 80054d6:	ee07 3a90 	vmov	s15, r3
 80054da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80054de:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80054e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054e6:	e011      	b.n	800550c <Max31855_Read_Temp+0xf4>
		}

		else												 // Positive Temperature
		{
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80054e8:	4b0c      	ldr	r3, [pc, #48]	; (800551c <Max31855_Read_Temp+0x104>)
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	019b      	lsls	r3, r3, #6
 80054ee:	4a0b      	ldr	r2, [pc, #44]	; (800551c <Max31855_Read_Temp+0x104>)
 80054f0:	7852      	ldrb	r2, [r2, #1]
 80054f2:	0892      	lsrs	r2, r2, #2
 80054f4:	b2d2      	uxtb	r2, r2
 80054f6:	4313      	orrs	r3, r2
 80054f8:	607b      	str	r3, [r7, #4]
			return ((float) Temp / 4.0);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	ee07 3a90 	vmov	s15, r3
 8005500:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005504:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8005508:	eec7 7a26 	vdiv.f32	s15, s14, s13

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 800550c:	eeb0 0a67 	vmov.f32	s0, s15
 8005510:	3708      	adds	r7, #8
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	40021000 	.word	0x40021000
 800551c:	2000cafc 	.word	0x2000cafc
 8005520:	2000bbfc 	.word	0x2000bbfc
 8005524:	200004b4 	.word	0x200004b4
 8005528:	200004b8 	.word	0x200004b8

0800552c <MRT_pollPropulsion>:


//**************************************************//
//PUBLIC FUNCTIONS

void MRT_pollPropulsion(void){
 800552c:	b580      	push	{r7, lr}
 800552e:	af00      	add	r7, sp, #0
	MRT_getThermoTemp();
 8005530:	f000 f806 	bl	8005540 <MRT_getThermoTemp>
	MRT_getTransducerVoltage();
 8005534:	f000 f812 	bl	800555c <MRT_getTransducerVoltage>
	MRT_getValveStatus();
 8005538:	f000 f820 	bl	800557c <MRT_getValveStatus>
}
 800553c:	bf00      	nop
 800553e:	bd80      	pop	{r7, pc}

08005540 <MRT_getThermoTemp>:

void MRT_getThermoTemp(void){
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
	thermocouple_temperature = Max31855_Read_Temp();
 8005544:	f7ff ff68 	bl	8005418 <Max31855_Read_Temp>
 8005548:	eef0 7a40 	vmov.f32	s15, s0
 800554c:	4b02      	ldr	r3, [pc, #8]	; (8005558 <MRT_getThermoTemp+0x18>)
 800554e:	edc3 7a00 	vstr	s15, [r3]
}
 8005552:	bf00      	nop
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	2000cb34 	.word	0x2000cb34

0800555c <MRT_getTransducerVoltage>:

void MRT_getTransducerVoltage(void){
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
	transducer_voltage = MRT_prop_poll_pressure_transducer(&TRANSDUCER_ADC);
 8005560:	4804      	ldr	r0, [pc, #16]	; (8005574 <MRT_getTransducerVoltage+0x18>)
 8005562:	f000 f85d 	bl	8005620 <MRT_prop_poll_pressure_transducer>
 8005566:	eef0 7a40 	vmov.f32	s15, s0
 800556a:	4b03      	ldr	r3, [pc, #12]	; (8005578 <MRT_getTransducerVoltage+0x1c>)
 800556c:	edc3 7a00 	vstr	s15, [r3]
}
 8005570:	bf00      	nop
 8005572:	bd80      	pop	{r7, pc}
 8005574:	2000859c 	.word	0x2000859c
 8005578:	2000cb38 	.word	0x2000cb38

0800557c <MRT_getValveStatus>:

void MRT_getValveStatus(void){
 800557c:	b580      	push	{r7, lr}
 800557e:	af00      	add	r7, sp, #0
	valve_status = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port,IN_Prop_ActuatedVent_Feedback_Pin);
 8005580:	2102      	movs	r1, #2
 8005582:	4804      	ldr	r0, [pc, #16]	; (8005594 <MRT_getValveStatus+0x18>)
 8005584:	f004 fb6c 	bl	8009c60 <HAL_GPIO_ReadPin>
 8005588:	4603      	mov	r3, r0
 800558a:	461a      	mov	r2, r3
 800558c:	4b02      	ldr	r3, [pc, #8]	; (8005598 <MRT_getValveStatus+0x1c>)
 800558e:	701a      	strb	r2, [r3, #0]
}
 8005590:	bf00      	nop
 8005592:	bd80      	pop	{r7, pc}
 8005594:	40020400 	.word	0x40020400
 8005598:	2000cb32 	.word	0x2000cb32

0800559c <MRT_formatPropulsion>:

// formats propulsion telemetry string using sprintf
void MRT_formatPropulsion(void) {
 800559c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800559e:	b089      	sub	sp, #36	; 0x24
 80055a0:	af06      	add	r7, sp, #24
	memset(msg_buffer_pr, 0, 50);
 80055a2:	2232      	movs	r2, #50	; 0x32
 80055a4:	2100      	movs	r1, #0
 80055a6:	4816      	ldr	r0, [pc, #88]	; (8005600 <MRT_formatPropulsion+0x64>)
 80055a8:	f011 fdf8 	bl	801719c <memset>
	//tank_pressure = convert_prop_tank_pressure(); // convert buffered readings to voltage TODO??
	sprintf(msg_buffer_pr, "P,%03.2f,%03.2f,%d,%02d,%02d,%lu,E\r\n",
 80055ac:	4b15      	ldr	r3, [pc, #84]	; (8005604 <MRT_formatPropulsion+0x68>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7fa ffe9 	bl	8000588 <__aeabi_f2d>
 80055b6:	4604      	mov	r4, r0
 80055b8:	460d      	mov	r5, r1
 80055ba:	4b13      	ldr	r3, [pc, #76]	; (8005608 <MRT_formatPropulsion+0x6c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4618      	mov	r0, r3
 80055c0:	f7fa ffe2 	bl	8000588 <__aeabi_f2d>
 80055c4:	4602      	mov	r2, r0
 80055c6:	460b      	mov	r3, r1
 80055c8:	4910      	ldr	r1, [pc, #64]	; (800560c <MRT_formatPropulsion+0x70>)
 80055ca:	7809      	ldrb	r1, [r1, #0]
 80055cc:	4608      	mov	r0, r1
 80055ce:	4910      	ldr	r1, [pc, #64]	; (8005610 <MRT_formatPropulsion+0x74>)
 80055d0:	7809      	ldrb	r1, [r1, #0]
 80055d2:	460e      	mov	r6, r1
 80055d4:	490f      	ldr	r1, [pc, #60]	; (8005614 <MRT_formatPropulsion+0x78>)
 80055d6:	7809      	ldrb	r1, [r1, #0]
 80055d8:	6079      	str	r1, [r7, #4]
 80055da:	490f      	ldr	r1, [pc, #60]	; (8005618 <MRT_formatPropulsion+0x7c>)
 80055dc:	6809      	ldr	r1, [r1, #0]
 80055de:	9105      	str	r1, [sp, #20]
 80055e0:	6879      	ldr	r1, [r7, #4]
 80055e2:	9104      	str	r1, [sp, #16]
 80055e4:	9603      	str	r6, [sp, #12]
 80055e6:	9002      	str	r0, [sp, #8]
 80055e8:	e9cd 2300 	strd	r2, r3, [sp]
 80055ec:	4622      	mov	r2, r4
 80055ee:	462b      	mov	r3, r5
 80055f0:	490a      	ldr	r1, [pc, #40]	; (800561c <MRT_formatPropulsion+0x80>)
 80055f2:	4803      	ldr	r0, [pc, #12]	; (8005600 <MRT_formatPropulsion+0x64>)
 80055f4:	f012 fe50 	bl	8018298 <siprintf>
			transducer_voltage, thermocouple_temperature, valve_status,
			prev_min, prev_sec, prev_subsec);
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005600:	2000cb00 	.word	0x2000cb00
 8005604:	2000cb38 	.word	0x2000cb38
 8005608:	2000cb34 	.word	0x2000cb34
 800560c:	2000cb32 	.word	0x2000cb32
 8005610:	20000396 	.word	0x20000396
 8005614:	20000397 	.word	0x20000397
 8005618:	20000398 	.word	0x20000398
 800561c:	0801d1f0 	.word	0x0801d1f0

08005620 <MRT_prop_poll_pressure_transducer>:
//PRIVATE FUNCTIONS

/*
 * Get the pressure transducer voltage (poll ADC)
 */
float MRT_prop_poll_pressure_transducer(ADC_HandleTypeDef* hadc) {
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
	// reading adc
	HAL_ADC_Start(hadc);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f003 fc8d 	bl	8008f48 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 800562e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f003 fd8d 	bl	8009152 <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(hadc);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f003 fe15 	bl	8009268 <HAL_ADC_GetValue>
 800563e:	60f8      	str	r0, [r7, #12]
	HAL_ADC_Stop(hadc);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f003 fd53 	bl	80090ec <HAL_ADC_Stop>

	float voltage = (float) (pressure_sensor_raw / 4095.0) * 3.3; // assuming 12 bits
 8005646:	68f8      	ldr	r0, [r7, #12]
 8005648:	f7fa ff7c 	bl	8000544 <__aeabi_ui2d>
 800564c:	a312      	add	r3, pc, #72	; (adr r3, 8005698 <MRT_prop_poll_pressure_transducer+0x78>)
 800564e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005652:	f7fb f91b 	bl	800088c <__aeabi_ddiv>
 8005656:	4602      	mov	r2, r0
 8005658:	460b      	mov	r3, r1
 800565a:	4610      	mov	r0, r2
 800565c:	4619      	mov	r1, r3
 800565e:	f7fb fae3 	bl	8000c28 <__aeabi_d2f>
 8005662:	4603      	mov	r3, r0
 8005664:	4618      	mov	r0, r3
 8005666:	f7fa ff8f 	bl	8000588 <__aeabi_f2d>
 800566a:	a30d      	add	r3, pc, #52	; (adr r3, 80056a0 <MRT_prop_poll_pressure_transducer+0x80>)
 800566c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005670:	f7fa ffe2 	bl	8000638 <__aeabi_dmul>
 8005674:	4602      	mov	r2, r0
 8005676:	460b      	mov	r3, r1
 8005678:	4610      	mov	r0, r2
 800567a:	4619      	mov	r1, r3
 800567c:	f7fb fad4 	bl	8000c28 <__aeabi_d2f>
 8005680:	4603      	mov	r3, r0
 8005682:	60bb      	str	r3, [r7, #8]

	return voltage;
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	ee07 3a90 	vmov	s15, r3
}
 800568a:	eeb0 0a67 	vmov.f32	s0, s15
 800568e:	3710      	adds	r7, #16
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	f3af 8000 	nop.w
 8005698:	00000000 	.word	0x00000000
 800569c:	40affe00 	.word	0x40affe00
 80056a0:	66666666 	.word	0x66666666
 80056a4:	400a6666 	.word	0x400a6666

080056a8 <MRT_LSM6DSR_Constructor>:


//**************************************************//
/*****LSM6DSR STATIC FUNCTIONS*****/

void MRT_LSM6DSR_Constructor(){
 80056a8:	b598      	push	{r3, r4, r7, lr}
 80056aa:	af00      	add	r7, sp, #0
	if (lsm6dsr==NULL){
 80056ac:	4b08      	ldr	r3, [pc, #32]	; (80056d0 <MRT_LSM6DSR_Constructor+0x28>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10b      	bne.n	80056cc <MRT_LSM6DSR_Constructor+0x24>
		lsm6dsr = new LSM6DSR(&LSM6DSR_I2C, (uint8_t) MRT_LSM6DSR_ADDRESS);
 80056b4:	203c      	movs	r0, #60	; 0x3c
 80056b6:	f010 fc29 	bl	8015f0c <_Znwj>
 80056ba:	4603      	mov	r3, r0
 80056bc:	461c      	mov	r4, r3
 80056be:	226a      	movs	r2, #106	; 0x6a
 80056c0:	4904      	ldr	r1, [pc, #16]	; (80056d4 <MRT_LSM6DSR_Constructor+0x2c>)
 80056c2:	4620      	mov	r0, r4
 80056c4:	f000 f99c 	bl	8005a00 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh>
 80056c8:	4b01      	ldr	r3, [pc, #4]	; (80056d0 <MRT_LSM6DSR_Constructor+0x28>)
 80056ca:	601c      	str	r4, [r3, #0]
	}
}
 80056cc:	bf00      	nop
 80056ce:	bd98      	pop	{r3, r4, r7, pc}
 80056d0:	200004bc 	.word	0x200004bc
 80056d4:	2000ba78 	.word	0x2000ba78

080056d8 <MRT_LSM6DSR_Destructor>:

void MRT_LSM6DSR_Destructor(){
 80056d8:	b480      	push	{r7}
 80056da:	af00      	add	r7, sp, #0
	if (lsm6dsr!=NULL){
 80056dc:	4b05      	ldr	r3, [pc, #20]	; (80056f4 <MRT_LSM6DSR_Destructor+0x1c>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <MRT_LSM6DSR_Destructor+0x12>
		lsm6dsr = NULL;
 80056e4:	4b03      	ldr	r3, [pc, #12]	; (80056f4 <MRT_LSM6DSR_Destructor+0x1c>)
 80056e6:	2200      	movs	r2, #0
 80056e8:	601a      	str	r2, [r3, #0]
	}
}
 80056ea:	bf00      	nop
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	200004bc 	.word	0x200004bc

080056f8 <MRT_LSM6DSR_getAcceleration>:

void MRT_LSM6DSR_getAcceleration(void){
 80056f8:	b580      	push	{r7, lr}
 80056fa:	b082      	sub	sp, #8
 80056fc:	af00      	add	r7, sp, #0
	float* temp_array = lsm6dsr->getAcceleration();
 80056fe:	4b0b      	ldr	r3, [pc, #44]	; (800572c <MRT_LSM6DSR_getAcceleration+0x34>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fa22 	bl	8005b4c <_ZN7LSM6DSR15getAccelerationEv>
 8005708:	6078      	str	r0, [r7, #4]
	hlsm6dsr.acceleration_mg[0] = temp_array[0];
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a08      	ldr	r2, [pc, #32]	; (8005730 <MRT_LSM6DSR_getAcceleration+0x38>)
 8005710:	6013      	str	r3, [r2, #0]
	hlsm6dsr.acceleration_mg[1] = temp_array[1];
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	4a06      	ldr	r2, [pc, #24]	; (8005730 <MRT_LSM6DSR_getAcceleration+0x38>)
 8005718:	6053      	str	r3, [r2, #4]
	hlsm6dsr.acceleration_mg[2] = temp_array[2];
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	4a04      	ldr	r2, [pc, #16]	; (8005730 <MRT_LSM6DSR_getAcceleration+0x38>)
 8005720:	6093      	str	r3, [r2, #8]
}
 8005722:	bf00      	nop
 8005724:	3708      	adds	r7, #8
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	200004bc 	.word	0x200004bc
 8005730:	200004c4 	.word	0x200004c4

08005734 <MRT_LSM6DSR_getAngularRate>:
void MRT_LSM6DSR_getAngularRate(void){
 8005734:	b580      	push	{r7, lr}
 8005736:	b082      	sub	sp, #8
 8005738:	af00      	add	r7, sp, #0
	float* temp_array = lsm6dsr->getAngularRate();
 800573a:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <MRT_LSM6DSR_getAngularRate+0x34>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4618      	mov	r0, r3
 8005740:	f000 fa82 	bl	8005c48 <_ZN7LSM6DSR14getAngularRateEv>
 8005744:	6078      	str	r0, [r7, #4]
	hlsm6dsr.angular_rate_mdps[0] = temp_array[0];
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a08      	ldr	r2, [pc, #32]	; (800576c <MRT_LSM6DSR_getAngularRate+0x38>)
 800574c:	60d3      	str	r3, [r2, #12]
	hlsm6dsr.angular_rate_mdps[1] = temp_array[1];
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	4a06      	ldr	r2, [pc, #24]	; (800576c <MRT_LSM6DSR_getAngularRate+0x38>)
 8005754:	6113      	str	r3, [r2, #16]
	hlsm6dsr.angular_rate_mdps[2] = temp_array[2];
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	689b      	ldr	r3, [r3, #8]
 800575a:	4a04      	ldr	r2, [pc, #16]	; (800576c <MRT_LSM6DSR_getAngularRate+0x38>)
 800575c:	6153      	str	r3, [r2, #20]
}
 800575e:	bf00      	nop
 8005760:	3708      	adds	r7, #8
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	200004bc 	.word	0x200004bc
 800576c:	200004c4 	.word	0x200004c4

08005770 <MRT_LSM6DSR_getTemperature>:
void MRT_LSM6DSR_getTemperature(void){
 8005770:	b580      	push	{r7, lr}
 8005772:	af00      	add	r7, sp, #0
	lsm6dsr->getTemperature();
 8005774:	4b05      	ldr	r3, [pc, #20]	; (800578c <MRT_LSM6DSR_getTemperature+0x1c>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4618      	mov	r0, r3
 800577a:	f000 fa2f 	bl	8005bdc <_ZN7LSM6DSR14getTemperatureEv>
	hlsm6dsr.temperature_degC = lsm6dsr->temperature_degC;
 800577e:	4b03      	ldr	r3, [pc, #12]	; (800578c <MRT_LSM6DSR_getTemperature+0x1c>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	4a02      	ldr	r2, [pc, #8]	; (8005790 <MRT_LSM6DSR_getTemperature+0x20>)
 8005786:	6193      	str	r3, [r2, #24]
}
 8005788:	bf00      	nop
 800578a:	bd80      	pop	{r7, pc}
 800578c:	200004bc 	.word	0x200004bc
 8005790:	200004c4 	.word	0x200004c4

08005794 <MRT_LSM6DSR_pollAll>:

void MRT_LSM6DSR_pollAll(void){
 8005794:	b580      	push	{r7, lr}
 8005796:	af00      	add	r7, sp, #0
	MRT_LSM6DSR_getAcceleration();
 8005798:	f7ff ffae 	bl	80056f8 <MRT_LSM6DSR_getAcceleration>
	MRT_LSM6DSR_getAngularRate();
 800579c:	f7ff ffca 	bl	8005734 <MRT_LSM6DSR_getAngularRate>
	MRT_LSM6DSR_getTemperature();
 80057a0:	f7ff ffe6 	bl	8005770 <MRT_LSM6DSR_getTemperature>
}
 80057a4:	bf00      	nop
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <MRT_LPS22HH_Constructor>:


//**************************************************//
/*****LPS22HH STATIC FUNCTIONS*****/

void MRT_LPS22HH_Constructor(){
 80057a8:	b598      	push	{r3, r4, r7, lr}
 80057aa:	af00      	add	r7, sp, #0
	if (lps22hh==NULL){
 80057ac:	4b08      	ldr	r3, [pc, #32]	; (80057d0 <MRT_LPS22HH_Constructor+0x28>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d10b      	bne.n	80057cc <MRT_LPS22HH_Constructor+0x24>
		lps22hh = new LPS22HH(&LPS22HH_I2C, (uint8_t) MRT_LPS22HH_ADDRESS);
 80057b4:	2020      	movs	r0, #32
 80057b6:	f010 fba9 	bl	8015f0c <_Znwj>
 80057ba:	4603      	mov	r3, r0
 80057bc:	461c      	mov	r4, r3
 80057be:	22b3      	movs	r2, #179	; 0xb3
 80057c0:	4904      	ldr	r1, [pc, #16]	; (80057d4 <MRT_LPS22HH_Constructor+0x2c>)
 80057c2:	4620      	mov	r0, r4
 80057c4:	f000 fac4 	bl	8005d50 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh>
 80057c8:	4b01      	ldr	r3, [pc, #4]	; (80057d0 <MRT_LPS22HH_Constructor+0x28>)
 80057ca:	601c      	str	r4, [r3, #0]
	}
}
 80057cc:	bf00      	nop
 80057ce:	bd98      	pop	{r3, r4, r7, pc}
 80057d0:	200004c0 	.word	0x200004c0
 80057d4:	2000ba78 	.word	0x2000ba78

080057d8 <MRT_LPS22HH_Destructor>:

void MRT_LPS22HH_Destructor(){
 80057d8:	b480      	push	{r7}
 80057da:	af00      	add	r7, sp, #0
	if (lps22hh!=NULL){
 80057dc:	4b05      	ldr	r3, [pc, #20]	; (80057f4 <MRT_LPS22HH_Destructor+0x1c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d002      	beq.n	80057ea <MRT_LPS22HH_Destructor+0x12>
		lps22hh = NULL;
 80057e4:	4b03      	ldr	r3, [pc, #12]	; (80057f4 <MRT_LPS22HH_Destructor+0x1c>)
 80057e6:	2200      	movs	r2, #0
 80057e8:	601a      	str	r2, [r3, #0]
	}
}
 80057ea:	bf00      	nop
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr
 80057f4:	200004c0 	.word	0x200004c0

080057f8 <MRT_LPS22HH_getPressure>:

void MRT_LPS22HH_getPressure(void){
 80057f8:	b580      	push	{r7, lr}
 80057fa:	af00      	add	r7, sp, #0
	hlps22hh.pressure_hPa = lps22hh->getPressure();
 80057fc:	4b05      	ldr	r3, [pc, #20]	; (8005814 <MRT_LPS22HH_getPressure+0x1c>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4618      	mov	r0, r3
 8005802:	f000 fb27 	bl	8005e54 <_ZN7LPS22HH11getPressureEv>
 8005806:	eef0 7a40 	vmov.f32	s15, s0
 800580a:	4b03      	ldr	r3, [pc, #12]	; (8005818 <MRT_LPS22HH_getPressure+0x20>)
 800580c:	edc3 7a00 	vstr	s15, [r3]
}
 8005810:	bf00      	nop
 8005812:	bd80      	pop	{r7, pc}
 8005814:	200004c0 	.word	0x200004c0
 8005818:	200004f0 	.word	0x200004f0

0800581c <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(void){
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
	hlps22hh.temperature_degC = lps22hh->getTemperature();
 8005820:	4b05      	ldr	r3, [pc, #20]	; (8005838 <MRT_LPS22HH_getTemperature+0x1c>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fb49 	bl	8005ebc <_ZN7LPS22HH14getTemperatureEv>
 800582a:	eef0 7a40 	vmov.f32	s15, s0
 800582e:	4b03      	ldr	r3, [pc, #12]	; (800583c <MRT_LPS22HH_getTemperature+0x20>)
 8005830:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8005834:	bf00      	nop
 8005836:	bd80      	pop	{r7, pc}
 8005838:	200004c0 	.word	0x200004c0
 800583c:	200004f0 	.word	0x200004f0

08005840 <MRT_LPS22HH_pollAll>:

void MRT_LPS22HH_pollAll(void){
 8005840:	b580      	push	{r7, lr}
 8005842:	af00      	add	r7, sp, #0
	MRT_LPS22HH_getPressure();
 8005844:	f7ff ffd8 	bl	80057f8 <MRT_LPS22HH_getPressure>
	MRT_LPS22HH_getTemperature();
 8005848:	f7ff ffe8 	bl	800581c <MRT_LPS22HH_getTemperature>
}
 800584c:	bf00      	nop
 800584e:	bd80      	pop	{r7, pc}

08005850 <MRT_GPS_pollAll>:


//**************************************************//
/*****GPS STATIC FUNCTIONS*****/

void MRT_GPS_pollAll(void){
 8005850:	b580      	push	{r7, lr}
 8005852:	af00      	add	r7, sp, #0
	GPS_Poll(&hgps.latitude, &hgps.longitude, &hgps.time);
 8005854:	4a03      	ldr	r2, [pc, #12]	; (8005864 <MRT_GPS_pollAll+0x14>)
 8005856:	4904      	ldr	r1, [pc, #16]	; (8005868 <MRT_GPS_pollAll+0x18>)
 8005858:	4804      	ldr	r0, [pc, #16]	; (800586c <MRT_GPS_pollAll+0x1c>)
 800585a:	f000 fb9f 	bl	8005f9c <GPS_Poll>
}
 800585e:	bf00      	nop
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	2000050c 	.word	0x2000050c
 8005868:	20000508 	.word	0x20000508
 800586c:	20000504 	.word	0x20000504

08005870 <MRT_LSM6DSR_Init>:


//**************************************************//
/*****PUBLIC STATIC FUNCTIONS*****/

HLSM6DSR MRT_LSM6DSR_Init(void){
 8005870:	b580      	push	{r7, lr}
 8005872:	b082      	sub	sp, #8
 8005874:	af00      	add	r7, sp, #0
 8005876:	6078      	str	r0, [r7, #4]
	MRT_LSM6DSR_Constructor();
 8005878:	f7ff ff16 	bl	80056a8 <MRT_LSM6DSR_Constructor>
	HLSM6DSR lsm6dsr_handler;
	lsm6dsr_handler.getAcceleration = &MRT_LSM6DSR_getAcceleration;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	4a16      	ldr	r2, [pc, #88]	; (80058d8 <MRT_LSM6DSR_Init+0x68>)
 8005880:	61da      	str	r2, [r3, #28]
	lsm6dsr_handler.getAngularRate = &MRT_LSM6DSR_getAngularRate;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a15      	ldr	r2, [pc, #84]	; (80058dc <MRT_LSM6DSR_Init+0x6c>)
 8005886:	621a      	str	r2, [r3, #32]
	lsm6dsr_handler.getTemperature = &MRT_LSM6DSR_getTemperature;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a15      	ldr	r2, [pc, #84]	; (80058e0 <MRT_LSM6DSR_Init+0x70>)
 800588c:	625a      	str	r2, [r3, #36]	; 0x24
	lsm6dsr_handler.pollAll = &MRT_LSM6DSR_pollAll;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a14      	ldr	r2, [pc, #80]	; (80058e4 <MRT_LSM6DSR_Init+0x74>)
 8005892:	629a      	str	r2, [r3, #40]	; 0x28

	lsm6dsr_handler.acceleration_mg[0] = 0;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f04f 0200 	mov.w	r2, #0
 800589a:	601a      	str	r2, [r3, #0]
	lsm6dsr_handler.acceleration_mg[1] = 0;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f04f 0200 	mov.w	r2, #0
 80058a2:	605a      	str	r2, [r3, #4]
	lsm6dsr_handler.acceleration_mg[2] = 0;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	609a      	str	r2, [r3, #8]
	lsm6dsr_handler.angular_rate_mdps[0] = 0;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f04f 0200 	mov.w	r2, #0
 80058b2:	60da      	str	r2, [r3, #12]
	lsm6dsr_handler.angular_rate_mdps[1] = 0;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f04f 0200 	mov.w	r2, #0
 80058ba:	611a      	str	r2, [r3, #16]
	lsm6dsr_handler.angular_rate_mdps[2] = 0;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	f04f 0200 	mov.w	r2, #0
 80058c2:	615a      	str	r2, [r3, #20]
	lsm6dsr_handler.temperature_degC = 0;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f04f 0200 	mov.w	r2, #0
 80058ca:	619a      	str	r2, [r3, #24]
	return lsm6dsr_handler;
 80058cc:	bf00      	nop
}
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	3708      	adds	r7, #8
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	080056f9 	.word	0x080056f9
 80058dc:	08005735 	.word	0x08005735
 80058e0:	08005771 	.word	0x08005771
 80058e4:	08005795 	.word	0x08005795

080058e8 <MRT_LPS22HH_Init>:

struct HLPS22HH MRT_LPS22HH_Init(void){
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b082      	sub	sp, #8
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
	MRT_LPS22HH_Constructor();
 80058f0:	f7ff ff5a 	bl	80057a8 <MRT_LPS22HH_Constructor>
	struct HLPS22HH lps22hh_handler;
	lps22hh_handler.getPressure = &MRT_LPS22HH_getPressure;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a0a      	ldr	r2, [pc, #40]	; (8005920 <MRT_LPS22HH_Init+0x38>)
 80058f8:	609a      	str	r2, [r3, #8]
	lps22hh_handler.getTemperature = &MRT_LPS22HH_getTemperature;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a09      	ldr	r2, [pc, #36]	; (8005924 <MRT_LPS22HH_Init+0x3c>)
 80058fe:	60da      	str	r2, [r3, #12]
	lps22hh_handler.pollAll = &MRT_LPS22HH_pollAll;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4a09      	ldr	r2, [pc, #36]	; (8005928 <MRT_LPS22HH_Init+0x40>)
 8005904:	611a      	str	r2, [r3, #16]

	lps22hh_handler.pressure_hPa = 0;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f04f 0200 	mov.w	r2, #0
 800590c:	601a      	str	r2, [r3, #0]
	lps22hh_handler.temperature_degC = 0;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f04f 0200 	mov.w	r2, #0
 8005914:	605a      	str	r2, [r3, #4]
	return lps22hh_handler;
 8005916:	bf00      	nop
}
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	3708      	adds	r7, #8
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}
 8005920:	080057f9 	.word	0x080057f9
 8005924:	0800581d 	.word	0x0800581d
 8005928:	08005841 	.word	0x08005841

0800592c <MRT_GPS_Init>:

struct HGPS MRT_GPS_Init(void){
 800592c:	b580      	push	{r7, lr}
 800592e:	b082      	sub	sp, #8
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
	struct HGPS gps_handler;
	gps_handler.pollAll = &MRT_GPS_pollAll;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	4a0c      	ldr	r2, [pc, #48]	; (8005968 <MRT_GPS_Init+0x3c>)
 8005938:	60da      	str	r2, [r3, #12]
	GPS_Init(&GPS_UART, print, tone_freq);
 800593a:	4a0c      	ldr	r2, [pc, #48]	; (800596c <MRT_GPS_Init+0x40>)
 800593c:	490c      	ldr	r1, [pc, #48]	; (8005970 <MRT_GPS_Init+0x44>)
 800593e:	480d      	ldr	r0, [pc, #52]	; (8005974 <MRT_GPS_Init+0x48>)
 8005940:	f000 fd8c 	bl	800645c <GPS_Init>
	gps_handler.latitude = 0;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f04f 0200 	mov.w	r2, #0
 800594a:	601a      	str	r2, [r3, #0]
	gps_handler.longitude = 0;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	f04f 0200 	mov.w	r2, #0
 8005952:	605a      	str	r2, [r3, #4]
	gps_handler.time = 0;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	609a      	str	r2, [r3, #8]
	return gps_handler;
 800595c:	bf00      	nop
}
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	3708      	adds	r7, #8
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	08005851 	.word	0x08005851
 800596c:	08001095 	.word	0x08001095
 8005970:	08001069 	.word	0x08001069
 8005974:	2000bd6c 	.word	0x2000bd6c

08005978 <MRT_i2c_sensors_Init>:

void MRT_i2c_sensors_Init(void){
 8005978:	b5b0      	push	{r4, r5, r7, lr}
 800597a:	b08c      	sub	sp, #48	; 0x30
 800597c:	af00      	add	r7, sp, #0

	//LSM6DSR
	#if LSM6DSR_
	HAL_IWDG_Refresh(&hiwdg);
 800597e:	4818      	ldr	r0, [pc, #96]	; (80059e0 <MRT_i2c_sensors_Init+0x68>)
 8005980:	f005 fa6a 	bl	800ae58 <HAL_IWDG_Refresh>
	hlsm6dsr = MRT_LSM6DSR_Init();
 8005984:	4c17      	ldr	r4, [pc, #92]	; (80059e4 <MRT_i2c_sensors_Init+0x6c>)
 8005986:	463b      	mov	r3, r7
 8005988:	4618      	mov	r0, r3
 800598a:	f7ff ff71 	bl	8005870 <MRT_LSM6DSR_Init>
 800598e:	4625      	mov	r5, r4
 8005990:	463c      	mov	r4, r7
 8005992:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005994:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005996:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005998:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800599a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800599e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	#endif

	//LPS22HH
	#if LPS22HH_
	HAL_IWDG_Refresh(&hiwdg);
 80059a2:	480f      	ldr	r0, [pc, #60]	; (80059e0 <MRT_i2c_sensors_Init+0x68>)
 80059a4:	f005 fa58 	bl	800ae58 <HAL_IWDG_Refresh>
	hlps22hh = MRT_LPS22HH_Init();
 80059a8:	4c0f      	ldr	r4, [pc, #60]	; (80059e8 <MRT_i2c_sensors_Init+0x70>)
 80059aa:	463b      	mov	r3, r7
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7ff ff9b 	bl	80058e8 <MRT_LPS22HH_Init>
 80059b2:	4625      	mov	r5, r4
 80059b4:	463c      	mov	r4, r7
 80059b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059ba:	6823      	ldr	r3, [r4, #0]
 80059bc:	602b      	str	r3, [r5, #0]
	#endif

	//GPS
	#if GPS_
	HAL_IWDG_Refresh(&hiwdg);
 80059be:	4808      	ldr	r0, [pc, #32]	; (80059e0 <MRT_i2c_sensors_Init+0x68>)
 80059c0:	f005 fa4a 	bl	800ae58 <HAL_IWDG_Refresh>
	hgps = MRT_GPS_Init();
 80059c4:	4c09      	ldr	r4, [pc, #36]	; (80059ec <MRT_i2c_sensors_Init+0x74>)
 80059c6:	463b      	mov	r3, r7
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7ff ffaf 	bl	800592c <MRT_GPS_Init>
 80059ce:	463b      	mov	r3, r7
 80059d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80059d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	#endif

}
 80059d6:	bf00      	nop
 80059d8:	3730      	adds	r7, #48	; 0x30
 80059da:	46bd      	mov	sp, r7
 80059dc:	bdb0      	pop	{r4, r5, r7, pc}
 80059de:	bf00      	nop
 80059e0:	2000bb20 	.word	0x2000bb20
 80059e4:	200004c4 	.word	0x200004c4
 80059e8:	200004f0 	.word	0x200004f0
 80059ec:	20000504 	.word	0x20000504

080059f0 <MRT_i2c_sensors_Deinit>:


void MRT_i2c_sensors_Deinit(void){
 80059f0:	b580      	push	{r7, lr}
 80059f2:	af00      	add	r7, sp, #0

	//LSM6DSR
	#if LSM6DSR_
	MRT_LSM6DSR_Destructor();
 80059f4:	f7ff fe70 	bl	80056d8 <MRT_LSM6DSR_Destructor>
	#endif

	//LPS22HH
	#if LPS22HH_
	MRT_LPS22HH_Destructor();
 80059f8:	f7ff feee 	bl	80057d8 <MRT_LPS22HH_Destructor>
	#endif

	//GPS
	//NO DEINIT NEEDED HERE
}
 80059fc:	bf00      	nop
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh>:


//**************************************************//
/*****LSM6DSR*****/

LSM6DSR::LSM6DSR(I2C_HandleTypeDef* i2c_bus, uint8_t address){
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b088      	sub	sp, #32
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	60f8      	str	r0, [r7, #12]
 8005a08:	60b9      	str	r1, [r7, #8]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	71fb      	strb	r3, [r7, #7]
	println((char*) "\r\nLSM6DSR Init");
 8005a0e:	4846      	ldr	r0, [pc, #280]	; (8005b28 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x128>)
 8005a10:	f7fb fb0c 	bl	800102c <println>

	/* Initialize mems driver interface */
	ctx.write_reg = write;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	4a45      	ldr	r2, [pc, #276]	; (8005b2c <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x12c>)
 8005a18:	61da      	str	r2, [r3, #28]
	ctx.read_reg = read;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4a44      	ldr	r2, [pc, #272]	; (8005b30 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x130>)
 8005a1e:	621a      	str	r2, [r3, #32]
	ctx.handle = i2c_bus;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	68ba      	ldr	r2, [r7, #8]
 8005a24:	625a      	str	r2, [r3, #36]	; 0x24
	/* Wait sensor boot time */
	HAL_Delay(LSM6DSR_BOOT_TIME);
 8005a26:	2064      	movs	r0, #100	; 0x64
 8005a28:	f003 fa26 	bl	8008e78 <HAL_Delay>
	/* Check device ID */
	lsm6dsr_device_id_get(&ctx, &whoamI);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f103 021c 	add.w	r2, r3, #28
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	3338      	adds	r3, #56	; 0x38
 8005a36:	4619      	mov	r1, r3
 8005a38:	4610      	mov	r0, r2
 8005a3a:	f001 fae5 	bl	8007008 <lsm6dsr_device_id_get>

	print((char*) "\tChecking Sensor ID...");
 8005a3e:	483d      	ldr	r0, [pc, #244]	; (8005b34 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x134>)
 8005a40:	f7fb fb12 	bl	8001068 <print>
	if (whoamI != address){
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a4a:	79fa      	ldrb	r2, [r7, #7]
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d014      	beq.n	8005a7a <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x7a>
	  println((char*) "NOT OK");
 8005a50:	4839      	ldr	r0, [pc, #228]	; (8005b38 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x138>)
 8005a52:	f7fb faeb 	bl	800102c <println>
	  print((char*) "\tThis Device is: ");
 8005a56:	4839      	ldr	r0, [pc, #228]	; (8005b3c <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x13c>)
 8005a58:	f7fb fb06 	bl	8001068 <print>

	  char buffer[10];
	  sprintf(buffer, "%X\r\n", whoamI);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a62:	461a      	mov	r2, r3
 8005a64:	f107 0314 	add.w	r3, r7, #20
 8005a68:	4935      	ldr	r1, [pc, #212]	; (8005b40 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x140>)
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f012 fc14 	bl	8018298 <siprintf>
	  print(buffer);
 8005a70:	f107 0314 	add.w	r3, r7, #20
 8005a74:	4618      	mov	r0, r3
 8005a76:	f7fb faf7 	bl	8001068 <print>
		HAL_PWR_EnterSTANDBYMode();
		*/


	}
	println((char*) "OK");
 8005a7a:	4832      	ldr	r0, [pc, #200]	; (8005b44 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x144>)
 8005a7c:	f7fb fad6 	bl	800102c <println>

	/* Restore default configuration */
	print((char*) "\tRestore default configuration...");
 8005a80:	4831      	ldr	r0, [pc, #196]	; (8005b48 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x148>)
 8005a82:	f7fb faf1 	bl	8001068 <print>
	lsm6dsr_reset_set(&ctx, PROPERTY_ENABLE);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	331c      	adds	r3, #28
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f001 facc 	bl	800702a <lsm6dsr_reset_set>
	HAL_Delay(500);
 8005a92:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005a96:	f003 f9ef 	bl	8008e78 <HAL_Delay>
	do {
	lsm6dsr_reset_get(&ctx, &rst);
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f103 021c 	add.w	r2, r3, #28
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	3339      	adds	r3, #57	; 0x39
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	4610      	mov	r0, r2
 8005aa8:	f001 fae5 	bl	8007076 <lsm6dsr_reset_get>
	} while (rst);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d000      	beq.n	8005ab8 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0xb8>
	do {
 8005ab6:	e7f0      	b.n	8005a9a <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x9a>
	println((char*) "OK");
 8005ab8:	4822      	ldr	r0, [pc, #136]	; (8005b44 <_ZN7LSM6DSRC1EP17I2C_HandleTypeDefh+0x144>)
 8005aba:	f7fb fab7 	bl	800102c <println>

	/* Disable I3C interface */
    lsm6dsr_i3c_disable_set(&ctx, LSM6DSR_I3C_DISABLE);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	331c      	adds	r3, #28
 8005ac2:	2180      	movs	r1, #128	; 0x80
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f001 fb4d 	bl	8007164 <lsm6dsr_i3c_disable_set>

	/* Enable Block Data Update */
	lsm6dsr_block_data_update_set(&ctx, PROPERTY_ENABLE);
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	331c      	adds	r3, #28
 8005ace:	2101      	movs	r1, #1
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f001 f949 	bl	8006d68 <lsm6dsr_block_data_update_set>
	/* Set Output Data Rate */
	lsm6dsr_xl_data_rate_set(&ctx, LSM6DSR_XL_ODR_12Hz5);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	331c      	adds	r3, #28
 8005ada:	2101      	movs	r1, #1
 8005adc:	4618      	mov	r0, r3
 8005ade:	f000 ff25 	bl	800692c <lsm6dsr_xl_data_rate_set>
	lsm6dsr_gy_data_rate_set(&ctx, LSM6DSR_GY_ODR_12Hz5);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	331c      	adds	r3, #28
 8005ae6:	2101      	movs	r1, #1
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f001 f841 	bl	8006b70 <lsm6dsr_gy_data_rate_set>
	/* Set full scale */
	lsm6dsr_xl_full_scale_set(&ctx, LSM6DSR_2g);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	331c      	adds	r3, #28
 8005af2:	2100      	movs	r1, #0
 8005af4:	4618      	mov	r0, r3
 8005af6:	f000 fef3 	bl	80068e0 <lsm6dsr_xl_full_scale_set>
	lsm6dsr_gy_full_scale_set(&ctx, LSM6DSR_2000dps);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	331c      	adds	r3, #28
 8005afe:	210c      	movs	r1, #12
 8005b00:	4618      	mov	r0, r3
 8005b02:	f001 f80f 	bl	8006b24 <lsm6dsr_gy_full_scale_set>
	/* Configure filtering chain(No aux interface)
	* Accelerometer - LPF1 + LPF2 path
	*/
	lsm6dsr_xl_hp_path_on_out_set(&ctx, LSM6DSR_LP_ODR_DIV_100);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	331c      	adds	r3, #28
 8005b0a:	2104      	movs	r1, #4
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f001 faf1 	bl	80070f4 <lsm6dsr_xl_hp_path_on_out_set>
	lsm6dsr_xl_filter_lp2_set(&ctx, PROPERTY_ENABLE);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	331c      	adds	r3, #28
 8005b16:	2101      	movs	r1, #1
 8005b18:	4618      	mov	r0, r3
 8005b1a:	f001 fac5 	bl	80070a8 <lsm6dsr_xl_filter_lp2_set>
}
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	4618      	mov	r0, r3
 8005b22:	3720      	adds	r7, #32
 8005b24:	46bd      	mov	sp, r7
 8005b26:	bd80      	pop	{r7, pc}
 8005b28:	0801d218 	.word	0x0801d218
 8005b2c:	08005cdb 	.word	0x08005cdb
 8005b30:	08005d15 	.word	0x08005d15
 8005b34:	0801d228 	.word	0x0801d228
 8005b38:	0801d240 	.word	0x0801d240
 8005b3c:	0801d248 	.word	0x0801d248
 8005b40:	0801d25c 	.word	0x0801d25c
 8005b44:	0801d264 	.word	0x0801d264
 8005b48:	0801d268 	.word	0x0801d268

08005b4c <_ZN7LSM6DSR15getAccelerationEv>:


float* LSM6DSR::getAcceleration(void){
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b082      	sub	sp, #8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
	lsm6dsr_xl_flag_data_ready_get(&ctx, &reg);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	f103 021c 	add.w	r2, r3, #28
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	3328      	adds	r3, #40	; 0x28
 8005b5e:	4619      	mov	r1, r3
 8005b60:	4610      	mov	r0, r2
 8005b62:	f001 f927 	bl	8006db4 <lsm6dsr_xl_flag_data_ready_get>

	if (reg){
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d030      	beq.n	8005bd2 <_ZN7LSM6DSR15getAccelerationEv+0x86>
		// Read magnetic field data
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	332a      	adds	r3, #42	; 0x2a
 8005b74:	2206      	movs	r2, #6
 8005b76:	2100      	movs	r1, #0
 8005b78:	4618      	mov	r0, r3
 8005b7a:	f011 fb0f 	bl	801719c <memset>
		lsm6dsr_acceleration_raw_get(&ctx, data_raw_acceleration);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f103 021c 	add.w	r2, r3, #28
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	332a      	adds	r3, #42	; 0x2a
 8005b88:	4619      	mov	r1, r3
 8005b8a:	4610      	mov	r0, r2
 8005b8c:	f001 f9cb 	bl	8006f26 <lsm6dsr_acceleration_raw_get>
		acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[0]);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	; 0x2a
 8005b96:	4618      	mov	r0, r3
 8005b98:	f000 fe56 	bl	8006848 <lsm6dsr_from_fs2g_to_mg>
 8005b9c:	eef0 7a40 	vmov.f32	s15, s0
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	edc3 7a00 	vstr	s15, [r3]
		acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8005bac:	4618      	mov	r0, r3
 8005bae:	f000 fe4b 	bl	8006848 <lsm6dsr_from_fs2g_to_mg>
 8005bb2:	eef0 7a40 	vmov.f32	s15, s0
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	edc3 7a01 	vstr	s15, [r3, #4]
		acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 fe40 	bl	8006848 <lsm6dsr_from_fs2g_to_mg>
 8005bc8:	eef0 7a40 	vmov.f32	s15, s0
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	edc3 7a02 	vstr	s15, [r3, #8]
	}
	return acceleration_mg;
 8005bd2:	687b      	ldr	r3, [r7, #4]
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	3708      	adds	r7, #8
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	bd80      	pop	{r7, pc}

08005bdc <_ZN7LSM6DSR14getTemperatureEv>:


float LSM6DSR::getTemperature(void){
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
    lsm6dsr_temp_flag_data_ready_get(&ctx, &reg);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f103 021c 	add.w	r2, r3, #28
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	3328      	adds	r3, #40	; 0x28
 8005bee:	4619      	mov	r1, r3
 8005bf0:	4610      	mov	r0, r2
 8005bf2:	f001 f911 	bl	8006e18 <lsm6dsr_temp_flag_data_ready_get>

    if (reg){
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d01a      	beq.n	8005c36 <_ZN7LSM6DSR14getTemperatureEv+0x5a>
		// Read temperature data
		memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	3336      	adds	r3, #54	; 0x36
 8005c04:	2202      	movs	r2, #2
 8005c06:	2100      	movs	r1, #0
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f011 fac7 	bl	801719c <memset>
		lsm6dsr_temperature_raw_get(&ctx, &data_raw_temperature);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	f103 021c 	add.w	r2, r3, #28
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	3336      	adds	r3, #54	; 0x36
 8005c18:	4619      	mov	r1, r3
 8005c1a:	4610      	mov	r0, r2
 8005c1c:	f001 f915 	bl	8006e4a <lsm6dsr_temperature_raw_get>
		temperature_degC = lsm6dsr_from_lsb_to_celsius(data_raw_temperature);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fe3e 	bl	80068a8 <lsm6dsr_from_lsb_to_celsius>
 8005c2c:	eef0 7a40 	vmov.f32	s15, s0
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	edc3 7a06 	vstr	s15, [r3, #24]
	}
    return temperature_degC;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	ee07 3a90 	vmov	s15, r3
}
 8005c3e:	eeb0 0a67 	vmov.f32	s0, s15
 8005c42:	3708      	adds	r7, #8
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bd80      	pop	{r7, pc}

08005c48 <_ZN7LSM6DSR14getAngularRateEv>:


float* LSM6DSR::getAngularRate(void){
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b082      	sub	sp, #8
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
    lsm6dsr_gy_flag_data_ready_get(&ctx, &reg);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f103 021c 	add.w	r2, r3, #28
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	3328      	adds	r3, #40	; 0x28
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	4610      	mov	r0, r2
 8005c5e:	f001 f8c2 	bl	8006de6 <lsm6dsr_gy_flag_data_ready_get>

    if (reg){
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d030      	beq.n	8005cce <_ZN7LSM6DSR14getAngularRateEv+0x86>
		// Read magnetic field data
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	3330      	adds	r3, #48	; 0x30
 8005c70:	2206      	movs	r2, #6
 8005c72:	2100      	movs	r1, #0
 8005c74:	4618      	mov	r0, r3
 8005c76:	f011 fa91 	bl	801719c <memset>
		lsm6dsr_angular_rate_raw_get(&ctx, data_raw_angular_rate);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f103 021c 	add.w	r2, r3, #28
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	3330      	adds	r3, #48	; 0x30
 8005c84:	4619      	mov	r1, r3
 8005c86:	4610      	mov	r0, r2
 8005c88:	f001 f902 	bl	8006e90 <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] = lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8005c92:	4618      	mov	r0, r3
 8005c94:	f000 fdf0 	bl	8006878 <lsm6dsr_from_fs2000dps_to_mdps>
 8005c98:	eef0 7a40 	vmov.f32	s15, s0
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	edc3 7a03 	vstr	s15, [r3, #12]
		angular_rate_mdps[1] = lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	; 0x32
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 fde5 	bl	8006878 <lsm6dsr_from_fs2000dps_to_mdps>
 8005cae:	eef0 7a40 	vmov.f32	s15, s0
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	edc3 7a04 	vstr	s15, [r3, #16]
		angular_rate_mdps[2] = lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f000 fdda 	bl	8006878 <lsm6dsr_from_fs2000dps_to_mdps>
 8005cc4:	eef0 7a40 	vmov.f32	s15, s0
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	edc3 7a05 	vstr	s15, [r3, #20]
		fs500dps_to_mdps
		fs1000dps_to_mdps
		fs2000dps_to_mdps
		*/
	}
    return angular_rate_mdps;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	330c      	adds	r3, #12
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3708      	adds	r7, #8
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <_ZN7LSM6DSR5writeEPvhPKht>:


int32_t LSM6DSR::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b088      	sub	sp, #32
 8005cde:	af04      	add	r7, sp, #16
 8005ce0:	60f8      	str	r0, [r7, #12]
 8005ce2:	607a      	str	r2, [r7, #4]
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	72fb      	strb	r3, [r7, #11]
 8005cea:	4613      	mov	r3, r2
 8005cec:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8005cee:	7afb      	ldrb	r3, [r7, #11]
 8005cf0:	b29a      	uxth	r2, r3
 8005cf2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005cf6:	9302      	str	r3, [sp, #8]
 8005cf8:	893b      	ldrh	r3, [r7, #8]
 8005cfa:	9301      	str	r3, [sp, #4]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	9300      	str	r3, [sp, #0]
 8005d00:	2301      	movs	r3, #1
 8005d02:	21d5      	movs	r1, #213	; 0xd5
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f004 f939 	bl	8009f7c <HAL_I2C_Mem_Write>
  return 0;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <_ZN7LSM6DSR4readEPvhPht>:

int32_t LSM6DSR::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b088      	sub	sp, #32
 8005d18:	af04      	add	r7, sp, #16
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	607a      	str	r2, [r7, #4]
 8005d1e:	461a      	mov	r2, r3
 8005d20:	460b      	mov	r3, r1
 8005d22:	72fb      	strb	r3, [r7, #11]
 8005d24:	4613      	mov	r3, r2
 8005d26:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read((I2C_HandleTypeDef*) handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8005d28:	7afb      	ldrb	r3, [r7, #11]
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d30:	9302      	str	r3, [sp, #8]
 8005d32:	893b      	ldrh	r3, [r7, #8]
 8005d34:	9301      	str	r3, [sp, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	21d5      	movs	r1, #213	; 0xd5
 8005d3e:	68f8      	ldr	r0, [r7, #12]
 8005d40:	f004 fa16 	bl	800a170 <HAL_I2C_Mem_Read>
  return 0;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	3710      	adds	r7, #16
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bd80      	pop	{r7, pc}
	...

08005d50 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh>:

//**************************************************//
/*****LPS22HH*****/


LPS22HH::LPS22HH(I2C_HandleTypeDef* i2c_bus, uint8_t address){
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b088      	sub	sp, #32
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	4613      	mov	r3, r2
 8005d5c:	71fb      	strb	r3, [r7, #7]
	println((char*) "\r\nLPS22HH Init");
 8005d5e:	4834      	ldr	r0, [pc, #208]	; (8005e30 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xe0>)
 8005d60:	f7fb f964 	bl	800102c <println>

	/* Initialize mems driver interface */
	ctx.write_reg = write;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4a33      	ldr	r2, [pc, #204]	; (8005e34 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xe4>)
 8005d68:	609a      	str	r2, [r3, #8]
	ctx.read_reg = read;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	4a32      	ldr	r2, [pc, #200]	; (8005e38 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xe8>)
 8005d6e:	60da      	str	r2, [r3, #12]
	ctx.handle = i2c_bus;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	611a      	str	r2, [r3, #16]
	/* Wait sensor boot time */
	HAL_Delay(LPS22HH_BOOT_TIME);
 8005d76:	2064      	movs	r0, #100	; 0x64
 8005d78:	f003 f87e 	bl	8008e78 <HAL_Delay>
	/* Check device ID */
	whoamI = 0;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	779a      	strb	r2, [r3, #30]
	lps22hh_device_id_get(&ctx, &whoamI);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	f103 0208 	add.w	r2, r3, #8
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	331e      	adds	r3, #30
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4610      	mov	r0, r2
 8005d90:	f000 fcda 	bl	8006748 <lps22hh_device_id_get>


	print((char*) "\tChecking Sensor ID...");
 8005d94:	4829      	ldr	r0, [pc, #164]	; (8005e3c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xec>)
 8005d96:	f7fb f967 	bl	8001068 <print>
	if ( whoamI != address ){
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	7f9b      	ldrb	r3, [r3, #30]
 8005d9e:	79fa      	ldrb	r2, [r7, #7]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d013      	beq.n	8005dcc <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x7c>
	  println((char*) "NOT OK");
 8005da4:	4826      	ldr	r0, [pc, #152]	; (8005e40 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf0>)
 8005da6:	f7fb f941 	bl	800102c <println>
	  print((char*) "\tThis Device is: ");
 8005daa:	4826      	ldr	r0, [pc, #152]	; (8005e44 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf4>)
 8005dac:	f7fb f95c 	bl	8001068 <print>

	  char buffer[10];
	  sprintf(buffer, "%X\r\n", whoamI);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	7f9b      	ldrb	r3, [r3, #30]
 8005db4:	461a      	mov	r2, r3
 8005db6:	f107 0314 	add.w	r3, r7, #20
 8005dba:	4923      	ldr	r1, [pc, #140]	; (8005e48 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xf8>)
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f012 fa6b 	bl	8018298 <siprintf>
	  print(buffer);
 8005dc2:	f107 0314 	add.w	r3, r7, #20
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fb f94e 	bl	8001068 <print>
		MRT_clear_alarms_flags();
		HAL_PWR_EnterSTANDBYMode();
		*/

	}
	println((char*) "OK");
 8005dcc:	481f      	ldr	r0, [pc, #124]	; (8005e4c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xfc>)
 8005dce:	f7fb f92d 	bl	800102c <println>

	/* Restore default configuration */
	print((char*) "\tRestore default configuration...");
 8005dd2:	481f      	ldr	r0, [pc, #124]	; (8005e50 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x100>)
 8005dd4:	f7fb f948 	bl	8001068 <print>
	lps22hh_reset_set(&ctx, PROPERTY_ENABLE);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	3308      	adds	r3, #8
 8005ddc:	2101      	movs	r1, #1
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fcc3 	bl	800676a <lps22hh_reset_set>
	HAL_Delay(500);
 8005de4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005de8:	f003 f846 	bl	8008e78 <HAL_Delay>
	do {
	lps22hh_reset_get(&ctx, &rst);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f103 0208 	add.w	r2, r3, #8
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	331f      	adds	r3, #31
 8005df6:	4619      	mov	r1, r3
 8005df8:	4610      	mov	r0, r2
 8005dfa:	f000 fcdc 	bl	80067b6 <lps22hh_reset_get>
	} while (rst);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	7fdb      	ldrb	r3, [r3, #31]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d000      	beq.n	8005e08 <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xb8>
	do {
 8005e06:	e7f1      	b.n	8005dec <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0x9c>
	println((char*) "OK");
 8005e08:	4810      	ldr	r0, [pc, #64]	; (8005e4c <_ZN7LPS22HHC1EP17I2C_HandleTypeDefh+0xfc>)
 8005e0a:	f7fb f90f 	bl	800102c <println>

	/* Enable Block Data Update */
	lps22hh_block_data_update_set(&ctx, PROPERTY_ENABLE);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	3308      	adds	r3, #8
 8005e12:	2101      	movs	r1, #1
 8005e14:	4618      	mov	r0, r3
 8005e16:	f000 fba5 	bl	8006564 <lps22hh_block_data_update_set>

	/* Set Output Data Rate */
	lps22hh_data_rate_set(&ctx, LPS22HH_75_Hz_LOW_NOISE);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	3308      	adds	r3, #8
 8005e1e:	2115      	movs	r1, #21
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 fbc5 	bl	80065b0 <lps22hh_data_rate_set>
}
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	3720      	adds	r7, #32
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bd80      	pop	{r7, pc}
 8005e30:	0801d28c 	.word	0x0801d28c
 8005e34:	08005f27 	.word	0x08005f27
 8005e38:	08005f61 	.word	0x08005f61
 8005e3c:	0801d228 	.word	0x0801d228
 8005e40:	0801d240 	.word	0x0801d240
 8005e44:	0801d248 	.word	0x0801d248
 8005e48:	0801d25c 	.word	0x0801d25c
 8005e4c:	0801d264 	.word	0x0801d264
 8005e50:	0801d268 	.word	0x0801d268

08005e54 <_ZN7LPS22HH11getPressureEv>:



float LPS22HH::getPressure(void){
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
	/* Read output only if new value is available */
	lps22hh_press_flag_data_ready_get(&ctx, &reg);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f103 0208 	add.w	r2, r3, #8
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	3314      	adds	r3, #20
 8005e66:	4619      	mov	r1, r3
 8005e68:	4610      	mov	r0, r2
 8005e6a:	f000 fbef 	bl	800664c <lps22hh_press_flag_data_ready_get>

	if (reg) {
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	7d1b      	ldrb	r3, [r3, #20]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d019      	beq.n	8005eaa <_ZN7LPS22HH11getPressureEv+0x56>
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t));
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	3318      	adds	r3, #24
 8005e7a:	2204      	movs	r2, #4
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f011 f98c 	bl	801719c <memset>
	  lps22hh_pressure_raw_get(&ctx, &data_raw_pressure);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f103 0208 	add.w	r2, r3, #8
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	3318      	adds	r3, #24
 8005e8e:	4619      	mov	r1, r3
 8005e90:	4610      	mov	r0, r2
 8005e92:	f000 fc0d 	bl	80066b0 <lps22hh_pressure_raw_get>
	  pressure_hPa = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f000 fb30 	bl	8006500 <lps22hh_from_lsb_to_hpa>
 8005ea0:	eef0 7a40 	vmov.f32	s15, s0
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	edc3 7a00 	vstr	s15, [r3]
	}
	return pressure_hPa;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	ee07 3a90 	vmov	s15, r3
}
 8005eb2:	eeb0 0a67 	vmov.f32	s0, s15
 8005eb6:	3708      	adds	r7, #8
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}

08005ebc <_ZN7LPS22HH14getTemperatureEv>:


float LPS22HH::getTemperature(void){
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b082      	sub	sp, #8
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
	/* Read output only if new value is available */
	lps22hh_temp_flag_data_ready_get(&ctx, &reg);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f103 0208 	add.w	r2, r3, #8
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	3314      	adds	r3, #20
 8005ece:	4619      	mov	r1, r3
 8005ed0:	4610      	mov	r0, r2
 8005ed2:	f000 fbd4 	bl	800667e <lps22hh_temp_flag_data_ready_get>

	if (reg) {
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	7d1b      	ldrb	r3, [r3, #20]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d01a      	beq.n	8005f14 <_ZN7LPS22HH14getTemperatureEv+0x58>
	  memset(&data_raw_temperature, 0x00, sizeof(int16_t));
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	331c      	adds	r3, #28
 8005ee2:	2202      	movs	r2, #2
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f011 f958 	bl	801719c <memset>
	  lps22hh_temperature_raw_get(&ctx, &data_raw_temperature);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f103 0208 	add.w	r2, r3, #8
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	331c      	adds	r3, #28
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	4610      	mov	r0, r2
 8005efa:	f000 fc02 	bl	8006702 <lps22hh_temperature_raw_get>
	  temperature_degC = lps22hh_from_lsb_to_celsius(data_raw_temperature);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8005f04:	4618      	mov	r0, r3
 8005f06:	f000 fb13 	bl	8006530 <lps22hh_from_lsb_to_celsius>
 8005f0a:	eef0 7a40 	vmov.f32	s15, s0
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	edc3 7a01 	vstr	s15, [r3, #4]
	}
	return temperature_degC;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	ee07 3a90 	vmov	s15, r3
}
 8005f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8005f20:	3708      	adds	r7, #8
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}

08005f26 <_ZN7LPS22HH5writeEPvhPKht>:



int32_t LPS22HH::write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len) {
 8005f26:	b580      	push	{r7, lr}
 8005f28:	b088      	sub	sp, #32
 8005f2a:	af04      	add	r7, sp, #16
 8005f2c:	60f8      	str	r0, [r7, #12]
 8005f2e:	607a      	str	r2, [r7, #4]
 8005f30:	461a      	mov	r2, r3
 8005f32:	460b      	mov	r3, r1
 8005f34:	72fb      	strb	r3, [r7, #11]
 8005f36:	4613      	mov	r3, r2
 8005f38:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write((I2C_HandleTypeDef*) handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8005f3a:	7afb      	ldrb	r3, [r7, #11]
 8005f3c:	b29a      	uxth	r2, r3
 8005f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005f42:	9302      	str	r3, [sp, #8]
 8005f44:	893b      	ldrh	r3, [r7, #8]
 8005f46:	9301      	str	r3, [sp, #4]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	9300      	str	r3, [sp, #0]
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	21b9      	movs	r1, #185	; 0xb9
 8005f50:	68f8      	ldr	r0, [r7, #12]
 8005f52:	f004 f813 	bl	8009f7c <HAL_I2C_Mem_Write>
  return 0;
 8005f56:	2300      	movs	r3, #0
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3710      	adds	r7, #16
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <_ZN7LPS22HH4readEPvhPht>:

int32_t LPS22HH::read(void *handle, uint8_t reg, uint8_t *bufp, uint16_t len) {
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b088      	sub	sp, #32
 8005f64:	af04      	add	r7, sp, #16
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	607a      	str	r2, [r7, #4]
 8005f6a:	461a      	mov	r2, r3
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	72fb      	strb	r3, [r7, #11]
 8005f70:	4613      	mov	r3, r2
 8005f72:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read((I2C_HandleTypeDef*) handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8005f74:	7afb      	ldrb	r3, [r7, #11]
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005f7c:	9302      	str	r3, [sp, #8]
 8005f7e:	893b      	ldrh	r3, [r7, #8]
 8005f80:	9301      	str	r3, [sp, #4]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	9300      	str	r3, [sp, #0]
 8005f86:	2301      	movs	r3, #1
 8005f88:	21b9      	movs	r1, #185	; 0xb9
 8005f8a:	68f8      	ldr	r0, [r7, #12]
 8005f8c:	f004 f8f0 	bl	800a170 <HAL_I2C_Mem_Read>
  return 0;
 8005f90:	2300      	movs	r3, #0
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <GPS_Poll>:
#define LED3_GPIO_Port	((GPIO_TypeDef *) ((0x40000000UL + 0x00020000UL) + 0x0800UL))//OUT_LED3_GPIO_Port
#define LED3_Pin	(uint16_t)0x0008//OUT_LED3_Pin


void GPS_Poll(float *latitude, float *longitude, float *time)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b08c      	sub	sp, #48	; 0x30
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 8005fa8:	2364      	movs	r3, #100	; 0x64
 8005faa:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 8005fac:	2300      	movs	r3, #0
 8005fae:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 8005fb4:	e073      	b.n	800609e <GPS_Poll+0x102>
		HAL_UART_Receive(GPS.uart, (uint8_t*)&rx_current, 1, 100);
 8005fb6:	4b3f      	ldr	r3, [pc, #252]	; (80060b4 <GPS_Poll+0x118>)
 8005fb8:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8005fba:	2364      	movs	r3, #100	; 0x64
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	493e      	ldr	r1, [pc, #248]	; (80060b8 <GPS_Poll+0x11c>)
 8005fc0:	f008 fb9b 	bl	800e6fa <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 8005fc4:	4b3c      	ldr	r3, [pc, #240]	; (80060b8 <GPS_Poll+0x11c>)
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	2b0a      	cmp	r3, #10
 8005fca:	d00f      	beq.n	8005fec <GPS_Poll+0x50>
 8005fcc:	4b3b      	ldr	r3, [pc, #236]	; (80060bc <GPS_Poll+0x120>)
 8005fce:	781b      	ldrb	r3, [r3, #0]
 8005fd0:	2b63      	cmp	r3, #99	; 0x63
 8005fd2:	d80b      	bhi.n	8005fec <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 8005fd4:	4b39      	ldr	r3, [pc, #228]	; (80060bc <GPS_Poll+0x120>)
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	1c5a      	adds	r2, r3, #1
 8005fda:	b2d1      	uxtb	r1, r2
 8005fdc:	4a37      	ldr	r2, [pc, #220]	; (80060bc <GPS_Poll+0x120>)
 8005fde:	7011      	strb	r1, [r2, #0]
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	4b35      	ldr	r3, [pc, #212]	; (80060b8 <GPS_Poll+0x11c>)
 8005fe4:	7819      	ldrb	r1, [r3, #0]
 8005fe6:	4b36      	ldr	r3, [pc, #216]	; (80060c0 <GPS_Poll+0x124>)
 8005fe8:	5499      	strb	r1, [r3, r2]
 8005fea:	e021      	b.n	8006030 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 8005fec:	4834      	ldr	r0, [pc, #208]	; (80060c0 <GPS_Poll+0x124>)
 8005fee:	f000 f869 	bl	80060c4 <GPS_validate>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d013      	beq.n	8006020 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 8005ff8:	4831      	ldr	r0, [pc, #196]	; (80060c0 <GPS_Poll+0x124>)
 8005ffa:	f000 f8c5 	bl	8006188 <GPS_parse>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d00d      	beq.n	8006020 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 8006004:	4b2b      	ldr	r3, [pc, #172]	; (80060b4 <GPS_Poll+0x118>)
 8006006:	685a      	ldr	r2, [r3, #4]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 800600c:	4b29      	ldr	r3, [pc, #164]	; (80060b4 <GPS_Poll+0x118>)
 800600e:	681a      	ldr	r2, [r3, #0]
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 8006014:	4b27      	ldr	r3, [pc, #156]	; (80060b4 <GPS_Poll+0x118>)
 8006016:	695a      	ldr	r2, [r3, #20]
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	601a      	str	r2, [r3, #0]
					done = 1;
 800601c:	2301      	movs	r3, #1
 800601e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 8006020:	4b26      	ldr	r3, [pc, #152]	; (80060bc <GPS_Poll+0x120>)
 8006022:	2200      	movs	r2, #0
 8006024:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 8006026:	2264      	movs	r2, #100	; 0x64
 8006028:	2100      	movs	r1, #0
 800602a:	4825      	ldr	r0, [pc, #148]	; (80060c0 <GPS_Poll+0x124>)
 800602c:	f011 f8b6 	bl	801719c <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS.uart);
 8006030:	2300      	movs	r3, #0
 8006032:	623b      	str	r3, [r7, #32]
 8006034:	4b1f      	ldr	r3, [pc, #124]	; (80060b4 <GPS_Poll+0x118>)
 8006036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	623b      	str	r3, [r7, #32]
 800603e:	4b1d      	ldr	r3, [pc, #116]	; (80060b4 <GPS_Poll+0x118>)
 8006040:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	623b      	str	r3, [r7, #32]
 8006048:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS.uart);
 800604a:	2300      	movs	r3, #0
 800604c:	61fb      	str	r3, [r7, #28]
 800604e:	4b19      	ldr	r3, [pc, #100]	; (80060b4 <GPS_Poll+0x118>)
 8006050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	61fb      	str	r3, [r7, #28]
 8006058:	4b16      	ldr	r3, [pc, #88]	; (80060b4 <GPS_Poll+0x118>)
 800605a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	61fb      	str	r3, [r7, #28]
 8006062:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS.uart);
 8006064:	2300      	movs	r3, #0
 8006066:	61bb      	str	r3, [r7, #24]
 8006068:	4b12      	ldr	r3, [pc, #72]	; (80060b4 <GPS_Poll+0x118>)
 800606a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	61bb      	str	r3, [r7, #24]
 8006072:	4b10      	ldr	r3, [pc, #64]	; (80060b4 <GPS_Poll+0x118>)
 8006074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	61bb      	str	r3, [r7, #24]
 800607c:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS.uart);
 800607e:	2300      	movs	r3, #0
 8006080:	617b      	str	r3, [r7, #20]
 8006082:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <GPS_Poll+0x118>)
 8006084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	4b09      	ldr	r3, [pc, #36]	; (80060b4 <GPS_Poll+0x118>)
 800608e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	617b      	str	r3, [r7, #20]
 8006096:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 8006098:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800609a:	3301      	adds	r3, #1
 800609c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 800609e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80060a0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d202      	bcs.n	80060ac <GPS_Poll+0x110>
 80060a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d084      	beq.n	8005fb6 <GPS_Poll+0x1a>
	}
}
 80060ac:	bf00      	nop
 80060ae:	3730      	adds	r7, #48	; 0x30
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}
 80060b4:	2000cb3c 	.word	0x2000cb3c
 80060b8:	20000514 	.word	0x20000514
 80060bc:	20000515 	.word	0x20000515
 80060c0:	2000cba0 	.word	0x2000cba0

080060c4 <GPS_validate>:

int GPS_validate(char *nmeastr){
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80060cc:	2300      	movs	r3, #0
 80060ce:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80060d0:	2300      	movs	r3, #0
 80060d2:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	4413      	add	r3, r2
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	2b24      	cmp	r3, #36	; 0x24
 80060de:	d103      	bne.n	80060e8 <GPS_validate+0x24>
        i++;
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	3301      	adds	r3, #1
 80060e4:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80060e6:	e00c      	b.n	8006102 <GPS_validate+0x3e>
        return 0;
 80060e8:	2300      	movs	r3, #0
 80060ea:	e047      	b.n	800617c <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	687a      	ldr	r2, [r7, #4]
 80060f0:	4413      	add	r3, r2
 80060f2:	781b      	ldrb	r3, [r3, #0]
 80060f4:	461a      	mov	r2, r3
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	4053      	eors	r3, r2
 80060fa:	613b      	str	r3, [r7, #16]
        i++;
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	3301      	adds	r3, #1
 8006100:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	687a      	ldr	r2, [r7, #4]
 8006106:	4413      	add	r3, r2
 8006108:	781b      	ldrb	r3, [r3, #0]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d008      	beq.n	8006120 <GPS_validate+0x5c>
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	4413      	add	r3, r2
 8006114:	781b      	ldrb	r3, [r3, #0]
 8006116:	2b2a      	cmp	r3, #42	; 0x2a
 8006118:	d002      	beq.n	8006120 <GPS_validate+0x5c>
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	2b4a      	cmp	r3, #74	; 0x4a
 800611e:	dde5      	ble.n	80060ec <GPS_validate+0x28>
    }

    if(i >= 75){
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	2b4a      	cmp	r3, #74	; 0x4a
 8006124:	dd01      	ble.n	800612a <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8006126:	2300      	movs	r3, #0
 8006128:	e028      	b.n	800617c <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 800612a:	697b      	ldr	r3, [r7, #20]
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	4413      	add	r3, r2
 8006130:	781b      	ldrb	r3, [r3, #0]
 8006132:	2b2a      	cmp	r3, #42	; 0x2a
 8006134:	d119      	bne.n	800616a <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	3301      	adds	r3, #1
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	4413      	add	r3, r2
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	3302      	adds	r3, #2
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	4413      	add	r3, r2
 800614a:	781b      	ldrb	r3, [r3, #0]
 800614c:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 800614e:	2300      	movs	r3, #0
 8006150:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8006152:	f107 0308 	add.w	r3, r7, #8
 8006156:	693a      	ldr	r2, [r7, #16]
 8006158:	490a      	ldr	r1, [pc, #40]	; (8006184 <GPS_validate+0xc0>)
 800615a:	4618      	mov	r0, r3
 800615c:	f012 f89c 	bl	8018298 <siprintf>
    return((checkcalcstr[0] == check[0])
 8006160:	7a3a      	ldrb	r2, [r7, #8]
 8006162:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8006164:	429a      	cmp	r2, r3
 8006166:	d108      	bne.n	800617a <GPS_validate+0xb6>
 8006168:	e001      	b.n	800616e <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800616a:	2300      	movs	r3, #0
 800616c:	e006      	b.n	800617c <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800616e:	7a7a      	ldrb	r2, [r7, #9]
 8006170:	7b7b      	ldrb	r3, [r7, #13]
 8006172:	429a      	cmp	r2, r3
 8006174:	d101      	bne.n	800617a <GPS_validate+0xb6>
 8006176:	2301      	movs	r3, #1
 8006178:	e000      	b.n	800617c <GPS_validate+0xb8>
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3718      	adds	r7, #24
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	0801d29c 	.word	0x0801d29c

08006188 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8006188:	b580      	push	{r7, lr}
 800618a:	b08a      	sub	sp, #40	; 0x28
 800618c:	af08      	add	r7, sp, #32
 800618e:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8006190:	2206      	movs	r2, #6
 8006192:	496d      	ldr	r1, [pc, #436]	; (8006348 <GPS_parse+0x1c0>)
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f012 f918 	bl	80183ca <strncmp>
 800619a:	4603      	mov	r3, r0
 800619c:	2b00      	cmp	r3, #0
 800619e:	d139      	bne.n	8006214 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 80061a0:	4b6a      	ldr	r3, [pc, #424]	; (800634c <GPS_parse+0x1c4>)
 80061a2:	9307      	str	r3, [sp, #28]
 80061a4:	4b6a      	ldr	r3, [pc, #424]	; (8006350 <GPS_parse+0x1c8>)
 80061a6:	9306      	str	r3, [sp, #24]
 80061a8:	4b6a      	ldr	r3, [pc, #424]	; (8006354 <GPS_parse+0x1cc>)
 80061aa:	9305      	str	r3, [sp, #20]
 80061ac:	4b6a      	ldr	r3, [pc, #424]	; (8006358 <GPS_parse+0x1d0>)
 80061ae:	9304      	str	r3, [sp, #16]
 80061b0:	4b6a      	ldr	r3, [pc, #424]	; (800635c <GPS_parse+0x1d4>)
 80061b2:	9303      	str	r3, [sp, #12]
 80061b4:	4b6a      	ldr	r3, [pc, #424]	; (8006360 <GPS_parse+0x1d8>)
 80061b6:	9302      	str	r3, [sp, #8]
 80061b8:	4b6a      	ldr	r3, [pc, #424]	; (8006364 <GPS_parse+0x1dc>)
 80061ba:	9301      	str	r3, [sp, #4]
 80061bc:	4b6a      	ldr	r3, [pc, #424]	; (8006368 <GPS_parse+0x1e0>)
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	4b6a      	ldr	r3, [pc, #424]	; (800636c <GPS_parse+0x1e4>)
 80061c2:	4a6b      	ldr	r2, [pc, #428]	; (8006370 <GPS_parse+0x1e8>)
 80061c4:	496b      	ldr	r1, [pc, #428]	; (8006374 <GPS_parse+0x1ec>)
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f012 f886 	bl	80182d8 <siscanf>
 80061cc:	4603      	mov	r3, r0
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f340 80b5 	ble.w	800633e <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80061d4:	4b68      	ldr	r3, [pc, #416]	; (8006378 <GPS_parse+0x1f0>)
 80061d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80061da:	4b67      	ldr	r3, [pc, #412]	; (8006378 <GPS_parse+0x1f0>)
 80061dc:	7e1b      	ldrb	r3, [r3, #24]
 80061de:	4618      	mov	r0, r3
 80061e0:	eeb0 0a67 	vmov.f32	s0, s15
 80061e4:	f000 f8ec 	bl	80063c0 <GPS_nmea_to_dec>
 80061e8:	eef0 7a40 	vmov.f32	s15, s0
 80061ec:	4b62      	ldr	r3, [pc, #392]	; (8006378 <GPS_parse+0x1f0>)
 80061ee:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80061f2:	4b61      	ldr	r3, [pc, #388]	; (8006378 <GPS_parse+0x1f0>)
 80061f4:	edd3 7a03 	vldr	s15, [r3, #12]
 80061f8:	4b5f      	ldr	r3, [pc, #380]	; (8006378 <GPS_parse+0x1f0>)
 80061fa:	7e5b      	ldrb	r3, [r3, #25]
 80061fc:	4618      	mov	r0, r3
 80061fe:	eeb0 0a67 	vmov.f32	s0, s15
 8006202:	f000 f8dd 	bl	80063c0 <GPS_nmea_to_dec>
 8006206:	eef0 7a40 	vmov.f32	s15, s0
 800620a:	4b5b      	ldr	r3, [pc, #364]	; (8006378 <GPS_parse+0x1f0>)
 800620c:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8006210:	2301      	movs	r3, #1
 8006212:	e095      	b.n	8006340 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8006214:	2206      	movs	r2, #6
 8006216:	4959      	ldr	r1, [pc, #356]	; (800637c <GPS_parse+0x1f4>)
 8006218:	6878      	ldr	r0, [r7, #4]
 800621a:	f012 f8d6 	bl	80183ca <strncmp>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d134      	bne.n	800628e <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8006224:	4b56      	ldr	r3, [pc, #344]	; (8006380 <GPS_parse+0x1f8>)
 8006226:	9305      	str	r3, [sp, #20]
 8006228:	4b56      	ldr	r3, [pc, #344]	; (8006384 <GPS_parse+0x1fc>)
 800622a:	9304      	str	r3, [sp, #16]
 800622c:	4b56      	ldr	r3, [pc, #344]	; (8006388 <GPS_parse+0x200>)
 800622e:	9303      	str	r3, [sp, #12]
 8006230:	4b4b      	ldr	r3, [pc, #300]	; (8006360 <GPS_parse+0x1d8>)
 8006232:	9302      	str	r3, [sp, #8]
 8006234:	4b4b      	ldr	r3, [pc, #300]	; (8006364 <GPS_parse+0x1dc>)
 8006236:	9301      	str	r3, [sp, #4]
 8006238:	4b4b      	ldr	r3, [pc, #300]	; (8006368 <GPS_parse+0x1e0>)
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	4b4b      	ldr	r3, [pc, #300]	; (800636c <GPS_parse+0x1e4>)
 800623e:	4a4c      	ldr	r2, [pc, #304]	; (8006370 <GPS_parse+0x1e8>)
 8006240:	4952      	ldr	r1, [pc, #328]	; (800638c <GPS_parse+0x204>)
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f012 f848 	bl	80182d8 <siscanf>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	dd77      	ble.n	800633e <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800624e:	4b4a      	ldr	r3, [pc, #296]	; (8006378 <GPS_parse+0x1f0>)
 8006250:	edd3 7a04 	vldr	s15, [r3, #16]
 8006254:	4b48      	ldr	r3, [pc, #288]	; (8006378 <GPS_parse+0x1f0>)
 8006256:	7e1b      	ldrb	r3, [r3, #24]
 8006258:	4618      	mov	r0, r3
 800625a:	eeb0 0a67 	vmov.f32	s0, s15
 800625e:	f000 f8af 	bl	80063c0 <GPS_nmea_to_dec>
 8006262:	eef0 7a40 	vmov.f32	s15, s0
 8006266:	4b44      	ldr	r3, [pc, #272]	; (8006378 <GPS_parse+0x1f0>)
 8006268:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 800626c:	4b42      	ldr	r3, [pc, #264]	; (8006378 <GPS_parse+0x1f0>)
 800626e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006272:	4b41      	ldr	r3, [pc, #260]	; (8006378 <GPS_parse+0x1f0>)
 8006274:	7e5b      	ldrb	r3, [r3, #25]
 8006276:	4618      	mov	r0, r3
 8006278:	eeb0 0a67 	vmov.f32	s0, s15
 800627c:	f000 f8a0 	bl	80063c0 <GPS_nmea_to_dec>
 8006280:	eef0 7a40 	vmov.f32	s15, s0
 8006284:	4b3c      	ldr	r3, [pc, #240]	; (8006378 <GPS_parse+0x1f0>)
 8006286:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 800628a:	2301      	movs	r3, #1
 800628c:	e058      	b.n	8006340 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 800628e:	2206      	movs	r2, #6
 8006290:	493f      	ldr	r1, [pc, #252]	; (8006390 <GPS_parse+0x208>)
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f012 f899 	bl	80183ca <strncmp>
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d130      	bne.n	8006300 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 800629e:	4b3d      	ldr	r3, [pc, #244]	; (8006394 <GPS_parse+0x20c>)
 80062a0:	9303      	str	r3, [sp, #12]
 80062a2:	4b33      	ldr	r3, [pc, #204]	; (8006370 <GPS_parse+0x1e8>)
 80062a4:	9302      	str	r3, [sp, #8]
 80062a6:	4b2e      	ldr	r3, [pc, #184]	; (8006360 <GPS_parse+0x1d8>)
 80062a8:	9301      	str	r3, [sp, #4]
 80062aa:	4b2e      	ldr	r3, [pc, #184]	; (8006364 <GPS_parse+0x1dc>)
 80062ac:	9300      	str	r3, [sp, #0]
 80062ae:	4b2e      	ldr	r3, [pc, #184]	; (8006368 <GPS_parse+0x1e0>)
 80062b0:	4a2e      	ldr	r2, [pc, #184]	; (800636c <GPS_parse+0x1e4>)
 80062b2:	4939      	ldr	r1, [pc, #228]	; (8006398 <GPS_parse+0x210>)
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f012 f80f 	bl	80182d8 <siscanf>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	dd3e      	ble.n	800633e <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80062c0:	4b2d      	ldr	r3, [pc, #180]	; (8006378 <GPS_parse+0x1f0>)
 80062c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80062c6:	4b2c      	ldr	r3, [pc, #176]	; (8006378 <GPS_parse+0x1f0>)
 80062c8:	7e1b      	ldrb	r3, [r3, #24]
 80062ca:	4618      	mov	r0, r3
 80062cc:	eeb0 0a67 	vmov.f32	s0, s15
 80062d0:	f000 f876 	bl	80063c0 <GPS_nmea_to_dec>
 80062d4:	eef0 7a40 	vmov.f32	s15, s0
 80062d8:	4b27      	ldr	r3, [pc, #156]	; (8006378 <GPS_parse+0x1f0>)
 80062da:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80062de:	4b26      	ldr	r3, [pc, #152]	; (8006378 <GPS_parse+0x1f0>)
 80062e0:	edd3 7a03 	vldr	s15, [r3, #12]
 80062e4:	4b24      	ldr	r3, [pc, #144]	; (8006378 <GPS_parse+0x1f0>)
 80062e6:	7e5b      	ldrb	r3, [r3, #25]
 80062e8:	4618      	mov	r0, r3
 80062ea:	eeb0 0a67 	vmov.f32	s0, s15
 80062ee:	f000 f867 	bl	80063c0 <GPS_nmea_to_dec>
 80062f2:	eef0 7a40 	vmov.f32	s15, s0
 80062f6:	4b20      	ldr	r3, [pc, #128]	; (8006378 <GPS_parse+0x1f0>)
 80062f8:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e01f      	b.n	8006340 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8006300:	2206      	movs	r2, #6
 8006302:	4926      	ldr	r1, [pc, #152]	; (800639c <GPS_parse+0x214>)
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f012 f860 	bl	80183ca <strncmp>
 800630a:	4603      	mov	r3, r0
 800630c:	2b00      	cmp	r3, #0
 800630e:	d116      	bne.n	800633e <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8006310:	4b23      	ldr	r3, [pc, #140]	; (80063a0 <GPS_parse+0x218>)
 8006312:	9305      	str	r3, [sp, #20]
 8006314:	4b23      	ldr	r3, [pc, #140]	; (80063a4 <GPS_parse+0x21c>)
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	4b23      	ldr	r3, [pc, #140]	; (80063a8 <GPS_parse+0x220>)
 800631a:	9303      	str	r3, [sp, #12]
 800631c:	4b1a      	ldr	r3, [pc, #104]	; (8006388 <GPS_parse+0x200>)
 800631e:	9302      	str	r3, [sp, #8]
 8006320:	4b22      	ldr	r3, [pc, #136]	; (80063ac <GPS_parse+0x224>)
 8006322:	9301      	str	r3, [sp, #4]
 8006324:	4b22      	ldr	r3, [pc, #136]	; (80063b0 <GPS_parse+0x228>)
 8006326:	9300      	str	r3, [sp, #0]
 8006328:	4b22      	ldr	r3, [pc, #136]	; (80063b4 <GPS_parse+0x22c>)
 800632a:	4a23      	ldr	r2, [pc, #140]	; (80063b8 <GPS_parse+0x230>)
 800632c:	4923      	ldr	r1, [pc, #140]	; (80063bc <GPS_parse+0x234>)
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f011 ffd2 	bl	80182d8 <siscanf>
 8006334:	4603      	mov	r3, r0
 8006336:	2b00      	cmp	r3, #0
 8006338:	dd01      	ble.n	800633e <GPS_parse+0x1b6>
            return 0;
 800633a:	2300      	movs	r3, #0
 800633c:	e000      	b.n	8006340 <GPS_parse+0x1b8>
    }
    return 0;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	0801d2a4 	.word	0x0801d2a4
 800634c:	2000cb68 	.word	0x2000cb68
 8006350:	2000cb64 	.word	0x2000cb64
 8006354:	2000cb60 	.word	0x2000cb60
 8006358:	2000cb5c 	.word	0x2000cb5c
 800635c:	2000cb58 	.word	0x2000cb58
 8006360:	2000cb55 	.word	0x2000cb55
 8006364:	2000cb48 	.word	0x2000cb48
 8006368:	2000cb54 	.word	0x2000cb54
 800636c:	2000cb4c 	.word	0x2000cb4c
 8006370:	2000cb50 	.word	0x2000cb50
 8006374:	0801d2ac 	.word	0x0801d2ac
 8006378:	2000cb3c 	.word	0x2000cb3c
 800637c:	0801d2d4 	.word	0x0801d2d4
 8006380:	2000cb74 	.word	0x2000cb74
 8006384:	2000cb70 	.word	0x2000cb70
 8006388:	2000cb6c 	.word	0x2000cb6c
 800638c:	0801d2dc 	.word	0x0801d2dc
 8006390:	0801d2fc 	.word	0x0801d2fc
 8006394:	2000cb78 	.word	0x2000cb78
 8006398:	0801d304 	.word	0x0801d304
 800639c:	0801d320 	.word	0x0801d320
 80063a0:	2000cb90 	.word	0x2000cb90
 80063a4:	2000cb8c 	.word	0x2000cb8c
 80063a8:	2000cb89 	.word	0x2000cb89
 80063ac:	2000cb88 	.word	0x2000cb88
 80063b0:	2000cb84 	.word	0x2000cb84
 80063b4:	2000cb80 	.word	0x2000cb80
 80063b8:	2000cb7c 	.word	0x2000cb7c
 80063bc:	0801d328 	.word	0x0801d328

080063c0 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 80063c0:	b480      	push	{r7}
 80063c2:	b087      	sub	sp, #28
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	ed87 0a01 	vstr	s0, [r7, #4]
 80063ca:	4603      	mov	r3, r0
 80063cc:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 80063ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80063d2:	eddf 6a20 	vldr	s13, [pc, #128]	; 8006454 <GPS_nmea_to_dec+0x94>
 80063d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80063da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80063de:	ee17 3a90 	vmov	r3, s15
 80063e2:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	2264      	movs	r2, #100	; 0x64
 80063e8:	fb02 f303 	mul.w	r3, r2, r3
 80063ec:	ee07 3a90 	vmov	s15, r3
 80063f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80063f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80063f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063fc:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8006400:	ed97 7a03 	vldr	s14, [r7, #12]
 8006404:	eddf 6a14 	vldr	s13, [pc, #80]	; 8006458 <GPS_nmea_to_dec+0x98>
 8006408:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800640c:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	ee07 3a90 	vmov	s15, r3
 8006416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800641a:	ed97 7a02 	vldr	s14, [r7, #8]
 800641e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006422:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8006426:	78fb      	ldrb	r3, [r7, #3]
 8006428:	2b53      	cmp	r3, #83	; 0x53
 800642a:	d002      	beq.n	8006432 <GPS_nmea_to_dec+0x72>
 800642c:	78fb      	ldrb	r3, [r7, #3]
 800642e:	2b57      	cmp	r3, #87	; 0x57
 8006430:	d105      	bne.n	800643e <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8006432:	edd7 7a05 	vldr	s15, [r7, #20]
 8006436:	eef1 7a67 	vneg.f32	s15, s15
 800643a:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 800643e:	697b      	ldr	r3, [r7, #20]
 8006440:	ee07 3a90 	vmov	s15, r3
}
 8006444:	eeb0 0a67 	vmov.f32	s0, s15
 8006448:	371c      	adds	r7, #28
 800644a:	46bd      	mov	sp, r7
 800644c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006450:	4770      	bx	lr
 8006452:	bf00      	nop
 8006454:	42c80000 	.word	0x42c80000
 8006458:	42700000 	.word	0x42700000

0800645c <GPS_Init>:
	}
}


void GPS_Init(UART_HandleTypeDef* data_uart, void (*gps_print)(char*),
		void (*gps_tone_freq)(uint32_t duration, uint32_t repeats, uint32_t freq)){
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	607a      	str	r2, [r7, #4]
	GPS.print = gps_print;
 8006468:	4a0a      	ldr	r2, [pc, #40]	; (8006494 <GPS_Init+0x38>)
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	65d3      	str	r3, [r2, #92]	; 0x5c
	GPS.print((char*) "\r\nGPS Init...");
 800646e:	4b09      	ldr	r3, [pc, #36]	; (8006494 <GPS_Init+0x38>)
 8006470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006472:	4809      	ldr	r0, [pc, #36]	; (8006498 <GPS_Init+0x3c>)
 8006474:	4798      	blx	r3
	GPS.uart = data_uart;
 8006476:	4a07      	ldr	r2, [pc, #28]	; (8006494 <GPS_Init+0x38>)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6593      	str	r3, [r2, #88]	; 0x58
	GPS.tone_freq = gps_tone_freq;
 800647c:	4a05      	ldr	r2, [pc, #20]	; (8006494 <GPS_Init+0x38>)
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6613      	str	r3, [r2, #96]	; 0x60
	GPS.print((char*) "OK\r\n");
 8006482:	4b04      	ldr	r3, [pc, #16]	; (8006494 <GPS_Init+0x38>)
 8006484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006486:	4805      	ldr	r0, [pc, #20]	; (800649c <GPS_Init+0x40>)
 8006488:	4798      	blx	r3
}
 800648a:	bf00      	nop
 800648c:	3710      	adds	r7, #16
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	2000cb3c 	.word	0x2000cb3c
 8006498:	0801d348 	.word	0x0801d348
 800649c:	0801d358 	.word	0x0801d358

080064a0 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80064a0:	b590      	push	{r4, r7, lr}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	60f8      	str	r0, [r7, #12]
 80064a8:	607a      	str	r2, [r7, #4]
 80064aa:	461a      	mov	r2, r3
 80064ac:	460b      	mov	r3, r1
 80064ae:	72fb      	strb	r3, [r7, #11]
 80064b0:	4613      	mov	r3, r2
 80064b2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	685c      	ldr	r4, [r3, #4]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6898      	ldr	r0, [r3, #8]
 80064bc:	893b      	ldrh	r3, [r7, #8]
 80064be:	7af9      	ldrb	r1, [r7, #11]
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	47a0      	blx	r4
 80064c4:	6178      	str	r0, [r7, #20]

  return ret;
 80064c6:	697b      	ldr	r3, [r7, #20]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	371c      	adds	r7, #28
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd90      	pop	{r4, r7, pc}

080064d0 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80064d0:	b590      	push	{r4, r7, lr}
 80064d2:	b087      	sub	sp, #28
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	607a      	str	r2, [r7, #4]
 80064da:	461a      	mov	r2, r3
 80064dc:	460b      	mov	r3, r1
 80064de:	72fb      	strb	r3, [r7, #11]
 80064e0:	4613      	mov	r3, r2
 80064e2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681c      	ldr	r4, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6898      	ldr	r0, [r3, #8]
 80064ec:	893b      	ldrh	r3, [r7, #8]
 80064ee:	7af9      	ldrb	r1, [r7, #11]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	47a0      	blx	r4
 80064f4:	6178      	str	r0, [r7, #20]

  return ret;
 80064f6:	697b      	ldr	r3, [r7, #20]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	371c      	adds	r7, #28
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd90      	pop	{r4, r7, pc}

08006500 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	ee07 3a90 	vmov	s15, r3
 800650e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006512:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800652c <lps22hh_from_lsb_to_hpa+0x2c>
 8006516:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800651a:	eef0 7a66 	vmov.f32	s15, s13
}
 800651e:	eeb0 0a67 	vmov.f32	s0, s15
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr
 800652c:	49800000 	.word	0x49800000

08006530 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 8006530:	b480      	push	{r7}
 8006532:	b083      	sub	sp, #12
 8006534:	af00      	add	r7, sp, #0
 8006536:	4603      	mov	r3, r0
 8006538:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 800653a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800653e:	ee07 3a90 	vmov	s15, r3
 8006542:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006546:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006560 <lps22hh_from_lsb_to_celsius+0x30>
 800654a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800654e:	eef0 7a66 	vmov.f32	s15, s13
}
 8006552:	eeb0 0a67 	vmov.f32	s0, s15
 8006556:	370c      	adds	r7, #12
 8006558:	46bd      	mov	sp, r7
 800655a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655e:	4770      	bx	lr
 8006560:	42c80000 	.word	0x42c80000

08006564 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b084      	sub	sp, #16
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	460b      	mov	r3, r1
 800656e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006570:	f107 0208 	add.w	r2, r7, #8
 8006574:	2301      	movs	r3, #1
 8006576:	2110      	movs	r1, #16
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f7ff ff91 	bl	80064a0 <lps22hh_read_reg>
 800657e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d10f      	bne.n	80065a6 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 8006586:	78fb      	ldrb	r3, [r7, #3]
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	b2da      	uxtb	r2, r3
 800658e:	7a3b      	ldrb	r3, [r7, #8]
 8006590:	f362 0341 	bfi	r3, r2, #1, #1
 8006594:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8006596:	f107 0208 	add.w	r2, r7, #8
 800659a:	2301      	movs	r3, #1
 800659c:	2110      	movs	r1, #16
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7ff ff96 	bl	80064d0 <lps22hh_write_reg>
 80065a4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80065a6:	68fb      	ldr	r3, [r7, #12]
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3710      	adds	r7, #16
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b086      	sub	sp, #24
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	460b      	mov	r3, r1
 80065ba:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80065bc:	f107 0210 	add.w	r2, r7, #16
 80065c0:	2301      	movs	r3, #1
 80065c2:	2110      	movs	r1, #16
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff ff6b 	bl	80064a0 <lps22hh_read_reg>
 80065ca:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d107      	bne.n	80065e2 <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80065d2:	f107 020c 	add.w	r2, r7, #12
 80065d6:	2301      	movs	r3, #1
 80065d8:	2111      	movs	r1, #17
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f7ff ff60 	bl	80064a0 <lps22hh_read_reg>
 80065e0:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10f      	bne.n	8006608 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80065e8:	78fb      	ldrb	r3, [r7, #3]
 80065ea:	f003 0307 	and.w	r3, r3, #7
 80065ee:	b2da      	uxtb	r2, r3
 80065f0:	7c3b      	ldrb	r3, [r7, #16]
 80065f2:	f362 1306 	bfi	r3, r2, #4, #3
 80065f6:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80065f8:	f107 0210 	add.w	r2, r7, #16
 80065fc:	2301      	movs	r3, #1
 80065fe:	2110      	movs	r1, #16
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f7ff ff65 	bl	80064d0 <lps22hh_write_reg>
 8006606:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d119      	bne.n	8006642 <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800660e:	78fb      	ldrb	r3, [r7, #3]
 8006610:	091b      	lsrs	r3, r3, #4
 8006612:	f003 0301 	and.w	r3, r3, #1
 8006616:	b2da      	uxtb	r2, r3
 8006618:	7b3b      	ldrb	r3, [r7, #12]
 800661a:	f362 0341 	bfi	r3, r2, #1, #1
 800661e:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 8006620:	78fb      	ldrb	r3, [r7, #3]
 8006622:	08db      	lsrs	r3, r3, #3
 8006624:	f003 0301 	and.w	r3, r3, #1
 8006628:	b2da      	uxtb	r2, r3
 800662a:	7b3b      	ldrb	r3, [r7, #12]
 800662c:	f362 0300 	bfi	r3, r2, #0, #1
 8006630:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8006632:	f107 020c 	add.w	r2, r7, #12
 8006636:	2301      	movs	r3, #1
 8006638:	2111      	movs	r1, #17
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7ff ff48 	bl	80064d0 <lps22hh_write_reg>
 8006640:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8006642:	697b      	ldr	r3, [r7, #20]
}
 8006644:	4618      	mov	r0, r3
 8006646:	3718      	adds	r7, #24
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}

0800664c <lps22hh_press_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_press_flag_data_ready_get(stmdev_ctx_t *ctx,
                                          uint8_t *val)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8006656:	f107 0208 	add.w	r2, r7, #8
 800665a:	2301      	movs	r3, #1
 800665c:	2127      	movs	r1, #39	; 0x27
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7ff ff1e 	bl	80064a0 <lps22hh_read_reg>
 8006664:	60f8      	str	r0, [r7, #12]
  *val = reg.p_da;
 8006666:	7a3b      	ldrb	r3, [r7, #8]
 8006668:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800666c:	b2db      	uxtb	r3, r3
 800666e:	461a      	mov	r2, r3
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	701a      	strb	r2, [r3, #0]

  return ret;
 8006674:	68fb      	ldr	r3, [r7, #12]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}

0800667e <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 800667e:	b580      	push	{r7, lr}
 8006680:	b084      	sub	sp, #16
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
 8006686:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8006688:	f107 0208 	add.w	r2, r7, #8
 800668c:	2301      	movs	r3, #1
 800668e:	2127      	movs	r1, #39	; 0x27
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f7ff ff05 	bl	80064a0 <lps22hh_read_reg>
 8006696:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 8006698:	7a3b      	ldrb	r3, [r7, #8]
 800669a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	461a      	mov	r2, r3
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	701a      	strb	r2, [r3, #0]

  return ret;
 80066a6:	68fb      	ldr	r3, [r7, #12]
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3710      	adds	r7, #16
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bd80      	pop	{r7, pc}

080066b0 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
 80066b8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80066ba:	f107 0208 	add.w	r2, r7, #8
 80066be:	2303      	movs	r3, #3
 80066c0:	2128      	movs	r1, #40	; 0x28
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f7ff feec 	bl	80064a0 <lps22hh_read_reg>
 80066c8:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80066ca:	7abb      	ldrb	r3, [r7, #10]
 80066cc:	461a      	mov	r2, r3
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	021b      	lsls	r3, r3, #8
 80066d8:	7a7a      	ldrb	r2, [r7, #9]
 80066da:	441a      	add	r2, r3
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	7a3a      	ldrb	r2, [r7, #8]
 80066e8:	441a      	add	r2, r3
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	021a      	lsls	r2, r3, #8
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	601a      	str	r2, [r3, #0]

  return ret;
 80066f8:	68fb      	ldr	r3, [r7, #12]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b084      	sub	sp, #16
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
 800670a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 800670c:	f107 0208 	add.w	r2, r7, #8
 8006710:	2302      	movs	r3, #2
 8006712:	212b      	movs	r1, #43	; 0x2b
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f7ff fec3 	bl	80064a0 <lps22hh_read_reg>
 800671a:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 800671c:	7a7b      	ldrb	r3, [r7, #9]
 800671e:	b21a      	sxth	r2, r3
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	f9b3 3000 	ldrsh.w	r3, [r3]
 800672a:	b29b      	uxth	r3, r3
 800672c:	021b      	lsls	r3, r3, #8
 800672e:	b29a      	uxth	r2, r3
 8006730:	7a3b      	ldrb	r3, [r7, #8]
 8006732:	b29b      	uxth	r3, r3
 8006734:	4413      	add	r3, r2
 8006736:	b29b      	uxth	r3, r3
 8006738:	b21a      	sxth	r2, r3
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	801a      	strh	r2, [r3, #0]

  return ret;
 800673e:	68fb      	ldr	r3, [r7, #12]
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 8006752:	2301      	movs	r3, #1
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	210f      	movs	r1, #15
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f7ff fea1 	bl	80064a0 <lps22hh_read_reg>
 800675e:	60f8      	str	r0, [r7, #12]

  return ret;
 8006760:	68fb      	ldr	r3, [r7, #12]
}
 8006762:	4618      	mov	r0, r3
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}

0800676a <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b084      	sub	sp, #16
 800676e:	af00      	add	r7, sp, #0
 8006770:	6078      	str	r0, [r7, #4]
 8006772:	460b      	mov	r3, r1
 8006774:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006776:	f107 0208 	add.w	r2, r7, #8
 800677a:	2301      	movs	r3, #1
 800677c:	2111      	movs	r1, #17
 800677e:	6878      	ldr	r0, [r7, #4]
 8006780:	f7ff fe8e 	bl	80064a0 <lps22hh_read_reg>
 8006784:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d10f      	bne.n	80067ac <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 800678c:	78fb      	ldrb	r3, [r7, #3]
 800678e:	f003 0301 	and.w	r3, r3, #1
 8006792:	b2da      	uxtb	r2, r3
 8006794:	7a3b      	ldrb	r3, [r7, #8]
 8006796:	f362 0382 	bfi	r3, r2, #2, #1
 800679a:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800679c:	f107 0208 	add.w	r2, r7, #8
 80067a0:	2301      	movs	r3, #1
 80067a2:	2111      	movs	r1, #17
 80067a4:	6878      	ldr	r0, [r7, #4]
 80067a6:	f7ff fe93 	bl	80064d0 <lps22hh_write_reg>
 80067aa:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80067ac:	68fb      	ldr	r3, [r7, #12]
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3710      	adds	r7, #16
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b084      	sub	sp, #16
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
 80067be:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80067c0:	f107 0208 	add.w	r2, r7, #8
 80067c4:	2301      	movs	r3, #1
 80067c6:	2111      	movs	r1, #17
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff fe69 	bl	80064a0 <lps22hh_read_reg>
 80067ce:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80067d0:	7a3b      	ldrb	r3, [r7, #8]
 80067d2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	461a      	mov	r2, r3
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	701a      	strb	r2, [r3, #0]

  return ret;
 80067de:	68fb      	ldr	r3, [r7, #12]
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3710      	adds	r7, #16
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80067e8:	b590      	push	{r4, r7, lr}
 80067ea:	b087      	sub	sp, #28
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	60f8      	str	r0, [r7, #12]
 80067f0:	607a      	str	r2, [r7, #4]
 80067f2:	461a      	mov	r2, r3
 80067f4:	460b      	mov	r3, r1
 80067f6:	72fb      	strb	r3, [r7, #11]
 80067f8:	4613      	mov	r3, r2
 80067fa:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	685c      	ldr	r4, [r3, #4]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6898      	ldr	r0, [r3, #8]
 8006804:	893b      	ldrh	r3, [r7, #8]
 8006806:	7af9      	ldrb	r1, [r7, #11]
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	47a0      	blx	r4
 800680c:	6178      	str	r0, [r7, #20]

  return ret;
 800680e:	697b      	ldr	r3, [r7, #20]
}
 8006810:	4618      	mov	r0, r3
 8006812:	371c      	adds	r7, #28
 8006814:	46bd      	mov	sp, r7
 8006816:	bd90      	pop	{r4, r7, pc}

08006818 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006818:	b590      	push	{r4, r7, lr}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	607a      	str	r2, [r7, #4]
 8006822:	461a      	mov	r2, r3
 8006824:	460b      	mov	r3, r1
 8006826:	72fb      	strb	r3, [r7, #11]
 8006828:	4613      	mov	r3, r2
 800682a:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681c      	ldr	r4, [r3, #0]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	6898      	ldr	r0, [r3, #8]
 8006834:	893b      	ldrh	r3, [r7, #8]
 8006836:	7af9      	ldrb	r1, [r7, #11]
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	47a0      	blx	r4
 800683c:	6178      	str	r0, [r7, #20]

  return ret;
 800683e:	697b      	ldr	r3, [r7, #20]
}
 8006840:	4618      	mov	r0, r3
 8006842:	371c      	adds	r7, #28
 8006844:	46bd      	mov	sp, r7
 8006846:	bd90      	pop	{r4, r7, pc}

08006848 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8006848:	b480      	push	{r7}
 800684a:	b083      	sub	sp, #12
 800684c:	af00      	add	r7, sp, #0
 800684e:	4603      	mov	r3, r0
 8006850:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8006852:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006856:	ee07 3a90 	vmov	s15, r3
 800685a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800685e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8006874 <lsm6dsr_from_fs2g_to_mg+0x2c>
 8006862:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006866:	eeb0 0a67 	vmov.f32	s0, s15
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	3d79db23 	.word	0x3d79db23

08006878 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	4603      	mov	r3, r0
 8006880:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8006882:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006886:	ee07 3a90 	vmov	s15, r3
 800688a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800688e:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80068a4 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 8006892:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006896:	eeb0 0a67 	vmov.f32	s0, s15
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr
 80068a4:	428c0000 	.word	0x428c0000

080068a8 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b083      	sub	sp, #12
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	4603      	mov	r3, r0
 80068b0:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80068b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80068b6:	ee07 3a90 	vmov	s15, r3
 80068ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80068be:	eddf 6a07 	vldr	s13, [pc, #28]	; 80068dc <lsm6dsr_from_lsb_to_celsius+0x34>
 80068c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068c6:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80068ca:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80068ce:	eeb0 0a67 	vmov.f32	s0, s15
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr
 80068dc:	43800000 	.word	0x43800000

080068e0 <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	460b      	mov	r3, r1
 80068ea:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80068ec:	f107 0208 	add.w	r2, r7, #8
 80068f0:	2301      	movs	r3, #1
 80068f2:	2110      	movs	r1, #16
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f7ff ff77 	bl	80067e8 <lsm6dsr_read_reg>
 80068fa:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10f      	bne.n	8006922 <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8006902:	78fb      	ldrb	r3, [r7, #3]
 8006904:	f003 0303 	and.w	r3, r3, #3
 8006908:	b2da      	uxtb	r2, r3
 800690a:	7a3b      	ldrb	r3, [r7, #8]
 800690c:	f362 0383 	bfi	r3, r2, #2, #2
 8006910:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8006912:	f107 0208 	add.w	r2, r7, #8
 8006916:	2301      	movs	r3, #1
 8006918:	2110      	movs	r1, #16
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f7ff ff7c 	bl	8006818 <lsm6dsr_write_reg>
 8006920:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8006922:	68fb      	ldr	r3, [r7, #12]
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	460b      	mov	r3, r1
 8006936:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8006938:	78fb      	ldrb	r3, [r7, #3]
 800693a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800693c:	f107 030c 	add.w	r3, r7, #12
 8006940:	4619      	mov	r1, r3
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 fc54 	bl	80071f0 <lsm6dsr_fsm_enable_get>
 8006948:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	2b00      	cmp	r3, #0
 800694e:	f040 80c4 	bne.w	8006ada <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006952:	7b3b      	ldrb	r3, [r7, #12]
 8006954:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006958:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800695a:	7b3b      	ldrb	r3, [r7, #12]
 800695c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006960:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006962:	4313      	orrs	r3, r2
 8006964:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006966:	7b3b      	ldrb	r3, [r7, #12]
 8006968:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800696c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800696e:	4313      	orrs	r3, r2
 8006970:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006972:	7b3b      	ldrb	r3, [r7, #12]
 8006974:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006978:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800697a:	4313      	orrs	r3, r2
 800697c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800697e:	7b3b      	ldrb	r3, [r7, #12]
 8006980:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006984:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006986:	4313      	orrs	r3, r2
 8006988:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800698a:	7b3b      	ldrb	r3, [r7, #12]
 800698c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006990:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006992:	4313      	orrs	r3, r2
 8006994:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006996:	7b3b      	ldrb	r3, [r7, #12]
 8006998:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800699c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800699e:	4313      	orrs	r3, r2
 80069a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80069a2:	7b3b      	ldrb	r3, [r7, #12]
 80069a4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80069a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80069aa:	4313      	orrs	r3, r2
 80069ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80069ae:	7b7b      	ldrb	r3, [r7, #13]
 80069b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80069b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80069b6:	4313      	orrs	r3, r2
 80069b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80069ba:	7b7b      	ldrb	r3, [r7, #13]
 80069bc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80069c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80069c2:	4313      	orrs	r3, r2
 80069c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80069c6:	7b7b      	ldrb	r3, [r7, #13]
 80069c8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80069cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80069ce:	4313      	orrs	r3, r2
 80069d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80069d2:	7b7b      	ldrb	r3, [r7, #13]
 80069d4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80069d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80069da:	4313      	orrs	r3, r2
 80069dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80069de:	7b7b      	ldrb	r3, [r7, #13]
 80069e0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80069e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80069e6:	4313      	orrs	r3, r2
 80069e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80069ea:	7b7b      	ldrb	r3, [r7, #13]
 80069ec:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80069f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80069f2:	4313      	orrs	r3, r2
 80069f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80069f6:	7b7b      	ldrb	r3, [r7, #13]
 80069f8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80069fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80069fe:	4313      	orrs	r3, r2
 8006a00:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006a02:	7b7b      	ldrb	r3, [r7, #13]
 8006a04:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006a08:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	d163      	bne.n	8006ada <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8006a12:	f107 030b 	add.w	r3, r7, #11
 8006a16:	4619      	mov	r1, r3
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 fc15 	bl	8007248 <lsm6dsr_fsm_data_rate_get>
 8006a1e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d159      	bne.n	8006ada <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006a26:	7afb      	ldrb	r3, [r7, #11]
 8006a28:	2b03      	cmp	r3, #3
 8006a2a:	d853      	bhi.n	8006ad4 <lsm6dsr_xl_data_rate_set+0x1a8>
 8006a2c:	a201      	add	r2, pc, #4	; (adr r2, 8006a34 <lsm6dsr_xl_data_rate_set+0x108>)
 8006a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a32:	bf00      	nop
 8006a34:	08006a45 	.word	0x08006a45
 8006a38:	08006a57 	.word	0x08006a57
 8006a3c:	08006a75 	.word	0x08006a75
 8006a40:	08006a9f 	.word	0x08006a9f
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006a44:	78fb      	ldrb	r3, [r7, #3]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d102      	bne.n	8006a50 <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006a4e:	e045      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006a50:	78fb      	ldrb	r3, [r7, #3]
 8006a52:	75fb      	strb	r3, [r7, #23]
            break;
 8006a54:	e042      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006a56:	78fb      	ldrb	r3, [r7, #3]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d102      	bne.n	8006a62 <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006a60:	e03c      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8006a62:	78fb      	ldrb	r3, [r7, #3]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d102      	bne.n	8006a6e <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8006a68:	2302      	movs	r3, #2
 8006a6a:	75fb      	strb	r3, [r7, #23]
            break;
 8006a6c:	e036      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006a6e:	78fb      	ldrb	r3, [r7, #3]
 8006a70:	75fb      	strb	r3, [r7, #23]
            break;
 8006a72:	e033      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006a74:	78fb      	ldrb	r3, [r7, #3]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d102      	bne.n	8006a80 <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006a7e:	e02d      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8006a80:	78fb      	ldrb	r3, [r7, #3]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	d102      	bne.n	8006a8c <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8006a86:	2303      	movs	r3, #3
 8006a88:	75fb      	strb	r3, [r7, #23]
            break;
 8006a8a:	e027      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8006a8c:	78fb      	ldrb	r3, [r7, #3]
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d102      	bne.n	8006a98 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8006a92:	2303      	movs	r3, #3
 8006a94:	75fb      	strb	r3, [r7, #23]
            break;
 8006a96:	e021      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006a98:	78fb      	ldrb	r3, [r7, #3]
 8006a9a:	75fb      	strb	r3, [r7, #23]
            break;
 8006a9c:	e01e      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006a9e:	78fb      	ldrb	r3, [r7, #3]
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d102      	bne.n	8006aaa <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8006aa4:	2304      	movs	r3, #4
 8006aa6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8006aa8:	e018      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8006aaa:	78fb      	ldrb	r3, [r7, #3]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d102      	bne.n	8006ab6 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8006ab0:	2304      	movs	r3, #4
 8006ab2:	75fb      	strb	r3, [r7, #23]
            break;
 8006ab4:	e012      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8006ab6:	78fb      	ldrb	r3, [r7, #3]
 8006ab8:	2b02      	cmp	r3, #2
 8006aba:	d102      	bne.n	8006ac2 <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8006abc:	2304      	movs	r3, #4
 8006abe:	75fb      	strb	r3, [r7, #23]
            break;
 8006ac0:	e00c      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 8006ac2:	78fb      	ldrb	r3, [r7, #3]
 8006ac4:	2b03      	cmp	r3, #3
 8006ac6:	d102      	bne.n	8006ace <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8006ac8:	2304      	movs	r3, #4
 8006aca:	75fb      	strb	r3, [r7, #23]
            break;
 8006acc:	e006      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8006ace:	78fb      	ldrb	r3, [r7, #3]
 8006ad0:	75fb      	strb	r3, [r7, #23]
            break;
 8006ad2:	e003      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8006ad4:	78fb      	ldrb	r3, [r7, #3]
 8006ad6:	75fb      	strb	r3, [r7, #23]
            break;
 8006ad8:	e000      	b.n	8006adc <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 8006ada:	bf00      	nop
    }
  }

  if (ret == 0)
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d107      	bne.n	8006af2 <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8006ae2:	f107 0208 	add.w	r2, r7, #8
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	2110      	movs	r1, #16
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f7ff fe7c 	bl	80067e8 <lsm6dsr_read_reg>
 8006af0:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d10f      	bne.n	8006b18 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8006af8:	7dfb      	ldrb	r3, [r7, #23]
 8006afa:	f003 030f 	and.w	r3, r3, #15
 8006afe:	b2da      	uxtb	r2, r3
 8006b00:	7a3b      	ldrb	r3, [r7, #8]
 8006b02:	f362 1307 	bfi	r3, r2, #4, #4
 8006b06:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8006b08:	f107 0208 	add.w	r2, r7, #8
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	2110      	movs	r1, #16
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f7ff fe81 	bl	8006818 <lsm6dsr_write_reg>
 8006b16:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8006b18:	693b      	ldr	r3, [r7, #16]
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3718      	adds	r7, #24
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop

08006b24 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b084      	sub	sp, #16
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006b30:	f107 0208 	add.w	r2, r7, #8
 8006b34:	2301      	movs	r3, #1
 8006b36:	2111      	movs	r1, #17
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f7ff fe55 	bl	80067e8 <lsm6dsr_read_reg>
 8006b3e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d10f      	bne.n	8006b66 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8006b46:	78fb      	ldrb	r3, [r7, #3]
 8006b48:	f003 030f 	and.w	r3, r3, #15
 8006b4c:	b2da      	uxtb	r2, r3
 8006b4e:	7a3b      	ldrb	r3, [r7, #8]
 8006b50:	f362 0303 	bfi	r3, r2, #0, #4
 8006b54:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006b56:	f107 0208 	add.w	r2, r7, #8
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	2111      	movs	r1, #17
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7ff fe5a 	bl	8006818 <lsm6dsr_write_reg>
 8006b64:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006b66:	68fb      	ldr	r3, [r7, #12]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3710      	adds	r7, #16
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b086      	sub	sp, #24
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8006b7c:	78fb      	ldrb	r3, [r7, #3]
 8006b7e:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8006b80:	f107 030c 	add.w	r3, r7, #12
 8006b84:	4619      	mov	r1, r3
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f000 fb32 	bl	80071f0 <lsm6dsr_fsm_enable_get>
 8006b8c:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	f040 80c4 	bne.w	8006d1e <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006b96:	7b3b      	ldrb	r3, [r7, #12]
 8006b98:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006b9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006b9e:	7b3b      	ldrb	r3, [r7, #12]
 8006ba0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006ba4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006baa:	7b3b      	ldrb	r3, [r7, #12]
 8006bac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006bb0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006bb6:	7b3b      	ldrb	r3, [r7, #12]
 8006bb8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006bbc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006bc2:	7b3b      	ldrb	r3, [r7, #12]
 8006bc4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006bc8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006bce:	7b3b      	ldrb	r3, [r7, #12]
 8006bd0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006bd4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006bda:	7b3b      	ldrb	r3, [r7, #12]
 8006bdc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006be0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006be2:	4313      	orrs	r3, r2
 8006be4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006be6:	7b3b      	ldrb	r3, [r7, #12]
 8006be8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006bec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006bf2:	7b7b      	ldrb	r3, [r7, #13]
 8006bf4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006bf8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006bfa:	4313      	orrs	r3, r2
 8006bfc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006bfe:	7b7b      	ldrb	r3, [r7, #13]
 8006c00:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006c04:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006c06:	4313      	orrs	r3, r2
 8006c08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006c0a:	7b7b      	ldrb	r3, [r7, #13]
 8006c0c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006c10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8006c12:	4313      	orrs	r3, r2
 8006c14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006c16:	7b7b      	ldrb	r3, [r7, #13]
 8006c18:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006c1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006c22:	7b7b      	ldrb	r3, [r7, #13]
 8006c24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006c28:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006c2e:	7b7b      	ldrb	r3, [r7, #13]
 8006c30:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006c34:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006c36:	4313      	orrs	r3, r2
 8006c38:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006c3a:	7b7b      	ldrb	r3, [r7, #13]
 8006c3c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006c40:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8006c42:	4313      	orrs	r3, r2
 8006c44:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006c46:	7b7b      	ldrb	r3, [r7, #13]
 8006c48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006c4c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d163      	bne.n	8006d1e <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8006c56:	f107 030b 	add.w	r3, r7, #11
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 faf3 	bl	8007248 <lsm6dsr_fsm_data_rate_get>
 8006c62:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d159      	bne.n	8006d1e <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006c6a:	7afb      	ldrb	r3, [r7, #11]
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d853      	bhi.n	8006d18 <lsm6dsr_gy_data_rate_set+0x1a8>
 8006c70:	a201      	add	r2, pc, #4	; (adr r2, 8006c78 <lsm6dsr_gy_data_rate_set+0x108>)
 8006c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c76:	bf00      	nop
 8006c78:	08006c89 	.word	0x08006c89
 8006c7c:	08006c9b 	.word	0x08006c9b
 8006c80:	08006cb9 	.word	0x08006cb9
 8006c84:	08006ce3 	.word	0x08006ce3
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8006c88:	78fb      	ldrb	r3, [r7, #3]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d102      	bne.n	8006c94 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006c92:	e045      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006c94:	78fb      	ldrb	r3, [r7, #3]
 8006c96:	75fb      	strb	r3, [r7, #23]
            break;
 8006c98:	e042      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8006c9a:	78fb      	ldrb	r3, [r7, #3]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d102      	bne.n	8006ca6 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8006ca0:	2302      	movs	r3, #2
 8006ca2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006ca4:	e03c      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8006ca6:	78fb      	ldrb	r3, [r7, #3]
 8006ca8:	2b01      	cmp	r3, #1
 8006caa:	d102      	bne.n	8006cb2 <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8006cac:	2302      	movs	r3, #2
 8006cae:	75fb      	strb	r3, [r7, #23]
            break;
 8006cb0:	e036      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006cb2:	78fb      	ldrb	r3, [r7, #3]
 8006cb4:	75fb      	strb	r3, [r7, #23]
            break;
 8006cb6:	e033      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8006cb8:	78fb      	ldrb	r3, [r7, #3]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d102      	bne.n	8006cc4 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006cc2:	e02d      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8006cc4:	78fb      	ldrb	r3, [r7, #3]
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d102      	bne.n	8006cd0 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	75fb      	strb	r3, [r7, #23]
            break;
 8006cce:	e027      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8006cd0:	78fb      	ldrb	r3, [r7, #3]
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d102      	bne.n	8006cdc <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	75fb      	strb	r3, [r7, #23]
            break;
 8006cda:	e021      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006cdc:	78fb      	ldrb	r3, [r7, #3]
 8006cde:	75fb      	strb	r3, [r7, #23]
            break;
 8006ce0:	e01e      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8006ce2:	78fb      	ldrb	r3, [r7, #3]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d102      	bne.n	8006cee <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006ce8:	2304      	movs	r3, #4
 8006cea:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8006cec:	e018      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8006cee:	78fb      	ldrb	r3, [r7, #3]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d102      	bne.n	8006cfa <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006cf4:	2304      	movs	r3, #4
 8006cf6:	75fb      	strb	r3, [r7, #23]
            break;
 8006cf8:	e012      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	2b02      	cmp	r3, #2
 8006cfe:	d102      	bne.n	8006d06 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006d00:	2304      	movs	r3, #4
 8006d02:	75fb      	strb	r3, [r7, #23]
            break;
 8006d04:	e00c      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8006d06:	78fb      	ldrb	r3, [r7, #3]
 8006d08:	2b03      	cmp	r3, #3
 8006d0a:	d102      	bne.n	8006d12 <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006d0c:	2304      	movs	r3, #4
 8006d0e:	75fb      	strb	r3, [r7, #23]
            break;
 8006d10:	e006      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8006d12:	78fb      	ldrb	r3, [r7, #3]
 8006d14:	75fb      	strb	r3, [r7, #23]
            break;
 8006d16:	e003      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8006d18:	78fb      	ldrb	r3, [r7, #3]
 8006d1a:	75fb      	strb	r3, [r7, #23]
            break;
 8006d1c:	e000      	b.n	8006d20 <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 8006d1e:	bf00      	nop
    }
  }

  if (ret == 0)
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d107      	bne.n	8006d36 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006d26:	f107 0208 	add.w	r2, r7, #8
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	2111      	movs	r1, #17
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7ff fd5a 	bl	80067e8 <lsm6dsr_read_reg>
 8006d34:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d10f      	bne.n	8006d5c <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8006d3c:	7dfb      	ldrb	r3, [r7, #23]
 8006d3e:	f003 030f 	and.w	r3, r3, #15
 8006d42:	b2da      	uxtb	r2, r3
 8006d44:	7a3b      	ldrb	r3, [r7, #8]
 8006d46:	f362 1307 	bfi	r3, r2, #4, #4
 8006d4a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006d4c:	f107 0208 	add.w	r2, r7, #8
 8006d50:	2301      	movs	r3, #1
 8006d52:	2111      	movs	r1, #17
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f7ff fd5f 	bl	8006818 <lsm6dsr_write_reg>
 8006d5a:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8006d5c:	693b      	ldr	r3, [r7, #16]
}
 8006d5e:	4618      	mov	r0, r3
 8006d60:	3718      	adds	r7, #24
 8006d62:	46bd      	mov	sp, r7
 8006d64:	bd80      	pop	{r7, pc}
 8006d66:	bf00      	nop

08006d68 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b084      	sub	sp, #16
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	460b      	mov	r3, r1
 8006d72:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006d74:	f107 0208 	add.w	r2, r7, #8
 8006d78:	2301      	movs	r3, #1
 8006d7a:	2112      	movs	r1, #18
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f7ff fd33 	bl	80067e8 <lsm6dsr_read_reg>
 8006d82:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10f      	bne.n	8006daa <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8006d8a:	78fb      	ldrb	r3, [r7, #3]
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	7a3b      	ldrb	r3, [r7, #8]
 8006d94:	f362 1386 	bfi	r3, r2, #6, #1
 8006d98:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006d9a:	f107 0208 	add.w	r2, r7, #8
 8006d9e:	2301      	movs	r3, #1
 8006da0:	2112      	movs	r1, #18
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f7ff fd38 	bl	8006818 <lsm6dsr_write_reg>
 8006da8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006daa:	68fb      	ldr	r3, [r7, #12]
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3710      	adds	r7, #16
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8006dbe:	f107 0208 	add.w	r2, r7, #8
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	211e      	movs	r1, #30
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f7ff fd0e 	bl	80067e8 <lsm6dsr_read_reg>
 8006dcc:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8006dce:	7a3b      	ldrb	r3, [r7, #8]
 8006dd0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	701a      	strb	r2, [r3, #0]

  return ret;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3710      	adds	r7, #16
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8006de6:	b580      	push	{r7, lr}
 8006de8:	b084      	sub	sp, #16
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8006df0:	f107 0208 	add.w	r2, r7, #8
 8006df4:	2301      	movs	r3, #1
 8006df6:	211e      	movs	r1, #30
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff fcf5 	bl	80067e8 <lsm6dsr_read_reg>
 8006dfe:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8006e00:	7a3b      	ldrb	r3, [r7, #8]
 8006e02:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	461a      	mov	r2, r3
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	701a      	strb	r2, [r3, #0]

  return ret;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b084      	sub	sp, #16
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
 8006e20:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8006e22:	f107 0208 	add.w	r2, r7, #8
 8006e26:	2301      	movs	r3, #1
 8006e28:	211e      	movs	r1, #30
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f7ff fcdc 	bl	80067e8 <lsm6dsr_read_reg>
 8006e30:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8006e32:	7a3b      	ldrb	r3, [r7, #8]
 8006e34:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	461a      	mov	r2, r3
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	701a      	strb	r2, [r3, #0]

  return ret;
 8006e40:	68fb      	ldr	r3, [r7, #12]
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3710      	adds	r7, #16
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b084      	sub	sp, #16
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
 8006e52:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8006e54:	f107 0208 	add.w	r2, r7, #8
 8006e58:	2302      	movs	r3, #2
 8006e5a:	2120      	movs	r1, #32
 8006e5c:	6878      	ldr	r0, [r7, #4]
 8006e5e:	f7ff fcc3 	bl	80067e8 <lsm6dsr_read_reg>
 8006e62:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8006e64:	7a7b      	ldrb	r3, [r7, #9]
 8006e66:	b21a      	sxth	r2, r3
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	021b      	lsls	r3, r3, #8
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	7a3b      	ldrb	r3, [r7, #8]
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	4413      	add	r3, r2
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	b21a      	sxth	r2, r3
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	801a      	strh	r2, [r3, #0]

  return ret;
 8006e86:	68fb      	ldr	r3, [r7, #12]
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b086      	sub	sp, #24
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8006e9a:	f107 020c 	add.w	r2, r7, #12
 8006e9e:	2306      	movs	r3, #6
 8006ea0:	2122      	movs	r1, #34	; 0x22
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f7ff fca0 	bl	80067e8 <lsm6dsr_read_reg>
 8006ea8:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006eaa:	7b7b      	ldrb	r3, [r7, #13]
 8006eac:	b21a      	sxth	r2, r3
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	021b      	lsls	r3, r3, #8
 8006ebc:	b29a      	uxth	r2, r3
 8006ebe:	7b3b      	ldrb	r3, [r7, #12]
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	4413      	add	r3, r2
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	b21a      	sxth	r2, r3
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006ecc:	7bfa      	ldrb	r2, [r7, #15]
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	3302      	adds	r3, #2
 8006ed2:	b212      	sxth	r2, r2
 8006ed4:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	3302      	adds	r3, #2
 8006eda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ede:	b29b      	uxth	r3, r3
 8006ee0:	021b      	lsls	r3, r3, #8
 8006ee2:	b29a      	uxth	r2, r3
 8006ee4:	7bbb      	ldrb	r3, [r7, #14]
 8006ee6:	b29b      	uxth	r3, r3
 8006ee8:	4413      	add	r3, r2
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	3302      	adds	r3, #2
 8006ef0:	b212      	sxth	r2, r2
 8006ef2:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006ef4:	7c7a      	ldrb	r2, [r7, #17]
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	3304      	adds	r3, #4
 8006efa:	b212      	sxth	r2, r2
 8006efc:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	3304      	adds	r3, #4
 8006f02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	021b      	lsls	r3, r3, #8
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	7c3b      	ldrb	r3, [r7, #16]
 8006f0e:	b29b      	uxth	r3, r3
 8006f10:	4413      	add	r3, r2
 8006f12:	b29a      	uxth	r2, r3
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	3304      	adds	r3, #4
 8006f18:	b212      	sxth	r2, r2
 8006f1a:	801a      	strh	r2, [r3, #0]

  return ret;
 8006f1c:	697b      	ldr	r3, [r7, #20]
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3718      	adds	r7, #24
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b086      	sub	sp, #24
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
 8006f2e:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8006f30:	f107 020c 	add.w	r2, r7, #12
 8006f34:	2306      	movs	r3, #6
 8006f36:	2128      	movs	r1, #40	; 0x28
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f7ff fc55 	bl	80067e8 <lsm6dsr_read_reg>
 8006f3e:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006f40:	7b7b      	ldrb	r3, [r7, #13]
 8006f42:	b21a      	sxth	r2, r3
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f4e:	b29b      	uxth	r3, r3
 8006f50:	021b      	lsls	r3, r3, #8
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	7b3b      	ldrb	r3, [r7, #12]
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	4413      	add	r3, r2
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	b21a      	sxth	r2, r3
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006f62:	7bfa      	ldrb	r2, [r7, #15]
 8006f64:	683b      	ldr	r3, [r7, #0]
 8006f66:	3302      	adds	r3, #2
 8006f68:	b212      	sxth	r2, r2
 8006f6a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006f6c:	683b      	ldr	r3, [r7, #0]
 8006f6e:	3302      	adds	r3, #2
 8006f70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	021b      	lsls	r3, r3, #8
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	7bbb      	ldrb	r3, [r7, #14]
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	4413      	add	r3, r2
 8006f80:	b29a      	uxth	r2, r3
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	3302      	adds	r3, #2
 8006f86:	b212      	sxth	r2, r2
 8006f88:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006f8a:	7c7a      	ldrb	r2, [r7, #17]
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	3304      	adds	r3, #4
 8006f90:	b212      	sxth	r2, r2
 8006f92:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	3304      	adds	r3, #4
 8006f98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	021b      	lsls	r3, r3, #8
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	7c3b      	ldrb	r3, [r7, #16]
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	4413      	add	r3, r2
 8006fa8:	b29a      	uxth	r2, r3
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	3304      	adds	r3, #4
 8006fae:	b212      	sxth	r2, r2
 8006fb0:	801a      	strh	r2, [r3, #0]

  return ret;
 8006fb2:	697b      	ldr	r3, [r7, #20]
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3718      	adds	r7, #24
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	bd80      	pop	{r7, pc}

08006fbc <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b084      	sub	sp, #16
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8006fc8:	f107 0208 	add.w	r2, r7, #8
 8006fcc:	2301      	movs	r3, #1
 8006fce:	2101      	movs	r1, #1
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f7ff fc09 	bl	80067e8 <lsm6dsr_read_reg>
 8006fd6:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10f      	bne.n	8006ffe <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8006fde:	78fb      	ldrb	r3, [r7, #3]
 8006fe0:	f003 0303 	and.w	r3, r3, #3
 8006fe4:	b2da      	uxtb	r2, r3
 8006fe6:	7a3b      	ldrb	r3, [r7, #8]
 8006fe8:	f362 1387 	bfi	r3, r2, #6, #2
 8006fec:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8006fee:	f107 0208 	add.w	r2, r7, #8
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff fc0e 	bl	8006818 <lsm6dsr_write_reg>
 8006ffc:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
}
 8007000:	4618      	mov	r0, r3
 8007002:	3710      	adds	r7, #16
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}

08007008 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8007012:	2301      	movs	r3, #1
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	210f      	movs	r1, #15
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f7ff fbe5 	bl	80067e8 <lsm6dsr_read_reg>
 800701e:	60f8      	str	r0, [r7, #12]

  return ret;
 8007020:	68fb      	ldr	r3, [r7, #12]
}
 8007022:	4618      	mov	r0, r3
 8007024:	3710      	adds	r7, #16
 8007026:	46bd      	mov	sp, r7
 8007028:	bd80      	pop	{r7, pc}

0800702a <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b084      	sub	sp, #16
 800702e:	af00      	add	r7, sp, #0
 8007030:	6078      	str	r0, [r7, #4]
 8007032:	460b      	mov	r3, r1
 8007034:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007036:	f107 0208 	add.w	r2, r7, #8
 800703a:	2301      	movs	r3, #1
 800703c:	2112      	movs	r1, #18
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7ff fbd2 	bl	80067e8 <lsm6dsr_read_reg>
 8007044:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10f      	bne.n	800706c <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 800704c:	78fb      	ldrb	r3, [r7, #3]
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	b2da      	uxtb	r2, r3
 8007054:	7a3b      	ldrb	r3, [r7, #8]
 8007056:	f362 0300 	bfi	r3, r2, #0, #1
 800705a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800705c:	f107 0208 	add.w	r2, r7, #8
 8007060:	2301      	movs	r3, #1
 8007062:	2112      	movs	r1, #18
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7ff fbd7 	bl	8006818 <lsm6dsr_write_reg>
 800706a:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800706c:	68fb      	ldr	r3, [r7, #12]
}
 800706e:	4618      	mov	r0, r3
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b084      	sub	sp, #16
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007080:	f107 0208 	add.w	r2, r7, #8
 8007084:	2301      	movs	r3, #1
 8007086:	2112      	movs	r1, #18
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f7ff fbad 	bl	80067e8 <lsm6dsr_read_reg>
 800708e:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8007090:	7a3b      	ldrb	r3, [r7, #8]
 8007092:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007096:	b2db      	uxtb	r3, r3
 8007098:	461a      	mov	r2, r3
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	701a      	strb	r2, [r3, #0]

  return ret;
 800709e:	68fb      	ldr	r3, [r7, #12]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <lsm6dsr_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	460b      	mov	r3, r1
 80070b2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80070b4:	f107 0208 	add.w	r2, r7, #8
 80070b8:	2301      	movs	r3, #1
 80070ba:	2110      	movs	r1, #16
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f7ff fb93 	bl	80067e8 <lsm6dsr_read_reg>
 80070c2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d10f      	bne.n	80070ea <lsm6dsr_xl_filter_lp2_set+0x42>
  {
    ctrl1_xl.lpf2_xl_en = (uint8_t)val;
 80070ca:	78fb      	ldrb	r3, [r7, #3]
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	7a3b      	ldrb	r3, [r7, #8]
 80070d4:	f362 0341 	bfi	r3, r2, #1, #1
 80070d8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 80070da:	f107 0208 	add.w	r2, r7, #8
 80070de:	2301      	movs	r3, #1
 80070e0:	2110      	movs	r1, #16
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f7ff fb98 	bl	8006818 <lsm6dsr_write_reg>
 80070e8:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80070ea:	68fb      	ldr	r3, [r7, #12]
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}

080070f4 <lsm6dsr_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dsr_hp_slope_xl_en_t val)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	460b      	mov	r3, r1
 80070fe:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 8007100:	f107 0208 	add.w	r2, r7, #8
 8007104:	2301      	movs	r3, #1
 8007106:	2117      	movs	r1, #23
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f7ff fb6d 	bl	80067e8 <lsm6dsr_read_reg>
 800710e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d121      	bne.n	800715a <lsm6dsr_xl_hp_path_on_out_set+0x66>
  {
    ctrl8_xl.hp_slope_xl_en = (((uint8_t)val & 0x10U) >> 4);
 8007116:	78fb      	ldrb	r3, [r7, #3]
 8007118:	091b      	lsrs	r3, r3, #4
 800711a:	f003 0301 	and.w	r3, r3, #1
 800711e:	b2da      	uxtb	r2, r3
 8007120:	7a3b      	ldrb	r3, [r7, #8]
 8007122:	f362 0382 	bfi	r3, r2, #2, #1
 8007126:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_ref_mode_xl = (((uint8_t)val & 0x20U) >> 5);
 8007128:	78fb      	ldrb	r3, [r7, #3]
 800712a:	095b      	lsrs	r3, r3, #5
 800712c:	f003 0301 	and.w	r3, r3, #1
 8007130:	b2da      	uxtb	r2, r3
 8007132:	7a3b      	ldrb	r3, [r7, #8]
 8007134:	f362 1304 	bfi	r3, r2, #4, #1
 8007138:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 800713a:	78fb      	ldrb	r3, [r7, #3]
 800713c:	f003 0307 	and.w	r3, r3, #7
 8007140:	b2da      	uxtb	r2, r3
 8007142:	7a3b      	ldrb	r3, [r7, #8]
 8007144:	f362 1347 	bfi	r3, r2, #5, #3
 8007148:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL8_XL,
 800714a:	f107 0208 	add.w	r2, r7, #8
 800714e:	2301      	movs	r3, #1
 8007150:	2117      	movs	r1, #23
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f7ff fb60 	bl	8006818 <lsm6dsr_write_reg>
 8007158:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 800715a:	68fb      	ldr	r3, [r7, #12]
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b086      	sub	sp, #24
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	460b      	mov	r3, r1
 800716e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 8007170:	f107 0210 	add.w	r2, r7, #16
 8007174:	2301      	movs	r3, #1
 8007176:	2118      	movs	r1, #24
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f7ff fb35 	bl	80067e8 <lsm6dsr_read_reg>
 800717e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d111      	bne.n	80071aa <lsm6dsr_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8007186:	78fb      	ldrb	r3, [r7, #3]
 8007188:	09db      	lsrs	r3, r3, #7
 800718a:	b2db      	uxtb	r3, r3
 800718c:	f003 0301 	and.w	r3, r3, #1
 8007190:	b2da      	uxtb	r2, r3
 8007192:	7c3b      	ldrb	r3, [r7, #16]
 8007194:	f362 0341 	bfi	r3, r2, #1, #1
 8007198:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 800719a:	f107 0210 	add.w	r2, r7, #16
 800719e:	2301      	movs	r3, #1
 80071a0:	2118      	movs	r1, #24
 80071a2:	6878      	ldr	r0, [r7, #4]
 80071a4:	f7ff fb38 	bl	8006818 <lsm6dsr_write_reg>
 80071a8:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0)
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d107      	bne.n	80071c0 <lsm6dsr_i3c_disable_set+0x5c>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80071b0:	f107 020c 	add.w	r2, r7, #12
 80071b4:	2301      	movs	r3, #1
 80071b6:	2162      	movs	r1, #98	; 0x62
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f7ff fb15 	bl	80067e8 <lsm6dsr_read_reg>
 80071be:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10f      	bne.n	80071e6 <lsm6dsr_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80071c6:	78fb      	ldrb	r3, [r7, #3]
 80071c8:	f003 0303 	and.w	r3, r3, #3
 80071cc:	b2da      	uxtb	r2, r3
 80071ce:	7b3b      	ldrb	r3, [r7, #12]
 80071d0:	f362 03c4 	bfi	r3, r2, #3, #2
 80071d4:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80071d6:	f107 020c 	add.w	r2, r7, #12
 80071da:	2301      	movs	r3, #1
 80071dc:	2162      	movs	r1, #98	; 0x62
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f7ff fb1a 	bl	8006818 <lsm6dsr_write_reg>
 80071e4:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 80071e6:	697b      	ldr	r3, [r7, #20]
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	3718      	adds	r7, #24
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
 80071f8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 80071fa:	2102      	movs	r1, #2
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f7ff fedd 	bl	8006fbc <lsm6dsr_mem_bank_set>
 8007202:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d106      	bne.n	8007218 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 800720a:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 800720c:	2301      	movs	r3, #1
 800720e:	2146      	movs	r1, #70	; 0x46
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f7ff fae9 	bl	80067e8 <lsm6dsr_read_reg>
 8007216:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d107      	bne.n	800722e <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8007222:	2301      	movs	r3, #1
 8007224:	2147      	movs	r1, #71	; 0x47
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f7ff fade 	bl	80067e8 <lsm6dsr_read_reg>
 800722c:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d104      	bne.n	800723e <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007234:	2100      	movs	r1, #0
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f7ff fec0 	bl	8006fbc <lsm6dsr_mem_bank_set>
 800723c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800723e:	68fb      	ldr	r3, [r7, #12]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007252:	2102      	movs	r1, #2
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f7ff feb1 	bl	8006fbc <lsm6dsr_mem_bank_set>
 800725a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d107      	bne.n	8007272 <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8007262:	f107 0208 	add.w	r2, r7, #8
 8007266:	2301      	movs	r3, #1
 8007268:	215f      	movs	r1, #95	; 0x5f
 800726a:	6878      	ldr	r0, [r7, #4]
 800726c:	f7ff fabc 	bl	80067e8 <lsm6dsr_read_reg>
 8007270:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007278:	2100      	movs	r1, #0
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7ff fe9e 	bl	8006fbc <lsm6dsr_mem_bank_set>
 8007280:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8007282:	7a3b      	ldrb	r3, [r7, #8]
 8007284:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b03      	cmp	r3, #3
 800728c:	d81a      	bhi.n	80072c4 <lsm6dsr_fsm_data_rate_get+0x7c>
 800728e:	a201      	add	r2, pc, #4	; (adr r2, 8007294 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8007290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007294:	080072a5 	.word	0x080072a5
 8007298:	080072ad 	.word	0x080072ad
 800729c:	080072b5 	.word	0x080072b5
 80072a0:	080072bd 	.word	0x080072bd
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	2200      	movs	r2, #0
 80072a8:	701a      	strb	r2, [r3, #0]
      break;
 80072aa:	e00f      	b.n	80072cc <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	2201      	movs	r2, #1
 80072b0:	701a      	strb	r2, [r3, #0]
      break;
 80072b2:	e00b      	b.n	80072cc <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	2202      	movs	r2, #2
 80072b8:	701a      	strb	r2, [r3, #0]
      break;
 80072ba:	e007      	b.n	80072cc <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	2203      	movs	r2, #3
 80072c0:	701a      	strb	r2, [r3, #0]
      break;
 80072c2:	e003      	b.n	80072cc <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	2200      	movs	r2, #0
 80072c8:	701a      	strb	r2, [r3, #0]
      break;
 80072ca:	bf00      	nop
  }

  return ret;
 80072cc:	68fb      	ldr	r3, [r7, #12]
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop

080072d8 <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	60f8      	str	r0, [r7, #12]
 80072e0:	60b9      	str	r1, [r7, #8]
 80072e2:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 80072e4:	2300      	movs	r3, #0
 80072e6:	617b      	str	r3, [r7, #20]
  while (size--) {
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	1e5a      	subs	r2, r3, #1
 80072ec:	607a      	str	r2, [r7, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	bf14      	ite	ne
 80072f2:	2301      	movne	r3, #1
 80072f4:	2300      	moveq	r3, #0
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d00e      	beq.n	800731a <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	1c59      	adds	r1, r3, #1
 8007306:	60b9      	str	r1, [r7, #8]
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	4619      	mov	r1, r3
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	4790      	blx	r2
 8007310:	4602      	mov	r2, r0
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	4413      	add	r3, r2
 8007316:	617b      	str	r3, [r7, #20]
  while (size--) {
 8007318:	e7e6      	b.n	80072e8 <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 800731a:	697b      	ldr	r3, [r7, #20]
}
 800731c:	4618      	mov	r0, r3
 800731e:	3718      	adds	r7, #24
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <_ZN5PrintC1Ev>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	4a06      	ldr	r2, [pc, #24]	; (8007348 <_ZN5PrintC1Ev+0x24>)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	601a      	str	r2, [r3, #0]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	605a      	str	r2, [r3, #4]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	4618      	mov	r0, r3
 800733c:	370c      	adds	r7, #12
 800733e:	46bd      	mov	sp, r7
 8007340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	0801d5d4 	.word	0x0801d5d4

0800734c <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4618      	mov	r0, r3
 8007358:	f7ff ffe4 	bl	8007324 <_ZN5PrintC1Ev>
 800735c:	4a05      	ldr	r2, [pc, #20]	; (8007374 <_ZN6StreamC1Ev+0x28>)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	601a      	str	r2, [r3, #0]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007368:	609a      	str	r2, [r3, #8]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4618      	mov	r0, r3
 800736e:	3708      	adds	r7, #8
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}
 8007374:	0801d604 	.word	0x0801d604

08007378 <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
 8007380:	6039      	str	r1, [r7, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4618      	mov	r0, r3
 8007386:	f7ff ffe1 	bl	800734c <_ZN6StreamC1Ev>
 800738a:	4a16      	ldr	r2, [pc, #88]	; (80073e4 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	683a      	ldr	r2, [r7, #0]
 8007394:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	3390      	adds	r3, #144	; 0x90
 800739a:	2220      	movs	r2, #32
 800739c:	2100      	movs	r1, #0
 800739e:	4618      	mov	r0, r3
 80073a0:	f00f fefc 	bl	801719c <memset>
  rxBufferIndex = 0;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2200      	movs	r2, #0
 80073a8:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2200      	movs	r2, #0
 80073b8:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	4618      	mov	r0, r3
 80073de:	3708      	adds	r7, #8
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	0801d5e4 	.word	0x0801d5e4

080073e8 <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d01d      	beq.n	800743a <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8007404:	2b1f      	cmp	r3, #31
 8007406:	d901      	bls.n	800740c <_ZN7TwoWire5writeEh+0x24>
      return 0;
 8007408:	2300      	movs	r3, #0
 800740a:	e028      	b.n	800745e <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007412:	4619      	mov	r1, r3
 8007414:	78fa      	ldrb	r2, [r7, #3]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	440b      	add	r3, r1
 800741a:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8007422:	3301      	adds	r3, #1
 8007424:	b2da      	uxtb	r2, r3
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8007438:	e010      	b.n	800745c <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f984 	bl	8007748 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 8007440:	1cfb      	adds	r3, r7, #3
 8007442:	2201      	movs	r2, #1
 8007444:	4619      	mov	r1, r3
 8007446:	6878      	ldr	r0, [r7, #4]
 8007448:	f000 f8b7 	bl	80075ba <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f949 	bl	80076e4 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	333c      	adds	r3, #60	; 0x3c
 8007456:	4618      	mov	r0, r3
 8007458:	f003 f8b0 	bl	800a5bc <HAL_I2C_EnableListen_IT>
  }
  return 1;
 800745c:	2301      	movs	r3, #1
}
 800745e:	4618      	mov	r0, r3
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8007466:	b580      	push	{r7, lr}
 8007468:	b086      	sub	sp, #24
 800746a:	af00      	add	r7, sp, #0
 800746c:	60f8      	str	r0, [r7, #12]
 800746e:	60b9      	str	r1, [r7, #8]
 8007470:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8007478:	2b00      	cmp	r3, #0
 800747a:	d013      	beq.n	80074a4 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 800747c:	2300      	movs	r3, #0
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	697a      	ldr	r2, [r7, #20]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	429a      	cmp	r2, r3
 8007486:	d21e      	bcs.n	80074c6 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68b9      	ldr	r1, [r7, #8]
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	440a      	add	r2, r1
 8007494:	7812      	ldrb	r2, [r2, #0]
 8007496:	4611      	mov	r1, r2
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	3301      	adds	r3, #1
 80074a0:	617b      	str	r3, [r7, #20]
 80074a2:	e7ed      	b.n	8007480 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 f94f 	bl	8007748 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	461a      	mov	r2, r3
 80074ae:	68b9      	ldr	r1, [r7, #8]
 80074b0:	68f8      	ldr	r0, [r7, #12]
 80074b2:	f000 f882 	bl	80075ba <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80074b6:	68f8      	ldr	r0, [r7, #12]
 80074b8:	f000 f914 	bl	80076e4 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	333c      	adds	r3, #60	; 0x3c
 80074c0:	4618      	mov	r0, r3
 80074c2:	f003 f87b 	bl	800a5bc <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 80074c6:	687b      	ldr	r3, [r7, #4]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3718      	adds	r7, #24
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 80074d0:	b480      	push	{r7}
 80074d2:	b083      	sub	sp, #12
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	461a      	mov	r2, r3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	1ad3      	subs	r3, r2, r3
}
 80074ec:	4618      	mov	r0, r3
 80074ee:	370c      	adds	r7, #12
 80074f0:	46bd      	mov	sp, r7
 80074f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f6:	4770      	bx	lr

080074f8 <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
  int value = -1;
 8007500:	f04f 33ff 	mov.w	r3, #4294967295
 8007504:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800750c:	b2da      	uxtb	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007514:	b2db      	uxtb	r3, r3
 8007516:	429a      	cmp	r2, r3
 8007518:	bf34      	ite	cc
 800751a:	2301      	movcc	r3, #1
 800751c:	2300      	movcs	r3, #0
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b00      	cmp	r3, #0
 8007522:	d012      	beq.n	800754a <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800752a:	b2db      	uxtb	r3, r3
 800752c:	461a      	mov	r2, r3
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	4413      	add	r3, r2
 8007532:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8007536:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800753e:	b2db      	uxtb	r3, r3
 8007540:	3301      	adds	r3, #1
 8007542:	b2da      	uxtb	r2, r3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 800754a:	68fb      	ldr	r3, [r7, #12]
}
 800754c:	4618      	mov	r0, r3
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  int value = -1;
 8007560:	f04f 33ff 	mov.w	r3, #4294967295
 8007564:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800756c:	b2da      	uxtb	r2, r3
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007574:	b2db      	uxtb	r3, r3
 8007576:	429a      	cmp	r2, r3
 8007578:	bf34      	ite	cc
 800757a:	2301      	movcc	r3, #1
 800757c:	2300      	movcs	r3, #0
 800757e:	b2db      	uxtb	r3, r3
 8007580:	2b00      	cmp	r3, #0
 8007582:	d009      	beq.n	8007598 <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 800758a:	b2db      	uxtb	r3, r3
 800758c:	461a      	mov	r2, r3
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	4413      	add	r3, r2
 8007592:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8007596:	60fb      	str	r3, [r7, #12]
  }

  return value;
 8007598:	68fb      	ldr	r3, [r7, #12]
}
 800759a:	4618      	mov	r0, r3
 800759c:	3714      	adds	r7, #20
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr

080075a6 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 80075a6:	b480      	push	{r7}
 80075a8:	b083      	sub	sp, #12
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 80075ae:	bf00      	nop
 80075b0:	370c      	adds	r7, #12
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <_ZN7TwoWire15i2c_slave_writeEPKci>:

    return 1;
}

int TwoWire::i2c_slave_write(const char *data, int length)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b089      	sub	sp, #36	; 0x24
 80075be:	af00      	add	r7, sp, #0
 80075c0:	60f8      	str	r0, [r7, #12]
 80075c2:	60b9      	str	r1, [r7, #8]
 80075c4:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 80075c6:	2300      	movs	r3, #0
 80075c8:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ce:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	dd41      	ble.n	800765a <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 80075d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80075da:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075e0:	695b      	ldr	r3, [r3, #20]
 80075e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075e6:	2b80      	cmp	r3, #128	; 0x80
 80075e8:	bf14      	ite	ne
 80075ea:	2301      	movne	r3, #1
 80075ec:	2300      	moveq	r3, #0
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d008      	beq.n	8007606 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	3b01      	subs	r3, #1
 80075f8:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d1ed      	bne.n	80075dc <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 8007600:	f04f 33ff 	mov.w	r3, #4294967295
 8007604:	e068      	b.n	80076d8 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	1c5a      	adds	r2, r3, #1
 800760a:	60ba      	str	r2, [r7, #8]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	461a      	mov	r2, r3
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	611a      	str	r2, [r3, #16]
        length--;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	3b01      	subs	r3, #1
 8007618:	607b      	str	r3, [r7, #4]
        size++;
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	3301      	adds	r3, #1
 800761e:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007624:	695b      	ldr	r3, [r3, #20]
 8007626:	f003 0304 	and.w	r3, r3, #4
 800762a:	2b04      	cmp	r3, #4
 800762c:	d104      	bne.n	8007638 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d001      	beq.n	8007638 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8007634:	2301      	movs	r3, #1
 8007636:	e000      	b.n	800763a <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 8007638:	2300      	movs	r3, #0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d0c8      	beq.n	80075d0 <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	1c5a      	adds	r2, r3, #1
 8007642:	60ba      	str	r2, [r7, #8]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	611a      	str	r2, [r3, #16]
            length--;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	3b01      	subs	r3, #1
 8007650:	607b      	str	r3, [r7, #4]
            size++;
 8007652:	69bb      	ldr	r3, [r7, #24]
 8007654:	3301      	adds	r3, #1
 8007656:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 8007658:	e7ba      	b.n	80075d0 <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 800765a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800765e:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800766a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800766e:	bf14      	ite	ne
 8007670:	2301      	movne	r3, #1
 8007672:	2300      	moveq	r3, #0
 8007674:	b2db      	uxtb	r3, r3
 8007676:	2b00      	cmp	r3, #0
 8007678:	d008      	beq.n	800768c <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 800767a:	69fb      	ldr	r3, [r7, #28]
 800767c:	3b01      	subs	r3, #1
 800767e:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8007680:	69fb      	ldr	r3, [r7, #28]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1ec      	bne.n	8007660 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8007686:	f04f 33ff 	mov.w	r3, #4294967295
 800768a:	e025      	b.n	80076d8 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007690:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007694:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8007696:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800769a:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a0:	699b      	ldr	r3, [r3, #24]
 80076a2:	f003 0302 	and.w	r3, r3, #2
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	bf0c      	ite	eq
 80076aa:	2301      	moveq	r3, #1
 80076ac:	2300      	movne	r3, #0
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d008      	beq.n	80076c6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	3b01      	subs	r3, #1
 80076b8:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1ed      	bne.n	800769c <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 80076c0:	f04f 33ff 	mov.w	r3, #4294967295
 80076c4:	e008      	b.n	80076d8 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2220      	movs	r2, #32
 80076ca:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 80076d6:	69bb      	ldr	r3, [r7, #24]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3724      	adds	r7, #36	; 0x24
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr

080076e4 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b082      	sub	sp, #8
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076f0:	4a12      	ldr	r2, [pc, #72]	; (800773c <_ZN7TwoWire15enableInterruptEv+0x58>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d106      	bne.n	8007704 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80076f6:	2049      	movs	r0, #73	; 0x49
 80076f8:	f002 f8ea 	bl	80098d0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80076fc:	2048      	movs	r0, #72	; 0x48
 80076fe:	f002 f8e7 	bl	80098d0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8007702:	e016      	b.n	8007732 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007708:	4a0d      	ldr	r2, [pc, #52]	; (8007740 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d106      	bne.n	800771c <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800770e:	2022      	movs	r0, #34	; 0x22
 8007710:	f002 f8de 	bl	80098d0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8007714:	2021      	movs	r0, #33	; 0x21
 8007716:	f002 f8db 	bl	80098d0 <HAL_NVIC_EnableIRQ>
}
 800771a:	e00a      	b.n	8007732 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007720:	4a08      	ldr	r2, [pc, #32]	; (8007744 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d105      	bne.n	8007732 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8007726:	2020      	movs	r0, #32
 8007728:	f002 f8d2 	bl	80098d0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800772c:	201f      	movs	r0, #31
 800772e:	f002 f8cf 	bl	80098d0 <HAL_NVIC_EnableIRQ>
}
 8007732:	bf00      	nop
 8007734:	3708      	adds	r7, #8
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	40005c00 	.word	0x40005c00
 8007740:	40005800 	.word	0x40005800
 8007744:	40005400 	.word	0x40005400

08007748 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007754:	4a12      	ldr	r2, [pc, #72]	; (80077a0 <_ZN7TwoWire16disableInterruptEv+0x58>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d106      	bne.n	8007768 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 800775a:	2049      	movs	r0, #73	; 0x49
 800775c:	f002 f8c6 	bl	80098ec <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8007760:	2048      	movs	r0, #72	; 0x48
 8007762:	f002 f8c3 	bl	80098ec <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8007766:	e016      	b.n	8007796 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800776c:	4a0d      	ldr	r2, [pc, #52]	; (80077a4 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d106      	bne.n	8007780 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8007772:	2022      	movs	r0, #34	; 0x22
 8007774:	f002 f8ba 	bl	80098ec <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8007778:	2021      	movs	r0, #33	; 0x21
 800777a:	f002 f8b7 	bl	80098ec <HAL_NVIC_DisableIRQ>
}
 800777e:	e00a      	b.n	8007796 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007784:	4a08      	ldr	r2, [pc, #32]	; (80077a8 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d105      	bne.n	8007796 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800778a:	2020      	movs	r0, #32
 800778c:	f002 f8ae 	bl	80098ec <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8007790:	201f      	movs	r0, #31
 8007792:	f002 f8ab 	bl	80098ec <HAL_NVIC_DisableIRQ>
}
 8007796:	bf00      	nop
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	40005c00 	.word	0x40005c00
 80077a4:	40005800 	.word	0x40005800
 80077a8:	40005400 	.word	0x40005400

080077ac <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d110      	bne.n	80077de <_Z41__static_initialization_and_destruction_0ii+0x32>
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80077c2:	4293      	cmp	r3, r2
 80077c4:	d10b      	bne.n	80077de <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 80077c6:	4908      	ldr	r1, [pc, #32]	; (80077e8 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 80077c8:	4808      	ldr	r0, [pc, #32]	; (80077ec <_Z41__static_initialization_and_destruction_0ii+0x40>)
 80077ca:	f7ff fdd5 	bl	8007378 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 80077ce:	4908      	ldr	r1, [pc, #32]	; (80077f0 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 80077d0:	4808      	ldr	r0, [pc, #32]	; (80077f4 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 80077d2:	f7ff fdd1 	bl	8007378 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 80077d6:	4908      	ldr	r1, [pc, #32]	; (80077f8 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80077d8:	4808      	ldr	r0, [pc, #32]	; (80077fc <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80077da:	f7ff fdcd 	bl	8007378 <_ZN7TwoWireC1EP11I2C_TypeDef>
 80077de:	bf00      	nop
 80077e0:	3708      	adds	r7, #8
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	40005400 	.word	0x40005400
 80077ec:	20000518 	.word	0x20000518
 80077f0:	40005800 	.word	0x40005800
 80077f4:	200005d0 	.word	0x200005d0
 80077f8:	40005c00 	.word	0x40005c00
 80077fc:	20000688 	.word	0x20000688

08007800 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8007800:	b580      	push	{r7, lr}
 8007802:	af00      	add	r7, sp, #0
 8007804:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8007808:	2001      	movs	r0, #1
 800780a:	f7ff ffcf 	bl	80077ac <_Z41__static_initialization_and_destruction_0ii>
 800780e:	bd80      	pop	{r7, pc}

08007810 <MRT_radio_tx>:
#include <iwdg.h>
#include <string.h>
#include <sx126x.h>


void MRT_radio_tx(char* buffer){
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
	#if XTEND_ //Xtend send
		if (strlen(buffer) < XTEND_BUFFER_SIZE)	HAL_UART_Transmit(&XTEND_UART,(uint8_t*) buffer, strlen(buffer), HAL_MAX_DELAY);
	#elif SRADIO_ //SRadio send TODO
		if (strlen(buffer) < SRADIO_BUFFER_SIZE){
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f7f8 fcf3 	bl	8000204 <strlen>
 800781e:	4603      	mov	r3, r0
 8007820:	2bff      	cmp	r3, #255	; 0xff
 8007822:	d80a      	bhi.n	800783a <MRT_radio_tx+0x2a>
			//sx126x_set_tx(&SRADIO_SPI, 1000, SRADIO_BUFFER_SIZE);
			Tx_setup();
 8007824:	f000 fae6 	bl	8007df4 <Tx_setup>
			TxProtocol((uint8_t*) buffer, strlen(buffer));
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	f7f8 fceb 	bl	8000204 <strlen>
 800782e:	4603      	mov	r3, r0
 8007830:	b2db      	uxtb	r3, r3
 8007832:	4619      	mov	r1, r3
 8007834:	6878      	ldr	r0, [r7, #4]
 8007836:	f000 fbf1 	bl	800801c <TxProtocol>
		}
	#endif

	print((char*) "Radio sending:\t");
 800783a:	4805      	ldr	r0, [pc, #20]	; (8007850 <MRT_radio_tx+0x40>)
 800783c:	f7f9 fc14 	bl	8001068 <print>
	println(buffer);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7f9 fbf3 	bl	800102c <println>
}
 8007846:	bf00      	nop
 8007848:	3708      	adds	r7, #8
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
 800784e:	bf00      	nop
 8007850:	0801d360 	.word	0x0801d360

08007854 <MRT_radio_rx>:


void MRT_radio_rx(char* buffer, uint8_t size, uint16_t timeout){
 8007854:	b5b0      	push	{r4, r5, r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	460b      	mov	r3, r1
 800785e:	70fb      	strb	r3, [r7, #3]
 8007860:	4613      	mov	r3, r2
 8007862:	803b      	strh	r3, [r7, #0]
	#if XTEND_ //Xtend receive
		if (size < XTEND_BUFFER_SIZE){
			HAL_UART_Receive(&XTEND_UART,(uint8_t*) buffer, sizeof(char) * size, timeout);
		}
	#elif SRADIO_ //SRadio receive TODO
		if (size < SRADIO_BUFFER_SIZE){
 8007864:	466b      	mov	r3, sp
 8007866:	461d      	mov	r5, r3
			//sx126x_set_rx(&SRADIO_SPI,5000);
			Rx_setup();
 8007868:	f000 fc14 	bl	8008094 <Rx_setup>

			//Note: The last character is always random and needs to be removed
			char temp_buf[size];
 800786c:	78fc      	ldrb	r4, [r7, #3]
 800786e:	4623      	mov	r3, r4
 8007870:	3b01      	subs	r3, #1
 8007872:	60fb      	str	r3, [r7, #12]
 8007874:	b2e0      	uxtb	r0, r4
 8007876:	f04f 0100 	mov.w	r1, #0
 800787a:	f04f 0200 	mov.w	r2, #0
 800787e:	f04f 0300 	mov.w	r3, #0
 8007882:	00cb      	lsls	r3, r1, #3
 8007884:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007888:	00c2      	lsls	r2, r0, #3
 800788a:	b2e0      	uxtb	r0, r4
 800788c:	f04f 0100 	mov.w	r1, #0
 8007890:	f04f 0200 	mov.w	r2, #0
 8007894:	f04f 0300 	mov.w	r3, #0
 8007898:	00cb      	lsls	r3, r1, #3
 800789a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800789e:	00c2      	lsls	r2, r0, #3
 80078a0:	4623      	mov	r3, r4
 80078a2:	3307      	adds	r3, #7
 80078a4:	08db      	lsrs	r3, r3, #3
 80078a6:	00db      	lsls	r3, r3, #3
 80078a8:	ebad 0d03 	sub.w	sp, sp, r3
 80078ac:	466b      	mov	r3, sp
 80078ae:	3300      	adds	r3, #0
 80078b0:	60bb      	str	r3, [r7, #8]
			memset(temp_buf,0,size);
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	78fa      	ldrb	r2, [r7, #3]
 80078b6:	2100      	movs	r1, #0
 80078b8:	4618      	mov	r0, r3
 80078ba:	f00f fc6f 	bl	801719c <memset>
			RxProtocol((uint8_t*) temp_buf);
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	4618      	mov	r0, r3
 80078c2:	f000 fcdb 	bl	800827c <RxProtocol>
			//memcpy(buffer,temp_buf,strlen(temp_buf)-1);
			memcpy(buffer,temp_buf,size);
 80078c6:	68bb      	ldr	r3, [r7, #8]
 80078c8:	78fa      	ldrb	r2, [r7, #3]
 80078ca:	4619      	mov	r1, r3
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f00f fc3d 	bl	801714c <memcpy>
 80078d2:	46ad      	mov	sp, r5
		}
	#endif

	print((char*) "Radio receiving:\t");
 80078d4:	4804      	ldr	r0, [pc, #16]	; (80078e8 <MRT_radio_rx+0x94>)
 80078d6:	f7f9 fbc7 	bl	8001068 <print>
	println(buffer);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7f9 fba6 	bl	800102c <println>
}
 80078e0:	bf00      	nop
 80078e2:	3710      	adds	r7, #16
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bdb0      	pop	{r4, r5, r7, pc}
 80078e8:	0801d370 	.word	0x0801d370

080078ec <MRT_radio_Init>:



void MRT_radio_Init(void){
 80078ec:	b590      	push	{r4, r7, lr}
 80078ee:	b093      	sub	sp, #76	; 0x4c
 80078f0:	af12      	add	r7, sp, #72	; 0x48
	println("\r\nRadio Init");
 80078f2:	4816      	ldr	r0, [pc, #88]	; (800794c <MRT_radio_Init+0x60>)
 80078f4:	f7f9 fb9a 	bl	800102c <println>
	#if XTEND_
	print("\tXTEND Init...");
	HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET);
	println("OK");
	#elif SRADIO_
	print("\tSRADIO Init...");
 80078f8:	4815      	ldr	r0, [pc, #84]	; (8007950 <MRT_radio_Init+0x64>)
 80078fa:	f7f9 fbb5 	bl	8001068 <print>
	set_hspi(SRADIO_SPI);
 80078fe:	4c15      	ldr	r4, [pc, #84]	; (8007954 <MRT_radio_Init+0x68>)
 8007900:	4668      	mov	r0, sp
 8007902:	f104 0310 	add.w	r3, r4, #16
 8007906:	2248      	movs	r2, #72	; 0x48
 8007908:	4619      	mov	r1, r3
 800790a:	f00f fc1f 	bl	801714c <memcpy>
 800790e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8007912:	f000 fa57 	bl	8007dc4 <set_hspi>
	set_NSS_pin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin);
 8007916:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800791a:	480f      	ldr	r0, [pc, #60]	; (8007958 <MRT_radio_Init+0x6c>)
 800791c:	f000 f9fa 	bl	8007d14 <set_NSS_pin>
	set_BUSY_pin(SX_BUSY_GPIO_Port, SX_BUSY_Pin);
 8007920:	2108      	movs	r1, #8
 8007922:	480e      	ldr	r0, [pc, #56]	; (800795c <MRT_radio_Init+0x70>)
 8007924:	f000 fa0c 	bl	8007d40 <set_BUSY_pin>
	set_NRESET_pin(SX_RST_GPIO_Port, SX_RST_Pin);
 8007928:	2104      	movs	r1, #4
 800792a:	480c      	ldr	r0, [pc, #48]	; (800795c <MRT_radio_Init+0x70>)
 800792c:	f000 fa1e 	bl	8007d6c <set_NRESET_pin>
	set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
 8007930:	2110      	movs	r1, #16
 8007932:	480a      	ldr	r0, [pc, #40]	; (800795c <MRT_radio_Init+0x70>)
 8007934:	f000 fa30 	bl	8007d98 <set_DIO1_pin>
	//  set_DIO2_pin(DIO2_1_GPIO_Port, DIO2_1_Pin);
	//  set_DIO3_pin(DIO3_1_GPIO_Port, DIO3_1_Pin);
	Tx_setup();
 8007938:	f000 fa5c 	bl	8007df4 <Tx_setup>
	//Rx_setup();
	println("OK");
 800793c:	4808      	ldr	r0, [pc, #32]	; (8007960 <MRT_radio_Init+0x74>)
 800793e:	f7f9 fb75 	bl	800102c <println>
	#else
	println("\tNo radio currently in use");
	#endif
}
 8007942:	bf00      	nop
 8007944:	3704      	adds	r7, #4
 8007946:	46bd      	mov	sp, r7
 8007948:	bd90      	pop	{r4, r7, pc}
 800794a:	bf00      	nop
 800794c:	0801d384 	.word	0x0801d384
 8007950:	0801d394 	.word	0x0801d394
 8007954:	2000bb4c 	.word	0x2000bb4c
 8007958:	40020400 	.word	0x40020400
 800795c:	40021800 	.word	0x40021800
 8007960:	0801d3a4 	.word	0x0801d3a4

08007964 <MRT_TELEMETRY_Init>:


void MRT_TELEMETRY_Init(void){
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0

	MRT_radio_Init();
 8007968:	f7ff ffc0 	bl	80078ec <MRT_radio_Init>

	HAL_IWDG_Refresh(&hiwdg);
 800796c:	4802      	ldr	r0, [pc, #8]	; (8007978 <MRT_TELEMETRY_Init+0x14>)
 800796e:	f003 fa73 	bl	800ae58 <HAL_IWDG_Refresh>
		hiridium = MRT_Iridium_Init(IRIDIUM_TIMEOUT, IRIDIUM_I2C, print);
		#else
		hiridium = MRT_Iridium_Init(IRIDIUM_TIMEOUT, IRIDIUM_I2C, no_print); //Doesn't print the internal commands
		#endif
	#endif
}
 8007972:	bf00      	nop
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	2000bb20 	.word	0x2000bb20

0800797c <radio_parse_command>:
//extern volatile uint8_t state_arm_rcov; TODO NOT USED YET
//extern volatile uint8_t state_arm_prop; TODO NOT USED YET

//extern volatile char rx_buf[10]; // dma buffer NOT IN USE YET

radio_command radio_parse_command(char* rx_buf) {
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
	memset(radio_buffer,0,10);
	sprintf(radio_buffer,"%i",strcmp(rx_buf, "lr"));
	//println(radio_buffer);
	#endif

	if (strcmp(rx_buf, "lr") == 0) { // launch command
 8007984:	492a      	ldr	r1, [pc, #168]	; (8007a30 <radio_parse_command+0xb4>)
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f7f8 fc32 	bl	80001f0 <strcmp>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d101      	bne.n	8007996 <radio_parse_command+0x1a>
		return LAUNCH;
 8007992:	2301      	movs	r3, #1
 8007994:	e048      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "ap") == 0) { // arm propulsion
 8007996:	4927      	ldr	r1, [pc, #156]	; (8007a34 <radio_parse_command+0xb8>)
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f7f8 fc29 	bl	80001f0 <strcmp>
 800799e:	4603      	mov	r3, r0
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d101      	bne.n	80079a8 <radio_parse_command+0x2c>
		return ARM_PROP;
 80079a4:	2302      	movs	r3, #2
 80079a6:	e03f      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "ar") == 0) { // arm recovery
 80079a8:	4923      	ldr	r1, [pc, #140]	; (8007a38 <radio_parse_command+0xbc>)
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f7f8 fc20 	bl	80001f0 <strcmp>
 80079b0:	4603      	mov	r3, r0
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d101      	bne.n	80079ba <radio_parse_command+0x3e>
		return ARM_RCOV;
 80079b6:	2303      	movs	r3, #3
 80079b8:	e036      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "dp") == 0) { // disarm propulsion
 80079ba:	4920      	ldr	r1, [pc, #128]	; (8007a3c <radio_parse_command+0xc0>)
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f7f8 fc17 	bl	80001f0 <strcmp>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d101      	bne.n	80079cc <radio_parse_command+0x50>
		return DISARM_PROP;
 80079c8:	2304      	movs	r3, #4
 80079ca:	e02d      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "dr") == 0) { // disarm recovery
 80079cc:	491c      	ldr	r1, [pc, #112]	; (8007a40 <radio_parse_command+0xc4>)
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f7f8 fc0e 	bl	80001f0 <strcmp>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d101      	bne.n	80079de <radio_parse_command+0x62>
		return DISARM_RCOV;
 80079da:	2305      	movs	r3, #5
 80079dc:	e024      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v1") == 0) { // vr power on
 80079de:	4919      	ldr	r1, [pc, #100]	; (8007a44 <radio_parse_command+0xc8>)
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f7f8 fc05 	bl	80001f0 <strcmp>
 80079e6:	4603      	mov	r3, r0
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d101      	bne.n	80079f0 <radio_parse_command+0x74>
		return VR_POWER_ON;
 80079ec:	2306      	movs	r3, #6
 80079ee:	e01b      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v2") == 0) { // vr start
 80079f0:	4915      	ldr	r1, [pc, #84]	; (8007a48 <radio_parse_command+0xcc>)
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f7f8 fbfc 	bl	80001f0 <strcmp>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d101      	bne.n	8007a02 <radio_parse_command+0x86>
		return VR_REC_START;
 80079fe:	2307      	movs	r3, #7
 8007a00:	e012      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v3") == 0) { // vr stop
 8007a02:	4912      	ldr	r1, [pc, #72]	; (8007a4c <radio_parse_command+0xd0>)
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f7f8 fbf3 	bl	80001f0 <strcmp>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d101      	bne.n	8007a14 <radio_parse_command+0x98>
		return VR_REC_STOP;
 8007a10:	2308      	movs	r3, #8
 8007a12:	e009      	b.n	8007a28 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v4") == 0) { // vr power off
 8007a14:	490e      	ldr	r1, [pc, #56]	; (8007a50 <radio_parse_command+0xd4>)
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f7f8 fbea 	bl	80001f0 <strcmp>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <radio_parse_command+0xaa>
		return VR_POWER_OFF;
 8007a22:	2309      	movs	r3, #9
 8007a24:	e000      	b.n	8007a28 <radio_parse_command+0xac>
	}

	// all other commands are invalid, ignore.
	else{
		return -1;
 8007a26:	23ff      	movs	r3, #255	; 0xff
	}
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3708      	adds	r7, #8
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}
 8007a30:	0801d3a8 	.word	0x0801d3a8
 8007a34:	0801d3ac 	.word	0x0801d3ac
 8007a38:	0801d3b0 	.word	0x0801d3b0
 8007a3c:	0801d3b4 	.word	0x0801d3b4
 8007a40:	0801d3b8 	.word	0x0801d3b8
 8007a44:	0801d3bc 	.word	0x0801d3bc
 8007a48:	0801d3c0 	.word	0x0801d3c0
 8007a4c:	0801d3c4 	.word	0x0801d3c4
 8007a50:	0801d3c8 	.word	0x0801d3c8

08007a54 <execute_parsed_command>:

void execute_parsed_command(radio_command cmd) {
 8007a54:	b580      	push	{r7, lr}
 8007a56:	b082      	sub	sp, #8
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	71fb      	strb	r3, [r7, #7]
	// TODO: decide whether we want to send an ack back to ground station, maybe as special event message
	switch (cmd) {
 8007a5e:	79fb      	ldrb	r3, [r7, #7]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	2b08      	cmp	r3, #8
 8007a64:	d84a      	bhi.n	8007afc <execute_parsed_command+0xa8>
 8007a66:	a201      	add	r2, pc, #4	; (adr r2, 8007a6c <execute_parsed_command+0x18>)
 8007a68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6c:	08007a91 	.word	0x08007a91
 8007a70:	08007a9d 	.word	0x08007a9d
 8007a74:	08007aa9 	.word	0x08007aa9
 8007a78:	08007ab5 	.word	0x08007ab5
 8007a7c:	08007ac1 	.word	0x08007ac1
 8007a80:	08007acd 	.word	0x08007acd
 8007a84:	08007ad9 	.word	0x08007ad9
 8007a88:	08007ae5 	.word	0x08007ae5
 8007a8c:	08007af1 	.word	0x08007af1
	case LAUNCH:
		rocket_launch();
 8007a90:	f000 f84c 	bl	8007b2c <rocket_launch>
		println((char*) "launch");
 8007a94:	481c      	ldr	r0, [pc, #112]	; (8007b08 <execute_parsed_command+0xb4>)
 8007a96:	f7f9 fac9 	bl	800102c <println>
		break;
 8007a9a:	e030      	b.n	8007afe <execute_parsed_command+0xaa>

	case ARM_PROP:
		arming_propulsion();
 8007a9c:	f000 f860 	bl	8007b60 <arming_propulsion>
		println((char*) "arm pr");
 8007aa0:	481a      	ldr	r0, [pc, #104]	; (8007b0c <execute_parsed_command+0xb8>)
 8007aa2:	f7f9 fac3 	bl	800102c <println>
		break;
 8007aa6:	e02a      	b.n	8007afe <execute_parsed_command+0xaa>

	case ARM_RCOV:
		arming_recovery();
 8007aa8:	f000 f866 	bl	8007b78 <arming_recovery>
		println((char*) "arm rc");
 8007aac:	4818      	ldr	r0, [pc, #96]	; (8007b10 <execute_parsed_command+0xbc>)
 8007aae:	f7f9 fabd 	bl	800102c <println>
		break;
 8007ab2:	e024      	b.n	8007afe <execute_parsed_command+0xaa>

	case DISARM_PROP:
		disarm_propulsion();
 8007ab4:	f000 f86c 	bl	8007b90 <disarm_propulsion>
		println((char*) "disarm pr");
 8007ab8:	4816      	ldr	r0, [pc, #88]	; (8007b14 <execute_parsed_command+0xc0>)
 8007aba:	f7f9 fab7 	bl	800102c <println>
		break;
 8007abe:	e01e      	b.n	8007afe <execute_parsed_command+0xaa>

	case DISARM_RCOV:
		disarm_recovery();
 8007ac0:	f000 f880 	bl	8007bc4 <disarm_recovery>
		println((char*) "disarm rc");
 8007ac4:	4814      	ldr	r0, [pc, #80]	; (8007b18 <execute_parsed_command+0xc4>)
 8007ac6:	f7f9 fab1 	bl	800102c <println>
		break;
 8007aca:	e018      	b.n	8007afe <execute_parsed_command+0xaa>

	case VR_POWER_ON:
		VR_Power_On();
 8007acc:	f7fd fc70 	bl	80053b0 <VR_Power_On>
		println((char*) "vr on");
 8007ad0:	4812      	ldr	r0, [pc, #72]	; (8007b1c <execute_parsed_command+0xc8>)
 8007ad2:	f7f9 faab 	bl	800102c <println>
		break;
 8007ad6:	e012      	b.n	8007afe <execute_parsed_command+0xaa>

	case VR_REC_START:
		VR_Start_Rec();
 8007ad8:	f7fd fc86 	bl	80053e8 <VR_Start_Rec>
		println((char*) "vr start");
 8007adc:	4810      	ldr	r0, [pc, #64]	; (8007b20 <execute_parsed_command+0xcc>)
 8007ade:	f7f9 faa5 	bl	800102c <println>
		break;
 8007ae2:	e00c      	b.n	8007afe <execute_parsed_command+0xaa>

	case VR_REC_STOP:
		VR_Stop_Rec();
 8007ae4:	f7fd fc8c 	bl	8005400 <VR_Stop_Rec>
		println((char*) "vr stop");
 8007ae8:	480e      	ldr	r0, [pc, #56]	; (8007b24 <execute_parsed_command+0xd0>)
 8007aea:	f7f9 fa9f 	bl	800102c <println>
		break;
 8007aee:	e006      	b.n	8007afe <execute_parsed_command+0xaa>

	case VR_POWER_OFF:
		VR_Power_Off();
 8007af0:	f7fd fc6e 	bl	80053d0 <VR_Power_Off>
		println((char*) "vr off");
 8007af4:	480c      	ldr	r0, [pc, #48]	; (8007b28 <execute_parsed_command+0xd4>)
 8007af6:	f7f9 fa99 	bl	800102c <println>
		break;
 8007afa:	e000      	b.n	8007afe <execute_parsed_command+0xaa>

	default:
		break;
 8007afc:	bf00      	nop
	}
}
 8007afe:	bf00      	nop
 8007b00:	3708      	adds	r7, #8
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
 8007b06:	bf00      	nop
 8007b08:	0801d3cc 	.word	0x0801d3cc
 8007b0c:	0801d3d4 	.word	0x0801d3d4
 8007b10:	0801d3dc 	.word	0x0801d3dc
 8007b14:	0801d3e4 	.word	0x0801d3e4
 8007b18:	0801d3f0 	.word	0x0801d3f0
 8007b1c:	0801d3fc 	.word	0x0801d3fc
 8007b20:	0801d404 	.word	0x0801d404
 8007b24:	0801d410 	.word	0x0801d410
 8007b28:	0801d418 	.word	0x0801d418

08007b2c <rocket_launch>:

void rocket_launch(void) {
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	af00      	add	r7, sp, #0
	// just to be safe, set arming pin high to ensure pyro channels are armed
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET);
 8007b30:	2201      	movs	r2, #1
 8007b32:	2102      	movs	r1, #2
 8007b34:	4808      	ldr	r0, [pc, #32]	; (8007b58 <rocket_launch+0x2c>)
 8007b36:	f002 f8ab 	bl	8009c90 <HAL_GPIO_WritePin>

	// open valve by firing the prop pyro ejection channels
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, SET);
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007b40:	4806      	ldr	r0, [pc, #24]	; (8007b5c <rocket_launch+0x30>)
 8007b42:	f002 f8a5 	bl	8009c90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port, OUT_PyroValve_Gate_2_Pin, SET);
 8007b46:	2201      	movs	r2, #1
 8007b48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007b4c:	4803      	ldr	r0, [pc, #12]	; (8007b5c <rocket_launch+0x30>)
 8007b4e:	f002 f89f 	bl	8009c90 <HAL_GPIO_WritePin>
}
 8007b52:	bf00      	nop
 8007b54:	bd80      	pop	{r7, pc}
 8007b56:	bf00      	nop
 8007b58:	40021800 	.word	0x40021800
 8007b5c:	40021400 	.word	0x40021400

08007b60 <arming_propulsion>:

void arming_propulsion(void) {
 8007b60:	b580      	push	{r7, lr}
 8007b62:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET);
 8007b64:	2201      	movs	r2, #1
 8007b66:	2102      	movs	r1, #2
 8007b68:	4802      	ldr	r0, [pc, #8]	; (8007b74 <arming_propulsion+0x14>)
 8007b6a:	f002 f891 	bl	8009c90 <HAL_GPIO_WritePin>
	//state_arm_prop = 1;
	//set_backup_state(FC_STATE_ARM_PROP, //state_arm_prop);
}
 8007b6e:	bf00      	nop
 8007b70:	bd80      	pop	{r7, pc}
 8007b72:	bf00      	nop
 8007b74:	40021800 	.word	0x40021800

08007b78 <arming_recovery>:

void arming_recovery(void) {
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET);
 8007b7c:	2201      	movs	r2, #1
 8007b7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007b82:	4802      	ldr	r0, [pc, #8]	; (8007b8c <arming_recovery+0x14>)
 8007b84:	f002 f884 	bl	8009c90 <HAL_GPIO_WritePin>
	//state_arm_rcov = 1;
	//set_backup_state(FC_STATE_ARM_RCOV, //state_arm_rcov);
}
 8007b88:	bf00      	nop
 8007b8a:	bd80      	pop	{r7, pc}
 8007b8c:	40021800 	.word	0x40021800

08007b90 <disarm_propulsion>:

void disarm_propulsion(void) {
 8007b90:	b580      	push	{r7, lr}
 8007b92:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, RESET);
 8007b94:	2200      	movs	r2, #0
 8007b96:	2102      	movs	r1, #2
 8007b98:	4808      	ldr	r0, [pc, #32]	; (8007bbc <disarm_propulsion+0x2c>)
 8007b9a:	f002 f879 	bl	8009c90 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET);
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007ba4:	4806      	ldr	r0, [pc, #24]	; (8007bc0 <disarm_propulsion+0x30>)
 8007ba6:	f002 f873 	bl	8009c90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port, OUT_PyroValve_Gate_2_Pin, RESET);
 8007baa:	2200      	movs	r2, #0
 8007bac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007bb0:	4803      	ldr	r0, [pc, #12]	; (8007bc0 <disarm_propulsion+0x30>)
 8007bb2:	f002 f86d 	bl	8009c90 <HAL_GPIO_WritePin>

	//state_arm_prop = 0;
	//set_backup_state(FC_STATE_ARM_PROP, //state_arm_prop);
}
 8007bb6:	bf00      	nop
 8007bb8:	bd80      	pop	{r7, pc}
 8007bba:	bf00      	nop
 8007bbc:	40021800 	.word	0x40021800
 8007bc0:	40021400 	.word	0x40021400

08007bc4 <disarm_recovery>:

void disarm_recovery(void) {
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET);
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8007bce:	4808      	ldr	r0, [pc, #32]	; (8007bf0 <disarm_recovery+0x2c>)
 8007bd0:	f002 f85e 	bl	8009c90 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET);
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007bda:	4805      	ldr	r0, [pc, #20]	; (8007bf0 <disarm_recovery+0x2c>)
 8007bdc:	f002 f858 	bl	8009c90 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET);
 8007be0:	2200      	movs	r2, #0
 8007be2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007be6:	4802      	ldr	r0, [pc, #8]	; (8007bf0 <disarm_recovery+0x2c>)
 8007be8:	f002 f852 	bl	8009c90 <HAL_GPIO_WritePin>

	//state_arm_rcov = 0;
	//set_backup_state(FC_STATE_ARM_RCOV, //state_arm_rcov);
}
 8007bec:	bf00      	nop
 8007bee:	bd80      	pop	{r7, pc}
 8007bf0:	40021800 	.word	0x40021800

08007bf4 <sx126x_hal_write>:
 * @returns Operation status
 */


sx126x_hal_status_t sx126x_hal_write( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                      const uint8_t* data, const uint16_t data_length ){
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b086      	sub	sp, #24
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	603b      	str	r3, [r7, #0]
 8007c00:	4613      	mov	r3, r2
 8007c02:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO,BUSY) == GPIO_PIN_SET);
 8007c04:	bf00      	nop
 8007c06:	4b18      	ldr	r3, [pc, #96]	; (8007c68 <sx126x_hal_write+0x74>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a18      	ldr	r2, [pc, #96]	; (8007c6c <sx126x_hal_write+0x78>)
 8007c0c:	8812      	ldrh	r2, [r2, #0]
 8007c0e:	4611      	mov	r1, r2
 8007c10:	4618      	mov	r0, r3
 8007c12:	f002 f825 	bl	8009c60 <HAL_GPIO_ReadPin>
 8007c16:	4603      	mov	r3, r0
 8007c18:	2b01      	cmp	r3, #1
 8007c1a:	d0f4      	beq.n	8007c06 <sx126x_hal_write+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8007c1c:	4b14      	ldr	r3, [pc, #80]	; (8007c70 <sx126x_hal_write+0x7c>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a14      	ldr	r2, [pc, #80]	; (8007c74 <sx126x_hal_write+0x80>)
 8007c22:	8811      	ldrh	r1, [r2, #0]
 8007c24:	2200      	movs	r2, #0
 8007c26:	4618      	mov	r0, r3
 8007c28:	f002 f832 	bl	8009c90 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, command_length, 100);
 8007c2c:	88fa      	ldrh	r2, [r7, #6]
 8007c2e:	2364      	movs	r3, #100	; 0x64
 8007c30:	68b9      	ldr	r1, [r7, #8]
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f004 feb7 	bl	800c9a6 <HAL_SPI_Transmit>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_Transmit(hspi, data, data_length, 100);
 8007c3c:	8c3a      	ldrh	r2, [r7, #32]
 8007c3e:	2364      	movs	r3, #100	; 0x64
 8007c40:	6839      	ldr	r1, [r7, #0]
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f004 feaf 	bl	800c9a6 <HAL_SPI_Transmit>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 8007c4c:	4b08      	ldr	r3, [pc, #32]	; (8007c70 <sx126x_hal_write+0x7c>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a08      	ldr	r2, [pc, #32]	; (8007c74 <sx126x_hal_write+0x80>)
 8007c52:	8811      	ldrh	r1, [r2, #0]
 8007c54:	2201      	movs	r2, #1
 8007c56:	4618      	mov	r0, r3
 8007c58:	f002 f81a 	bl	8009c90 <HAL_GPIO_WritePin>
    return status;
 8007c5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3718      	adds	r7, #24
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	20000754 	.word	0x20000754
 8007c6c:	20000750 	.word	0x20000750
 8007c70:	20000744 	.word	0x20000744
 8007c74:	20000740 	.word	0x20000740

08007c78 <sx126x_hal_read>:
 * @param [in] data_length      Buffer size to be received
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read( const void* hspi, const uint8_t* command, const uint16_t command_length,
                                     uint8_t* data, const uint8_t offset ){
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b088      	sub	sp, #32
 8007c7c:	af02      	add	r7, sp, #8
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	603b      	str	r3, [r7, #0]
 8007c84:	4613      	mov	r3, r2
 8007c86:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef status;
    while(HAL_GPIO_ReadPin(BUSY_GPIO, BUSY) == GPIO_PIN_SET);
 8007c88:	bf00      	nop
 8007c8a:	4b1e      	ldr	r3, [pc, #120]	; (8007d04 <sx126x_hal_read+0x8c>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a1e      	ldr	r2, [pc, #120]	; (8007d08 <sx126x_hal_read+0x90>)
 8007c90:	8812      	ldrh	r2, [r2, #0]
 8007c92:	4611      	mov	r1, r2
 8007c94:	4618      	mov	r0, r3
 8007c96:	f001 ffe3 	bl	8009c60 <HAL_GPIO_ReadPin>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d0f4      	beq.n	8007c8a <sx126x_hal_read+0x12>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8007ca0:	4b1a      	ldr	r3, [pc, #104]	; (8007d0c <sx126x_hal_read+0x94>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a1a      	ldr	r2, [pc, #104]	; (8007d10 <sx126x_hal_read+0x98>)
 8007ca6:	8811      	ldrh	r1, [r2, #0]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	4618      	mov	r0, r3
 8007cac:	f001 fff0 	bl	8009c90 <HAL_GPIO_WritePin>
    status = HAL_SPI_Transmit(hspi, command, offset, 100);
 8007cb0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007cb4:	b29a      	uxth	r2, r3
 8007cb6:	2364      	movs	r3, #100	; 0x64
 8007cb8:	68b9      	ldr	r1, [r7, #8]
 8007cba:	68f8      	ldr	r0, [r7, #12]
 8007cbc:	f004 fe73 	bl	800c9a6 <HAL_SPI_Transmit>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	75fb      	strb	r3, [r7, #23]
    status = HAL_SPI_TransmitReceive(hspi, command+offset, data, command_length-offset, 100);
 8007cc4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007cc8:	68ba      	ldr	r2, [r7, #8]
 8007cca:	18d1      	adds	r1, r2, r3
 8007ccc:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	88fa      	ldrh	r2, [r7, #6]
 8007cd4:	1ad3      	subs	r3, r2, r3
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	2264      	movs	r2, #100	; 0x64
 8007cda:	9200      	str	r2, [sp, #0]
 8007cdc:	683a      	ldr	r2, [r7, #0]
 8007cde:	68f8      	ldr	r0, [r7, #12]
 8007ce0:	f005 f8ae 	bl	800ce40 <HAL_SPI_TransmitReceive>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
 8007ce8:	4b08      	ldr	r3, [pc, #32]	; (8007d0c <sx126x_hal_read+0x94>)
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a08      	ldr	r2, [pc, #32]	; (8007d10 <sx126x_hal_read+0x98>)
 8007cee:	8811      	ldrh	r1, [r2, #0]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f001 ffcc 	bl	8009c90 <HAL_GPIO_WritePin>
    return status;
 8007cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	3718      	adds	r7, #24
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	bd80      	pop	{r7, pc}
 8007d02:	bf00      	nop
 8007d04:	20000754 	.word	0x20000754
 8007d08:	20000750 	.word	0x20000750
 8007d0c:	20000744 	.word	0x20000744
 8007d10:	20000740 	.word	0x20000740

08007d14 <set_NSS_pin>:
    status = HAL_SPI_TransmitReceive(&hspi, (uint8_t*)params, (uint8_t*)response, numOfParams, 100);
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);
    return status;
}

void set_NSS_pin(GPIO_TypeDef* _NSS_GPIO, uint16_t _NSS){
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	807b      	strh	r3, [r7, #2]
    NSS = _NSS;
 8007d20:	4a05      	ldr	r2, [pc, #20]	; (8007d38 <set_NSS_pin+0x24>)
 8007d22:	887b      	ldrh	r3, [r7, #2]
 8007d24:	8013      	strh	r3, [r2, #0]
    NSS_GPIO = _NSS_GPIO;
 8007d26:	4a05      	ldr	r2, [pc, #20]	; (8007d3c <set_NSS_pin+0x28>)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6013      	str	r3, [r2, #0]
}
 8007d2c:	bf00      	nop
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr
 8007d38:	20000740 	.word	0x20000740
 8007d3c:	20000744 	.word	0x20000744

08007d40 <set_BUSY_pin>:

void set_BUSY_pin(GPIO_TypeDef* _BUSY_GPIO, uint16_t _BUSY){
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	460b      	mov	r3, r1
 8007d4a:	807b      	strh	r3, [r7, #2]
    BUSY = _BUSY;
 8007d4c:	4a05      	ldr	r2, [pc, #20]	; (8007d64 <set_BUSY_pin+0x24>)
 8007d4e:	887b      	ldrh	r3, [r7, #2]
 8007d50:	8013      	strh	r3, [r2, #0]
    BUSY_GPIO = _BUSY_GPIO;
 8007d52:	4a05      	ldr	r2, [pc, #20]	; (8007d68 <set_BUSY_pin+0x28>)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6013      	str	r3, [r2, #0]
}
 8007d58:	bf00      	nop
 8007d5a:	370c      	adds	r7, #12
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d62:	4770      	bx	lr
 8007d64:	20000750 	.word	0x20000750
 8007d68:	20000754 	.word	0x20000754

08007d6c <set_NRESET_pin>:

void set_NRESET_pin(GPIO_TypeDef* _NRESET_GPIO, uint16_t _NRESET){
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	460b      	mov	r3, r1
 8007d76:	807b      	strh	r3, [r7, #2]
    NRESET = _NRESET;
 8007d78:	4a05      	ldr	r2, [pc, #20]	; (8007d90 <set_NRESET_pin+0x24>)
 8007d7a:	887b      	ldrh	r3, [r7, #2]
 8007d7c:	8013      	strh	r3, [r2, #0]
    NRESET_GPIO = _NRESET_GPIO;
 8007d7e:	4a05      	ldr	r2, [pc, #20]	; (8007d94 <set_NRESET_pin+0x28>)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6013      	str	r3, [r2, #0]
}
 8007d84:	bf00      	nop
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr
 8007d90:	20000748 	.word	0x20000748
 8007d94:	2000074c 	.word	0x2000074c

08007d98 <set_DIO1_pin>:

void set_DIO1_pin(GPIO_TypeDef* _DIO1_GPIO, uint16_t _DIO1){
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	460b      	mov	r3, r1
 8007da2:	807b      	strh	r3, [r7, #2]
    DIO1 = _DIO1;
 8007da4:	4a05      	ldr	r2, [pc, #20]	; (8007dbc <set_DIO1_pin+0x24>)
 8007da6:	887b      	ldrh	r3, [r7, #2]
 8007da8:	8013      	strh	r3, [r2, #0]
    DIO1_GPIO = _DIO1_GPIO;
 8007daa:	4a05      	ldr	r2, [pc, #20]	; (8007dc0 <set_DIO1_pin+0x28>)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6013      	str	r3, [r2, #0]
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	20000758 	.word	0x20000758
 8007dc0:	2000075c 	.word	0x2000075c

08007dc4 <set_hspi>:
void set_DIO3_pin(GPIO_TypeDef* _DIO3_GPIO, uint16_t _DIO3){
    DIO3 = _DIO3;
    DIO3_GPIO = _DIO3_GPIO;
}

void set_hspi(SPI_HandleTypeDef _hspi){
 8007dc4:	b084      	sub	sp, #16
 8007dc6:	b580      	push	{r7, lr}
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	f107 0c08 	add.w	ip, r7, #8
 8007dce:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    hspi = _hspi;
 8007dd2:	4b07      	ldr	r3, [pc, #28]	; (8007df0 <set_hspi+0x2c>)
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f107 0308 	add.w	r3, r7, #8
 8007dda:	2258      	movs	r2, #88	; 0x58
 8007ddc:	4619      	mov	r1, r3
 8007dde:	f00f f9b5 	bl	801714c <memcpy>
}
 8007de2:	bf00      	nop
 8007de4:	46bd      	mov	sp, r7
 8007de6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007dea:	b004      	add	sp, #16
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	20000760 	.word	0x20000760

08007df4 <Tx_setup>:

void Tx_setup(){
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b086      	sub	sp, #24
 8007df8:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 8007dfa:	4b66      	ldr	r3, [pc, #408]	; (8007f94 <Tx_setup+0x1a0>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a66      	ldr	r2, [pc, #408]	; (8007f98 <Tx_setup+0x1a4>)
 8007e00:	8811      	ldrh	r1, [r2, #0]
 8007e02:	2201      	movs	r2, #1
 8007e04:	4618      	mov	r0, r3
 8007e06:	f001 ff43 	bl	8009c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 8007e0a:	4b64      	ldr	r3, [pc, #400]	; (8007f9c <Tx_setup+0x1a8>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a64      	ldr	r2, [pc, #400]	; (8007fa0 <Tx_setup+0x1ac>)
 8007e10:	8811      	ldrh	r1, [r2, #0]
 8007e12:	2200      	movs	r2, #0
 8007e14:	4618      	mov	r0, r3
 8007e16:	f001 ff3b 	bl	8009c90 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8007e1a:	2032      	movs	r0, #50	; 0x32
 8007e1c:	f001 f82c 	bl	8008e78 <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 8007e20:	4b5e      	ldr	r3, [pc, #376]	; (8007f9c <Tx_setup+0x1a8>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a5e      	ldr	r2, [pc, #376]	; (8007fa0 <Tx_setup+0x1ac>)
 8007e26:	8811      	ldrh	r1, [r2, #0]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	f001 ff30 	bl	8009c90 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 8007e30:	2100      	movs	r1, #0
 8007e32:	485c      	ldr	r0, [pc, #368]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e34:	f000 fa8a 	bl	800834c <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 8007e38:	4b5b      	ldr	r3, [pc, #364]	; (8007fa8 <Tx_setup+0x1b4>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	4859      	ldr	r0, [pc, #356]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e40:	f000 fdfe 	bl	8008a40 <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 8007e44:	4b59      	ldr	r3, [pc, #356]	; (8007fac <Tx_setup+0x1b8>)
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	4619      	mov	r1, r3
 8007e4a:	4856      	ldr	r0, [pc, #344]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e4c:	f000 fe32 	bl	8008ab4 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 8007e50:	4b57      	ldr	r3, [pc, #348]	; (8007fb0 <Tx_setup+0x1bc>)
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	4619      	mov	r1, r3
 8007e56:	4853      	ldr	r0, [pc, #332]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e58:	f000 fbcf 	bl	80085fa <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 8007e5c:	2101      	movs	r1, #1
 8007e5e:	4851      	ldr	r0, [pc, #324]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e60:	f000 fdac 	bl	80089bc <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 8007e64:	4b53      	ldr	r3, [pc, #332]	; (8007fb4 <Tx_setup+0x1c0>)
 8007e66:	781b      	ldrb	r3, [r3, #0]
 8007e68:	2264      	movs	r2, #100	; 0x64
 8007e6a:	4619      	mov	r1, r3
 8007e6c:	484d      	ldr	r0, [pc, #308]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e6e:	f000 fdbf 	bl	80089f0 <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 8007e72:	4b51      	ldr	r3, [pc, #324]	; (8007fb8 <Tx_setup+0x1c4>)
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	4619      	mov	r1, r3
 8007e78:	484a      	ldr	r0, [pc, #296]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e7a:	f000 fb5b 	bl	8008534 <sx126x_cal>
    HAL_Delay(50);
 8007e7e:	2032      	movs	r0, #50	; 0x32
 8007e80:	f000 fffa 	bl	8008e78 <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 8007e84:	4b4d      	ldr	r3, [pc, #308]	; (8007fbc <Tx_setup+0x1c8>)
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	4846      	ldr	r0, [pc, #280]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e8c:	f000 fb38 	bl	8008500 <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 8007e90:	4b4b      	ldr	r3, [pc, #300]	; (8007fc0 <Tx_setup+0x1cc>)
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	4a4b      	ldr	r2, [pc, #300]	; (8007fc4 <Tx_setup+0x1d0>)
 8007e96:	7812      	ldrb	r2, [r2, #0]
 8007e98:	4619      	mov	r1, r3
 8007e9a:	4842      	ldr	r0, [pc, #264]	; (8007fa4 <Tx_setup+0x1b0>)
 8007e9c:	f000 fb64 	bl	8008568 <sx126x_cal_img_hex>

    //set pa config
    struct sx126x_pa_cfg_params_s *params = malloc(sizeof(sx126x_pa_cfg_params_t));
 8007ea0:	2004      	movs	r0, #4
 8007ea2:	f00f f943 	bl	801712c <malloc>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	60fb      	str	r3, [r7, #12]
    params->pa_duty_cycle=pa_duty_cyc;
 8007eaa:	4b47      	ldr	r3, [pc, #284]	; (8007fc8 <Tx_setup+0x1d4>)
 8007eac:	781a      	ldrb	r2, [r3, #0]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	701a      	strb	r2, [r3, #0]
    params->hp_max=pa_hp_max;
 8007eb2:	4b46      	ldr	r3, [pc, #280]	; (8007fcc <Tx_setup+0x1d8>)
 8007eb4:	781a      	ldrb	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	705a      	strb	r2, [r3, #1]
    params->device_sel=pa_device_sel;
 8007eba:	4b45      	ldr	r3, [pc, #276]	; (8007fd0 <Tx_setup+0x1dc>)
 8007ebc:	781a      	ldrb	r2, [r3, #0]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	709a      	strb	r2, [r3, #2]
    params->pa_lut=pa_lut;
 8007ec2:	4b44      	ldr	r3, [pc, #272]	; (8007fd4 <Tx_setup+0x1e0>)
 8007ec4:	781a      	ldrb	r2, [r3, #0]
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	70da      	strb	r2, [r3, #3]
    sx126x_set_pa_cfg(&hspi, params);
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	4835      	ldr	r0, [pc, #212]	; (8007fa4 <Tx_setup+0x1b0>)
 8007ece:	f000 fb6f 	bl	80085b0 <sx126x_set_pa_cfg>
    free(params);
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f00f f932 	bl	801713c <free>

    //set transmission parameters
    sx126x_set_tx_params(&hspi, tx_power, ramp_time);
 8007ed8:	4b3f      	ldr	r3, [pc, #252]	; (8007fd8 <Tx_setup+0x1e4>)
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	b25b      	sxtb	r3, r3
 8007ede:	4a3f      	ldr	r2, [pc, #252]	; (8007fdc <Tx_setup+0x1e8>)
 8007ee0:	7812      	ldrb	r2, [r2, #0]
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	482f      	ldr	r0, [pc, #188]	; (8007fa4 <Tx_setup+0x1b0>)
 8007ee6:	f000 fdff 	bl	8008ae8 <sx126x_set_tx_params>
    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 8007eea:	4b3d      	ldr	r3, [pc, #244]	; (8007fe0 <Tx_setup+0x1ec>)
 8007eec:	781b      	ldrb	r3, [r3, #0]
 8007eee:	4a3d      	ldr	r2, [pc, #244]	; (8007fe4 <Tx_setup+0x1f0>)
 8007ef0:	7812      	ldrb	r2, [r2, #0]
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	482b      	ldr	r0, [pc, #172]	; (8007fa4 <Tx_setup+0x1b0>)
 8007ef6:	f000 feb5 	bl	8008c64 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 8007efa:	2004      	movs	r0, #4
 8007efc:	f00f f916 	bl	801712c <malloc>
 8007f00:	4603      	mov	r3, r0
 8007f02:	60bb      	str	r3, [r7, #8]
    mod_params->sf=lora_sf;
 8007f04:	4b38      	ldr	r3, [pc, #224]	; (8007fe8 <Tx_setup+0x1f4>)
 8007f06:	781a      	ldrb	r2, [r3, #0]
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 8007f0c:	4b37      	ldr	r3, [pc, #220]	; (8007fec <Tx_setup+0x1f8>)
 8007f0e:	781a      	ldrb	r2, [r3, #0]
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 8007f14:	4b36      	ldr	r3, [pc, #216]	; (8007ff0 <Tx_setup+0x1fc>)
 8007f16:	781a      	ldrb	r2, [r3, #0]
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 8007f1c:	4b35      	ldr	r3, [pc, #212]	; (8007ff4 <Tx_setup+0x200>)
 8007f1e:	781a      	ldrb	r2, [r3, #0]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 8007f24:	68b9      	ldr	r1, [r7, #8]
 8007f26:	481f      	ldr	r0, [pc, #124]	; (8007fa4 <Tx_setup+0x1b0>)
 8007f28:	f000 fe02 	bl	8008b30 <sx126x_set_lora_mod_params>
    free(mod_params);
 8007f2c:	68b8      	ldr	r0, [r7, #8]
 8007f2e:	f00f f905 	bl	801713c <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 8007f32:	2006      	movs	r0, #6
 8007f34:	f00f f8fa 	bl	801712c <malloc>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	607b      	str	r3, [r7, #4]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 8007f3c:	4b2e      	ldr	r3, [pc, #184]	; (8007ff8 <Tx_setup+0x204>)
 8007f3e:	881a      	ldrh	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 8007f44:	4b2d      	ldr	r3, [pc, #180]	; (8007ffc <Tx_setup+0x208>)
 8007f46:	781a      	ldrb	r2, [r3, #0]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 8007f4c:	4b2c      	ldr	r3, [pc, #176]	; (8008000 <Tx_setup+0x20c>)
 8007f4e:	781a      	ldrb	r2, [r3, #0]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 8007f54:	4b2b      	ldr	r3, [pc, #172]	; (8008004 <Tx_setup+0x210>)
 8007f56:	781a      	ldrb	r2, [r3, #0]
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 8007f5c:	4b2a      	ldr	r3, [pc, #168]	; (8008008 <Tx_setup+0x214>)
 8007f5e:	781a      	ldrb	r2, [r3, #0]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 8007f64:	6879      	ldr	r1, [r7, #4]
 8007f66:	480f      	ldr	r0, [pc, #60]	; (8007fa4 <Tx_setup+0x1b0>)
 8007f68:	f000 fe0e 	bl	8008b88 <sx126x_set_lora_pkt_params>
    free(lora_params);
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f00f f8e5 	bl	801713c <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 8007f72:	4b26      	ldr	r3, [pc, #152]	; (800800c <Tx_setup+0x218>)
 8007f74:	8819      	ldrh	r1, [r3, #0]
 8007f76:	4b26      	ldr	r3, [pc, #152]	; (8008010 <Tx_setup+0x21c>)
 8007f78:	881a      	ldrh	r2, [r3, #0]
 8007f7a:	4b26      	ldr	r3, [pc, #152]	; (8008014 <Tx_setup+0x220>)
 8007f7c:	8818      	ldrh	r0, [r3, #0]
 8007f7e:	4b26      	ldr	r3, [pc, #152]	; (8008018 <Tx_setup+0x224>)
 8007f80:	881b      	ldrh	r3, [r3, #0]
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	4603      	mov	r3, r0
 8007f86:	4807      	ldr	r0, [pc, #28]	; (8007fa4 <Tx_setup+0x1b0>)
 8007f88:	f000 fc7c 	bl	8008884 <sx126x_set_dio_irq_params>

}
 8007f8c:	bf00      	nop
 8007f8e:	3710      	adds	r7, #16
 8007f90:	46bd      	mov	sp, r7
 8007f92:	bd80      	pop	{r7, pc}
 8007f94:	2000074c 	.word	0x2000074c
 8007f98:	20000748 	.word	0x20000748
 8007f9c:	20000744 	.word	0x20000744
 8007fa0:	20000740 	.word	0x20000740
 8007fa4:	20000760 	.word	0x20000760
 8007fa8:	200000b0 	.word	0x200000b0
 8007fac:	200000b4 	.word	0x200000b4
 8007fb0:	200000b5 	.word	0x200000b5
 8007fb4:	200000b6 	.word	0x200000b6
 8007fb8:	200000b8 	.word	0x200000b8
 8007fbc:	200000b7 	.word	0x200000b7
 8007fc0:	200000b9 	.word	0x200000b9
 8007fc4:	200000ba 	.word	0x200000ba
 8007fc8:	200000bb 	.word	0x200000bb
 8007fcc:	200000bc 	.word	0x200000bc
 8007fd0:	200007b8 	.word	0x200007b8
 8007fd4:	200000bd 	.word	0x200000bd
 8007fd8:	200000be 	.word	0x200000be
 8007fdc:	200000bf 	.word	0x200000bf
 8007fe0:	200007b9 	.word	0x200007b9
 8007fe4:	200007ba 	.word	0x200007ba
 8007fe8:	200000c0 	.word	0x200000c0
 8007fec:	200000c1 	.word	0x200000c1
 8007ff0:	200000c2 	.word	0x200000c2
 8007ff4:	200007bb 	.word	0x200007bb
 8007ff8:	200000c4 	.word	0x200000c4
 8007ffc:	200007bc 	.word	0x200007bc
 8008000:	200000c6 	.word	0x200000c6
 8008004:	200000c7 	.word	0x200000c7
 8008008:	200007bd 	.word	0x200007bd
 800800c:	200000c8 	.word	0x200000c8
 8008010:	200000ca 	.word	0x200000ca
 8008014:	200007c0 	.word	0x200007c0
 8008018:	200007c2 	.word	0x200007c2

0800801c <TxProtocol>:

void TxProtocol(uint8_t data[], uint8_t data_length){
 800801c:	b580      	push	{r7, lr}
 800801e:	b084      	sub	sp, #16
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
 8008024:	460b      	mov	r3, r1
 8008026:	70fb      	strb	r3, [r7, #3]

    HAL_StatusTypeDef command_status;
    command_status = sx126x_clear_irq_status(&hspi, dio1_mask);
 8008028:	4b18      	ldr	r3, [pc, #96]	; (800808c <TxProtocol+0x70>)
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	4619      	mov	r1, r3
 800802e:	4818      	ldr	r0, [pc, #96]	; (8008090 <TxProtocol+0x74>)
 8008030:	f000 fc9e 	bl	8008970 <sx126x_clear_irq_status>
 8008034:	4603      	mov	r3, r0
 8008036:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_write_buffer(&hspi, 0, data, data_length); // 0 is the offset
 8008038:	78fb      	ldrb	r3, [r7, #3]
 800803a:	687a      	ldr	r2, [r7, #4]
 800803c:	2100      	movs	r1, #0
 800803e:	4814      	ldr	r0, [pc, #80]	; (8008090 <TxProtocol+0x74>)
 8008040:	f000 fb48 	bl	80086d4 <sx126x_write_buffer>
 8008044:	4603      	mov	r3, r0
 8008046:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_set_tx(&hspi, 6000, data_length);
 8008048:	78fb      	ldrb	r3, [r7, #3]
 800804a:	461a      	mov	r2, r3
 800804c:	f241 7170 	movw	r1, #6000	; 0x1770
 8008050:	480f      	ldr	r0, [pc, #60]	; (8008090 <TxProtocol+0x74>)
 8008052:	f000 f995 	bl	8008380 <sx126x_set_tx>
 8008056:	4603      	mov	r3, r0
 8008058:	73fb      	strb	r3, [r7, #15]
    osDelay(100);
 800805a:	2064      	movs	r0, #100	; 0x64
 800805c:	f00a fbdc 	bl	8012818 <osDelay>

    sx126x_irq_mask_t irq;
    do {
        command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 8008060:	f107 030c 	add.w	r3, r7, #12
 8008064:	4619      	mov	r1, r3
 8008066:	480a      	ldr	r0, [pc, #40]	; (8008090 <TxProtocol+0x74>)
 8008068:	f000 fc50 	bl	800890c <sx126x_get_irq_status>
 800806c:	4603      	mov	r3, r0
 800806e:	73fb      	strb	r3, [r7, #15]
    } while ( (!(irq & SX126X_IRQ_TX_DONE)) && (!(irq & SX126X_IRQ_TIMEOUT)) );
 8008070:	89bb      	ldrh	r3, [r7, #12]
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d104      	bne.n	8008084 <TxProtocol+0x68>
 800807a:	89bb      	ldrh	r3, [r7, #12]
 800807c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008080:	2b00      	cmp	r3, #0
 8008082:	d0ed      	beq.n	8008060 <TxProtocol+0x44>
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	200000ca 	.word	0x200000ca
 8008090:	20000760 	.word	0x20000760

08008094 <Rx_setup>:

void Rx_setup(){
 8008094:	b580      	push	{r7, lr}
 8008096:	b084      	sub	sp, #16
 8008098:	af02      	add	r7, sp, #8
    //NEED TO ADD COMMAND ERROR HANDLING
    HAL_GPIO_WritePin(NRESET_GPIO, NRESET, GPIO_PIN_SET);
 800809a:	4b5a      	ldr	r3, [pc, #360]	; (8008204 <Rx_setup+0x170>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a5a      	ldr	r2, [pc, #360]	; (8008208 <Rx_setup+0x174>)
 80080a0:	8811      	ldrh	r1, [r2, #0]
 80080a2:	2201      	movs	r2, #1
 80080a4:	4618      	mov	r0, r3
 80080a6:	f001 fdf3 	bl	8009c90 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_RESET);
 80080aa:	4b58      	ldr	r3, [pc, #352]	; (800820c <Rx_setup+0x178>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a58      	ldr	r2, [pc, #352]	; (8008210 <Rx_setup+0x17c>)
 80080b0:	8811      	ldrh	r1, [r2, #0]
 80080b2:	2200      	movs	r2, #0
 80080b4:	4618      	mov	r0, r3
 80080b6:	f001 fdeb 	bl	8009c90 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 80080ba:	2032      	movs	r0, #50	; 0x32
 80080bc:	f000 fedc 	bl	8008e78 <HAL_Delay>
    HAL_GPIO_WritePin(NSS_GPIO, NSS, GPIO_PIN_SET);             //make sure chip select is off
 80080c0:	4b52      	ldr	r3, [pc, #328]	; (800820c <Rx_setup+0x178>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a52      	ldr	r2, [pc, #328]	; (8008210 <Rx_setup+0x17c>)
 80080c6:	8811      	ldrh	r1, [r2, #0]
 80080c8:	2201      	movs	r2, #1
 80080ca:	4618      	mov	r0, r3
 80080cc:	f001 fde0 	bl	8009c90 <HAL_GPIO_WritePin>

    //set to standby for setup
    sx126x_set_standby(&hspi, 0);
 80080d0:	2100      	movs	r1, #0
 80080d2:	4850      	ldr	r0, [pc, #320]	; (8008214 <Rx_setup+0x180>)
 80080d4:	f000 f93a 	bl	800834c <sx126x_set_standby>

    //set general parameters
    sx126x_set_rf_freq(&hspi, frequency);                       //set rf frequency
 80080d8:	4b4f      	ldr	r3, [pc, #316]	; (8008218 <Rx_setup+0x184>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4619      	mov	r1, r3
 80080de:	484d      	ldr	r0, [pc, #308]	; (8008214 <Rx_setup+0x180>)
 80080e0:	f000 fcae 	bl	8008a40 <sx126x_set_rf_freq>
    sx126x_set_pkt_type(&hspi, packet_type);                    //set packet type
 80080e4:	4b4d      	ldr	r3, [pc, #308]	; (800821c <Rx_setup+0x188>)
 80080e6:	781b      	ldrb	r3, [r3, #0]
 80080e8:	4619      	mov	r1, r3
 80080ea:	484a      	ldr	r0, [pc, #296]	; (8008214 <Rx_setup+0x180>)
 80080ec:	f000 fce2 	bl	8008ab4 <sx126x_set_pkt_type>
    sx126x_set_rx_tx_fallback_mode(&hspi, fallback_mode);       //set rx tx fallback mode
 80080f0:	4b4b      	ldr	r3, [pc, #300]	; (8008220 <Rx_setup+0x18c>)
 80080f2:	781b      	ldrb	r3, [r3, #0]
 80080f4:	4619      	mov	r1, r3
 80080f6:	4847      	ldr	r0, [pc, #284]	; (8008214 <Rx_setup+0x180>)
 80080f8:	f000 fa7f 	bl	80085fa <sx126x_set_rx_tx_fallback_mode>
    sx126x_set_dio2_as_rf_sw_ctrl(&hspi, 1);                    //set dio2 as rf sw -> 1 is to activate it 0 would be to have it as regular irq
 80080fc:	2101      	movs	r1, #1
 80080fe:	4845      	ldr	r0, [pc, #276]	; (8008214 <Rx_setup+0x180>)
 8008100:	f000 fc5c 	bl	80089bc <sx126x_set_dio2_as_rf_sw_ctrl>
    sx126x_set_dio3_as_tcxo_ctrl(&hspi, tcxo_voltage_ctrl, 100);//set dio3 as tcxo ctrl, 100 is for the delay in ms
 8008104:	4b47      	ldr	r3, [pc, #284]	; (8008224 <Rx_setup+0x190>)
 8008106:	781b      	ldrb	r3, [r3, #0]
 8008108:	2264      	movs	r2, #100	; 0x64
 800810a:	4619      	mov	r1, r3
 800810c:	4841      	ldr	r0, [pc, #260]	; (8008214 <Rx_setup+0x180>)
 800810e:	f000 fc6f 	bl	80089f0 <sx126x_set_dio3_as_tcxo_ctrl>

    //calibrate functions
    sx126x_cal(&hspi, cal_mask);                                //calibrate radio, mask chooses what to calibrate
 8008112:	4b45      	ldr	r3, [pc, #276]	; (8008228 <Rx_setup+0x194>)
 8008114:	781b      	ldrb	r3, [r3, #0]
 8008116:	4619      	mov	r1, r3
 8008118:	483e      	ldr	r0, [pc, #248]	; (8008214 <Rx_setup+0x180>)
 800811a:	f000 fa0b 	bl	8008534 <sx126x_cal>
    HAL_Delay(50);
 800811e:	2032      	movs	r0, #50	; 0x32
 8008120:	f000 feaa 	bl	8008e78 <HAL_Delay>
    sx126x_set_reg_mode(&hspi, regulator_mode);                 //ldo or dc-dc
 8008124:	4b41      	ldr	r3, [pc, #260]	; (800822c <Rx_setup+0x198>)
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	4619      	mov	r1, r3
 800812a:	483a      	ldr	r0, [pc, #232]	; (8008214 <Rx_setup+0x180>)
 800812c:	f000 f9e8 	bl	8008500 <sx126x_set_reg_mode>
    sx126x_cal_img_hex(&hspi, cal_low_freq, cal_hi_freq);       //image calibration frequencies
 8008130:	4b3f      	ldr	r3, [pc, #252]	; (8008230 <Rx_setup+0x19c>)
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	4a3f      	ldr	r2, [pc, #252]	; (8008234 <Rx_setup+0x1a0>)
 8008136:	7812      	ldrb	r2, [r2, #0]
 8008138:	4619      	mov	r1, r3
 800813a:	4836      	ldr	r0, [pc, #216]	; (8008214 <Rx_setup+0x180>)
 800813c:	f000 fa14 	bl	8008568 <sx126x_cal_img_hex>

    sx126x_set_buffer_base_address(&hspi, tx_address_base, rx_address_base);
 8008140:	4b3d      	ldr	r3, [pc, #244]	; (8008238 <Rx_setup+0x1a4>)
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	4a3d      	ldr	r2, [pc, #244]	; (800823c <Rx_setup+0x1a8>)
 8008146:	7812      	ldrb	r2, [r2, #0]
 8008148:	4619      	mov	r1, r3
 800814a:	4832      	ldr	r0, [pc, #200]	; (8008214 <Rx_setup+0x180>)
 800814c:	f000 fd8a 	bl	8008c64 <sx126x_set_buffer_base_address>

    //set modulation parameters
    struct sx126x_mod_params_lora_s *mod_params = malloc(sizeof(sx126x_mod_params_lora_t));
 8008150:	2004      	movs	r0, #4
 8008152:	f00e ffeb 	bl	801712c <malloc>
 8008156:	4603      	mov	r3, r0
 8008158:	607b      	str	r3, [r7, #4]
    mod_params->sf=lora_sf;
 800815a:	4b39      	ldr	r3, [pc, #228]	; (8008240 <Rx_setup+0x1ac>)
 800815c:	781a      	ldrb	r2, [r3, #0]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	701a      	strb	r2, [r3, #0]
    mod_params->bw=lora_bw;
 8008162:	4b38      	ldr	r3, [pc, #224]	; (8008244 <Rx_setup+0x1b0>)
 8008164:	781a      	ldrb	r2, [r3, #0]
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	705a      	strb	r2, [r3, #1]
    mod_params->cr=lora_cr;
 800816a:	4b37      	ldr	r3, [pc, #220]	; (8008248 <Rx_setup+0x1b4>)
 800816c:	781a      	ldrb	r2, [r3, #0]
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	709a      	strb	r2, [r3, #2]
    mod_params->ldro=lora_ldro;
 8008172:	4b36      	ldr	r3, [pc, #216]	; (800824c <Rx_setup+0x1b8>)
 8008174:	781a      	ldrb	r2, [r3, #0]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	70da      	strb	r2, [r3, #3]
    sx126x_set_lora_mod_params(&hspi, mod_params);
 800817a:	6879      	ldr	r1, [r7, #4]
 800817c:	4825      	ldr	r0, [pc, #148]	; (8008214 <Rx_setup+0x180>)
 800817e:	f000 fcd7 	bl	8008b30 <sx126x_set_lora_mod_params>
    free(mod_params);
 8008182:	6878      	ldr	r0, [r7, #4]
 8008184:	f00e ffda 	bl	801713c <free>

    //set lora packet params
    struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 8008188:	2006      	movs	r0, #6
 800818a:	f00e ffcf 	bl	801712c <malloc>
 800818e:	4603      	mov	r3, r0
 8008190:	603b      	str	r3, [r7, #0]
    lora_params->preamble_len_in_symb=pkt_preamble_len;
 8008192:	4b2f      	ldr	r3, [pc, #188]	; (8008250 <Rx_setup+0x1bc>)
 8008194:	881a      	ldrh	r2, [r3, #0]
 8008196:	683b      	ldr	r3, [r7, #0]
 8008198:	801a      	strh	r2, [r3, #0]
    lora_params->header_type=header_type;
 800819a:	4b2e      	ldr	r3, [pc, #184]	; (8008254 <Rx_setup+0x1c0>)
 800819c:	781a      	ldrb	r2, [r3, #0]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	709a      	strb	r2, [r3, #2]
    lora_params->pld_len_in_bytes=payload_len;
 80081a2:	4b2d      	ldr	r3, [pc, #180]	; (8008258 <Rx_setup+0x1c4>)
 80081a4:	781a      	ldrb	r2, [r3, #0]
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	70da      	strb	r2, [r3, #3]
    lora_params->crc_is_on=crc_is_on;
 80081aa:	4b2c      	ldr	r3, [pc, #176]	; (800825c <Rx_setup+0x1c8>)
 80081ac:	781a      	ldrb	r2, [r3, #0]
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	711a      	strb	r2, [r3, #4]
    lora_params->invert_iq_is_on=invert_iq_is_on;
 80081b2:	4b2b      	ldr	r3, [pc, #172]	; (8008260 <Rx_setup+0x1cc>)
 80081b4:	781a      	ldrb	r2, [r3, #0]
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	715a      	strb	r2, [r3, #5]
    sx126x_set_lora_pkt_params(&hspi, lora_params);
 80081ba:	6839      	ldr	r1, [r7, #0]
 80081bc:	4815      	ldr	r0, [pc, #84]	; (8008214 <Rx_setup+0x180>)
 80081be:	f000 fce3 	bl	8008b88 <sx126x_set_lora_pkt_params>
    free(lora_params);
 80081c2:	6838      	ldr	r0, [r7, #0]
 80081c4:	f00e ffba 	bl	801713c <free>

    //set dio and irq parameters
    sx126x_set_dio_irq_params(&hspi, irq_mask, dio1_mask, dio2_mask, dio3_mask);
 80081c8:	4b26      	ldr	r3, [pc, #152]	; (8008264 <Rx_setup+0x1d0>)
 80081ca:	8819      	ldrh	r1, [r3, #0]
 80081cc:	4b26      	ldr	r3, [pc, #152]	; (8008268 <Rx_setup+0x1d4>)
 80081ce:	881a      	ldrh	r2, [r3, #0]
 80081d0:	4b26      	ldr	r3, [pc, #152]	; (800826c <Rx_setup+0x1d8>)
 80081d2:	8818      	ldrh	r0, [r3, #0]
 80081d4:	4b26      	ldr	r3, [pc, #152]	; (8008270 <Rx_setup+0x1dc>)
 80081d6:	881b      	ldrh	r3, [r3, #0]
 80081d8:	9300      	str	r3, [sp, #0]
 80081da:	4603      	mov	r3, r0
 80081dc:	480d      	ldr	r0, [pc, #52]	; (8008214 <Rx_setup+0x180>)
 80081de:	f000 fb51 	bl	8008884 <sx126x_set_dio_irq_params>

    //timer for TIMEOUT params
    sx126x_stop_timer_on_preamble(&hspi, timer_is_stopped_at_header);
 80081e2:	4b24      	ldr	r3, [pc, #144]	; (8008274 <Rx_setup+0x1e0>)
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	4619      	mov	r1, r3
 80081e8:	480a      	ldr	r0, [pc, #40]	; (8008214 <Rx_setup+0x180>)
 80081ea:	f000 f96f 	bl	80084cc <sx126x_stop_timer_on_preamble>
    sx126x_set_lora_symb_nb_timeout(&hspi, nb_symbols_for_valid_rx);
 80081ee:	4b22      	ldr	r3, [pc, #136]	; (8008278 <Rx_setup+0x1e4>)
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	4619      	mov	r1, r3
 80081f4:	4807      	ldr	r0, [pc, #28]	; (8008214 <Rx_setup+0x180>)
 80081f6:	f000 fd59 	bl	8008cac <sx126x_set_lora_symb_nb_timeout>


}
 80081fa:	bf00      	nop
 80081fc:	3708      	adds	r7, #8
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	2000074c 	.word	0x2000074c
 8008208:	20000748 	.word	0x20000748
 800820c:	20000744 	.word	0x20000744
 8008210:	20000740 	.word	0x20000740
 8008214:	20000760 	.word	0x20000760
 8008218:	200000b0 	.word	0x200000b0
 800821c:	200000b4 	.word	0x200000b4
 8008220:	200000b5 	.word	0x200000b5
 8008224:	200000b6 	.word	0x200000b6
 8008228:	200000b8 	.word	0x200000b8
 800822c:	200000b7 	.word	0x200000b7
 8008230:	200000b9 	.word	0x200000b9
 8008234:	200000ba 	.word	0x200000ba
 8008238:	200007b9 	.word	0x200007b9
 800823c:	200007ba 	.word	0x200007ba
 8008240:	200000c0 	.word	0x200000c0
 8008244:	200000c1 	.word	0x200000c1
 8008248:	200000c2 	.word	0x200000c2
 800824c:	200007bb 	.word	0x200007bb
 8008250:	200000c4 	.word	0x200000c4
 8008254:	200007bc 	.word	0x200007bc
 8008258:	200000c6 	.word	0x200000c6
 800825c:	200000c7 	.word	0x200000c7
 8008260:	200007bd 	.word	0x200007bd
 8008264:	200000c8 	.word	0x200000c8
 8008268:	200000ca 	.word	0x200000ca
 800826c:	200007c0 	.word	0x200007c0
 8008270:	200007c2 	.word	0x200007c2
 8008274:	200007be 	.word	0x200007be
 8008278:	200007bf 	.word	0x200007bf

0800827c <RxProtocol>:

void RxProtocol(uint8_t buffer_received[]){
 800827c:	b580      	push	{r7, lr}
 800827e:	b084      	sub	sp, #16
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]

    HAL_StatusTypeDef command_status;
    command_status = sx126x_clear_irq_status(&hspi, dio1_mask);
 8008284:	4b2f      	ldr	r3, [pc, #188]	; (8008344 <RxProtocol+0xc8>)
 8008286:	881b      	ldrh	r3, [r3, #0]
 8008288:	4619      	mov	r1, r3
 800828a:	482f      	ldr	r0, [pc, #188]	; (8008348 <RxProtocol+0xcc>)
 800828c:	f000 fb70 	bl	8008970 <sx126x_clear_irq_status>
 8008290:	4603      	mov	r3, r0
 8008292:	73fb      	strb	r3, [r7, #15]
    command_status = sx126x_set_rx(&hspi, 3000);
 8008294:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8008298:	482b      	ldr	r0, [pc, #172]	; (8008348 <RxProtocol+0xcc>)
 800829a:	f000 f8dd 	bl	8008458 <sx126x_set_rx>
 800829e:	4603      	mov	r3, r0
 80082a0:	73fb      	strb	r3, [r7, #15]
    HAL_Delay(1400);
 80082a2:	f44f 60af 	mov.w	r0, #1400	; 0x578
 80082a6:	f000 fde7 	bl	8008e78 <HAL_Delay>

    sx126x_irq_mask_t irq;
    command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 80082aa:	f107 030c 	add.w	r3, r7, #12
 80082ae:	4619      	mov	r1, r3
 80082b0:	4825      	ldr	r0, [pc, #148]	; (8008348 <RxProtocol+0xcc>)
 80082b2:	f000 fb2b 	bl	800890c <sx126x_get_irq_status>
 80082b6:	4603      	mov	r3, r0
 80082b8:	73fb      	strb	r3, [r7, #15]
    do {
        command_status = sx126x_get_irq_status(&hspi, &irq); //reading the irq into irq
 80082ba:	f107 030c 	add.w	r3, r7, #12
 80082be:	4619      	mov	r1, r3
 80082c0:	4821      	ldr	r0, [pc, #132]	; (8008348 <RxProtocol+0xcc>)
 80082c2:	f000 fb23 	bl	800890c <sx126x_get_irq_status>
 80082c6:	4603      	mov	r3, r0
 80082c8:	73fb      	strb	r3, [r7, #15]
    } while ( (!(irq & SX126X_IRQ_RX_DONE)) && (!(irq & SX126X_IRQ_TIMEOUT)) );
 80082ca:	89bb      	ldrh	r3, [r7, #12]
 80082cc:	f003 0302 	and.w	r3, r3, #2
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d104      	bne.n	80082de <RxProtocol+0x62>
 80082d4:	89bb      	ldrh	r3, [r7, #12]
 80082d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d0ed      	beq.n	80082ba <RxProtocol+0x3e>

    if (irq & SX126X_IRQ_TIMEOUT) {
 80082de:	89bb      	ldrh	r3, [r7, #12]
 80082e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d005      	beq.n	80082f4 <RxProtocol+0x78>
        //transmitBuffer("RX TIMEOUT!");
        sx126x_clear_irq_status(&hspi, SX126X_IRQ_TIMEOUT);
 80082e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80082ec:	4816      	ldr	r0, [pc, #88]	; (8008348 <RxProtocol+0xcc>)
 80082ee:	f000 fb3f 	bl	8008970 <sx126x_clear_irq_status>
                //transmitBuffer("----- RECEIVED DATA -----");
                //transmitBuffer(buffer_received);
            }
        }
    }
}
 80082f2:	e022      	b.n	800833a <RxProtocol+0xbe>
        if (irq & SX126X_IRQ_HEADER_ERROR || irq & SX126X_IRQ_CRC_ERROR) {
 80082f4:	89bb      	ldrh	r3, [r7, #12]
 80082f6:	f003 0320 	and.w	r3, r3, #32
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d104      	bne.n	8008308 <RxProtocol+0x8c>
 80082fe:	89bb      	ldrh	r3, [r7, #12]
 8008300:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008304:	2b00      	cmp	r3, #0
 8008306:	d004      	beq.n	8008312 <RxProtocol+0x96>
            sx126x_clear_irq_status(&hspi, SX126X_IRQ_HEADER_ERROR | SX126X_IRQ_CRC_ERROR);
 8008308:	2160      	movs	r1, #96	; 0x60
 800830a:	480f      	ldr	r0, [pc, #60]	; (8008348 <RxProtocol+0xcc>)
 800830c:	f000 fb30 	bl	8008970 <sx126x_clear_irq_status>
}
 8008310:	e013      	b.n	800833a <RxProtocol+0xbe>
        } else if (irq & SX126X_IRQ_RX_DONE) {
 8008312:	89bb      	ldrh	r3, [r7, #12]
 8008314:	f003 0302 	and.w	r3, r3, #2
 8008318:	2b00      	cmp	r3, #0
 800831a:	d00e      	beq.n	800833a <RxProtocol+0xbe>
            command_status = sx126x_read_buffer(&hspi, buffer_received);
 800831c:	6879      	ldr	r1, [r7, #4]
 800831e:	480a      	ldr	r0, [pc, #40]	; (8008348 <RxProtocol+0xcc>)
 8008320:	f000 f9f8 	bl	8008714 <sx126x_read_buffer>
 8008324:	4603      	mov	r3, r0
 8008326:	73fb      	strb	r3, [r7, #15]
            if (command_status != SX126X_STATUS_OK) {
 8008328:	7bfb      	ldrb	r3, [r7, #15]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d105      	bne.n	800833a <RxProtocol+0xbe>
                sx126x_get_irq_status(&hspi, &irq);
 800832e:	f107 030c 	add.w	r3, r7, #12
 8008332:	4619      	mov	r1, r3
 8008334:	4804      	ldr	r0, [pc, #16]	; (8008348 <RxProtocol+0xcc>)
 8008336:	f000 fae9 	bl	800890c <sx126x_get_irq_status>
}
 800833a:	bf00      	nop
 800833c:	3710      	adds	r7, #16
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}
 8008342:	bf00      	nop
 8008344:	200000ca 	.word	0x200000ca
 8008348:	20000760 	.word	0x20000760

0800834c <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af02      	add	r7, sp, #8
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STANDBY] = { 0 };
 8008358:	2300      	movs	r3, #0
 800835a:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STANDBY;
 800835c:	2380      	movs	r3, #128	; 0x80
 800835e:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) cfg;
 8008360:	78fb      	ldrb	r3, [r7, #3]
 8008362:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 8008364:	f107 010c 	add.w	r1, r7, #12
 8008368:	2300      	movs	r3, #0
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	2300      	movs	r3, #0
 800836e:	2202      	movs	r2, #2
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f7ff fc3f 	bl	8007bf4 <sx126x_hal_write>
 8008376:	4603      	mov	r3, r0
}
 8008378:	4618      	mov	r0, r3
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}

08008380 <sx126x_set_tx>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_FS, 0, 0 );
}

sx126x_status_t sx126x_set_tx( const void* context, const uint32_t timeout_in_ms , uint8_t lora_data_length)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b086      	sub	sp, #24
 8008384:	af00      	add	r7, sp, #0
 8008386:	60f8      	str	r0, [r7, #12]
 8008388:	60b9      	str	r1, [r7, #8]
 800838a:	4613      	mov	r3, r2
 800838c:	71fb      	strb	r3, [r7, #7]
    if (packet_type == SX126X_PKT_TYPE_LORA) {
 800838e:	4b1b      	ldr	r3, [pc, #108]	; (80083fc <sx126x_set_tx+0x7c>)
 8008390:	781b      	ldrb	r3, [r3, #0]
 8008392:	2b01      	cmp	r3, #1
 8008394:	d11e      	bne.n	80083d4 <sx126x_set_tx+0x54>
        struct sx126x_pkt_params_lora_s *lora_params = malloc(sizeof(sx126x_pkt_params_lora_t));
 8008396:	2006      	movs	r0, #6
 8008398:	f00e fec8 	bl	801712c <malloc>
 800839c:	4603      	mov	r3, r0
 800839e:	617b      	str	r3, [r7, #20]
        lora_params->preamble_len_in_symb=pkt_preamble_len;
 80083a0:	4b17      	ldr	r3, [pc, #92]	; (8008400 <sx126x_set_tx+0x80>)
 80083a2:	881a      	ldrh	r2, [r3, #0]
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	801a      	strh	r2, [r3, #0]
        lora_params->header_type=header_type;
 80083a8:	4b16      	ldr	r3, [pc, #88]	; (8008404 <sx126x_set_tx+0x84>)
 80083aa:	781a      	ldrb	r2, [r3, #0]
 80083ac:	697b      	ldr	r3, [r7, #20]
 80083ae:	709a      	strb	r2, [r3, #2]
        lora_params->pld_len_in_bytes=lora_data_length;
 80083b0:	697b      	ldr	r3, [r7, #20]
 80083b2:	79fa      	ldrb	r2, [r7, #7]
 80083b4:	70da      	strb	r2, [r3, #3]
        lora_params->crc_is_on=crc_is_on;
 80083b6:	4b14      	ldr	r3, [pc, #80]	; (8008408 <sx126x_set_tx+0x88>)
 80083b8:	781a      	ldrb	r2, [r3, #0]
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	711a      	strb	r2, [r3, #4]
        lora_params->invert_iq_is_on=invert_iq_is_on;
 80083be:	4b13      	ldr	r3, [pc, #76]	; (800840c <sx126x_set_tx+0x8c>)
 80083c0:	781a      	ldrb	r2, [r3, #0]
 80083c2:	697b      	ldr	r3, [r7, #20]
 80083c4:	715a      	strb	r2, [r3, #5]
        sx126x_set_lora_pkt_params(&hspi, lora_params);
 80083c6:	6979      	ldr	r1, [r7, #20]
 80083c8:	4811      	ldr	r0, [pc, #68]	; (8008410 <sx126x_set_tx+0x90>)
 80083ca:	f000 fbdd 	bl	8008b88 <sx126x_set_lora_pkt_params>
        free(lora_params);
 80083ce:	6978      	ldr	r0, [r7, #20]
 80083d0:	f00e feb4 	bl	801713c <free>
    }

    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 80083d4:	68bb      	ldr	r3, [r7, #8]
 80083d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80083da:	d301      	bcc.n	80083e0 <sx126x_set_tx+0x60>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 80083dc:	2302      	movs	r3, #2
 80083de:	e008      	b.n	80083f2 <sx126x_set_tx+0x72>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 80083e0:	68b8      	ldr	r0, [r7, #8]
 80083e2:	f000 fcfb 	bl	8008ddc <sx126x_convert_timeout_in_ms_to_rtc_step>
 80083e6:	6138      	str	r0, [r7, #16]

    return sx126x_set_tx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 80083e8:	6939      	ldr	r1, [r7, #16]
 80083ea:	68f8      	ldr	r0, [r7, #12]
 80083ec:	f000 f812 	bl	8008414 <sx126x_set_tx_with_timeout_in_rtc_step>
 80083f0:	4603      	mov	r3, r0
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3718      	adds	r7, #24
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}
 80083fa:	bf00      	nop
 80083fc:	200000b4 	.word	0x200000b4
 8008400:	200000c4 	.word	0x200000c4
 8008404:	200007bc 	.word	0x200007bc
 8008408:	200000c7 	.word	0x200000c7
 800840c:	200007bd 	.word	0x200007bd
 8008410:	20000760 	.word	0x20000760

08008414 <sx126x_set_tx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_tx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b086      	sub	sp, #24
 8008418:	af02      	add	r7, sp, #8
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_TX] = { 0 };
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]

    buf[0] = SX126X_SET_TX;
 8008422:	2383      	movs	r3, #131	; 0x83
 8008424:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( timeout_in_rtc_step >> 16 );
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	0c1b      	lsrs	r3, r3, #16
 800842a:	b2db      	uxtb	r3, r3
 800842c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout_in_rtc_step >> 8 );
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	0a1b      	lsrs	r3, r3, #8
 8008432:	b2db      	uxtb	r3, r3
 8008434:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout_in_rtc_step >> 0 );
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	b2db      	uxtb	r3, r3
 800843a:	73fb      	strb	r3, [r7, #15]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX, 0, 0 );
 800843c:	f107 010c 	add.w	r1, r7, #12
 8008440:	2300      	movs	r3, #0
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	2300      	movs	r3, #0
 8008446:	2204      	movs	r2, #4
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f7ff fbd3 	bl	8007bf4 <sx126x_hal_write>
 800844e:	4603      	mov	r3, r0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <sx126x_set_rx>:

sx126x_status_t sx126x_set_rx( const void* context, const uint32_t timeout_in_ms )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008468:	d301      	bcc.n	800846e <sx126x_set_rx+0x16>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 800846a:	2302      	movs	r3, #2
 800846c:	e008      	b.n	8008480 <sx126x_set_rx+0x28>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 800846e:	6838      	ldr	r0, [r7, #0]
 8008470:	f000 fcb4 	bl	8008ddc <sx126x_convert_timeout_in_ms_to_rtc_step>
 8008474:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 8008476:	68f9      	ldr	r1, [r7, #12]
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f805 	bl	8008488 <sx126x_set_rx_with_timeout_in_rtc_step>
 800847e:	4603      	mov	r3, r0
}
 8008480:	4618      	mov	r0, r3
 8008482:	3710      	adds	r7, #16
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <sx126x_set_rx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_rx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b086      	sub	sp, #24
 800848c:	af02      	add	r7, sp, #8
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RX] = { 0 };
 8008492:	2300      	movs	r3, #0
 8008494:	60fb      	str	r3, [r7, #12]

    buf[0] = SX126X_SET_RX;
 8008496:	2382      	movs	r3, #130	; 0x82
 8008498:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( timeout_in_rtc_step >> 16 );
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	0c1b      	lsrs	r3, r3, #16
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout_in_rtc_step >> 8 );
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	0a1b      	lsrs	r3, r3, #8
 80084a6:	b2db      	uxtb	r3, r3
 80084a8:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout_in_rtc_step >> 0 );
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	73fb      	strb	r3, [r7, #15]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX, 0, 0 );
 80084b0:	f107 010c 	add.w	r1, r7, #12
 80084b4:	2300      	movs	r3, #0
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	2300      	movs	r3, #0
 80084ba:	2204      	movs	r2, #4
 80084bc:	6878      	ldr	r0, [r7, #4]
 80084be:	f7ff fb99 	bl	8007bf4 <sx126x_hal_write>
 80084c2:	4603      	mov	r3, r0
}
 80084c4:	4618      	mov	r0, r3
 80084c6:	3710      	adds	r7, #16
 80084c8:	46bd      	mov	sp, r7
 80084ca:	bd80      	pop	{r7, pc}

080084cc <sx126x_stop_timer_on_preamble>:

sx126x_status_t sx126x_stop_timer_on_preamble( const void* context, const bool enable )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b086      	sub	sp, #24
 80084d0:	af02      	add	r7, sp, #8
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	460b      	mov	r3, r1
 80084d6:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_STOP_TIMER_ON_PREAMBLE] = { 0 };
 80084d8:	2300      	movs	r3, #0
 80084da:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_STOP_TIMER_ON_PREAMBLE;
 80084dc:	239f      	movs	r3, #159	; 0x9f
 80084de:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 80084e0:	78fb      	ldrb	r3, [r7, #3]
 80084e2:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STOP_TIMER_ON_PREAMBLE, 0, 0 );
 80084e4:	f107 010c 	add.w	r1, r7, #12
 80084e8:	2300      	movs	r3, #0
 80084ea:	9300      	str	r3, [sp, #0]
 80084ec:	2300      	movs	r3, #0
 80084ee:	2202      	movs	r2, #2
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f7ff fb7f 	bl	8007bf4 <sx126x_hal_write>
 80084f6:	4603      	mov	r3, r0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b086      	sub	sp, #24
 8008504:	af02      	add	r7, sp, #8
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	460b      	mov	r3, r1
 800850a:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = { 0 };
 800850c:	2300      	movs	r3, #0
 800850e:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_REGULATOR_MODE;
 8008510:	2396      	movs	r3, #150	; 0x96
 8008512:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) mode;
 8008514:	78fb      	ldrb	r3, [r7, #3]
 8008516:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 8008518:	f107 010c 	add.w	r1, r7, #12
 800851c:	2300      	movs	r3, #0
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	2300      	movs	r3, #0
 8008522:	2202      	movs	r2, #2
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f7ff fb65 	bl	8007bf4 <sx126x_hal_write>
 800852a:	4603      	mov	r3, r0
}
 800852c:	4618      	mov	r0, r3
 800852e:	3710      	adds	r7, #16
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b086      	sub	sp, #24
 8008538:	af02      	add	r7, sp, #8
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	460b      	mov	r3, r1
 800853e:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_CALIBRATE] = { 0 };
 8008540:	2300      	movs	r3, #0
 8008542:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_CALIBRATE;
 8008544:	2389      	movs	r3, #137	; 0x89
 8008546:	733b      	strb	r3, [r7, #12]

    buf[1] = param;
 8008548:	78fb      	ldrb	r3, [r7, #3]
 800854a:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800854c:	f107 010c 	add.w	r1, r7, #12
 8008550:	2300      	movs	r3, #0
 8008552:	9300      	str	r3, [sp, #0]
 8008554:	2300      	movs	r3, #0
 8008556:	2202      	movs	r2, #2
 8008558:	6878      	ldr	r0, [r7, #4]
 800855a:	f7ff fb4b 	bl	8007bf4 <sx126x_hal_write>
 800855e:	4603      	mov	r3, r0
}
 8008560:	4618      	mov	r0, r3
 8008562:	3710      	adds	r7, #16
 8008564:	46bd      	mov	sp, r7
 8008566:	bd80      	pop	{r7, pc}

08008568 <sx126x_cal_img_hex>:

sx126x_status_t sx126x_cal_img_hex( const void* context, const uint8_t low_freq, const uint8_t high_freq)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b086      	sub	sp, #24
 800856c:	af02      	add	r7, sp, #8
 800856e:	6078      	str	r0, [r7, #4]
 8008570:	460b      	mov	r3, r1
 8008572:	70fb      	strb	r3, [r7, #3]
 8008574:	4613      	mov	r3, r2
 8008576:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CALIBRATE_IMAGE] = { 0 };
 8008578:	4b0c      	ldr	r3, [pc, #48]	; (80085ac <sx126x_cal_img_hex+0x44>)
 800857a:	881b      	ldrh	r3, [r3, #0]
 800857c:	81bb      	strh	r3, [r7, #12]
 800857e:	2300      	movs	r3, #0
 8008580:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CALIBRATE_IMAGE;
 8008582:	2398      	movs	r3, #152	; 0x98
 8008584:	733b      	strb	r3, [r7, #12]
    buf[1] = low_freq;
 8008586:	78fb      	ldrb	r3, [r7, #3]
 8008588:	737b      	strb	r3, [r7, #13]
    buf[2] = high_freq;
 800858a:	78bb      	ldrb	r3, [r7, #2]
 800858c:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
 800858e:	f107 010c 	add.w	r1, r7, #12
 8008592:	2300      	movs	r3, #0
 8008594:	9300      	str	r3, [sp, #0]
 8008596:	2300      	movs	r3, #0
 8008598:	2203      	movs	r2, #3
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f7ff fb2a 	bl	8007bf4 <sx126x_hal_write>
 80085a0:	4603      	mov	r3, r0
}
 80085a2:	4618      	mov	r0, r3
 80085a4:	3710      	adds	r7, #16
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}
 80085aa:	bf00      	nop
 80085ac:	0801d420 	.word	0x0801d420

080085b0 <sx126x_set_pa_cfg>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE_IMAGE, 0, 0 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b086      	sub	sp, #24
 80085b4:	af02      	add	r7, sp, #8
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_PA_CFG] = { 0 };
 80085ba:	2300      	movs	r3, #0
 80085bc:	60bb      	str	r3, [r7, #8]
 80085be:	2300      	movs	r3, #0
 80085c0:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_PA_CFG;
 80085c2:	2395      	movs	r3, #149	; 0x95
 80085c4:	723b      	strb	r3, [r7, #8]
    buf[1] = params->pa_duty_cycle;
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	781b      	ldrb	r3, [r3, #0]
 80085ca:	727b      	strb	r3, [r7, #9]
    buf[2] = params->hp_max;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	785b      	ldrb	r3, [r3, #1]
 80085d0:	72bb      	strb	r3, [r7, #10]
    buf[3] = params->device_sel;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	789b      	ldrb	r3, [r3, #2]
 80085d6:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->pa_lut;
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	78db      	ldrb	r3, [r3, #3]
 80085dc:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 80085de:	f107 0108 	add.w	r1, r7, #8
 80085e2:	2300      	movs	r3, #0
 80085e4:	9300      	str	r3, [sp, #0]
 80085e6:	2300      	movs	r3, #0
 80085e8:	2205      	movs	r2, #5
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f7ff fb02 	bl	8007bf4 <sx126x_hal_write>
 80085f0:	4603      	mov	r3, r0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3710      	adds	r7, #16
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}

080085fa <sx126x_set_rx_tx_fallback_mode>:

sx126x_status_t sx126x_set_rx_tx_fallback_mode( const void* context, const sx126x_fallback_modes_t fallback_mode )
{
 80085fa:	b580      	push	{r7, lr}
 80085fc:	b086      	sub	sp, #24
 80085fe:	af02      	add	r7, sp, #8
 8008600:	6078      	str	r0, [r7, #4]
 8008602:	460b      	mov	r3, r1
 8008604:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_RX_TX_FALLBACK_MODE] = { 0 };
 8008606:	2300      	movs	r3, #0
 8008608:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_RX_TX_FALLBACK_MODE;
 800860a:	2393      	movs	r3, #147	; 0x93
 800860c:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) fallback_mode;
 800860e:	78fb      	ldrb	r3, [r7, #3]
 8008610:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RX_TX_FALLBACK_MODE, 0, 0 );
 8008612:	f107 010c 	add.w	r1, r7, #12
 8008616:	2300      	movs	r3, #0
 8008618:	9300      	str	r3, [sp, #0]
 800861a:	2300      	movs	r3, #0
 800861c:	2202      	movs	r2, #2
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f7ff fae8 	bl	8007bf4 <sx126x_hal_write>
 8008624:	4603      	mov	r3, r0
}
 8008626:	4618      	mov	r0, r3
 8008628:	3710      	adds	r7, #16
 800862a:	46bd      	mov	sp, r7
 800862c:	bd80      	pop	{r7, pc}
	...

08008630 <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b088      	sub	sp, #32
 8008634:	af02      	add	r7, sp, #8
 8008636:	60f8      	str	r0, [r7, #12]
 8008638:	607a      	str	r2, [r7, #4]
 800863a:	461a      	mov	r2, r3
 800863c:	460b      	mov	r3, r1
 800863e:	817b      	strh	r3, [r7, #10]
 8008640:	4613      	mov	r3, r2
 8008642:	727b      	strb	r3, [r7, #9]
    uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = { 0 };
 8008644:	4b0e      	ldr	r3, [pc, #56]	; (8008680 <sx126x_write_register+0x50>)
 8008646:	881b      	ldrh	r3, [r3, #0]
 8008648:	82bb      	strh	r3, [r7, #20]
 800864a:	2300      	movs	r3, #0
 800864c:	75bb      	strb	r3, [r7, #22]

    buf[0] = SX126X_WRITE_REGISTER;
 800864e:	230d      	movs	r3, #13
 8008650:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( address >> 8 );
 8008652:	897b      	ldrh	r3, [r7, #10]
 8008654:	0a1b      	lsrs	r3, r3, #8
 8008656:	b29b      	uxth	r3, r3
 8008658:	b2db      	uxtb	r3, r3
 800865a:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( address >> 0 );
 800865c:	897b      	ldrh	r3, [r7, #10]
 800865e:	b2db      	uxtb	r3, r3
 8008660:	75bb      	strb	r3, [r7, #22]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 8008662:	7a7b      	ldrb	r3, [r7, #9]
 8008664:	b29b      	uxth	r3, r3
 8008666:	f107 0114 	add.w	r1, r7, #20
 800866a:	9300      	str	r3, [sp, #0]
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2203      	movs	r2, #3
 8008670:	68f8      	ldr	r0, [r7, #12]
 8008672:	f7ff fabf 	bl	8007bf4 <sx126x_hal_write>
 8008676:	4603      	mov	r3, r0
}
 8008678:	4618      	mov	r0, r3
 800867a:	3718      	adds	r7, #24
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	0801d420 	.word	0x0801d420

08008684 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b088      	sub	sp, #32
 8008688:	af02      	add	r7, sp, #8
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	607a      	str	r2, [r7, #4]
 800868e:	461a      	mov	r2, r3
 8008690:	460b      	mov	r3, r1
 8008692:	817b      	strh	r3, [r7, #10]
 8008694:	4613      	mov	r3, r2
 8008696:	727b      	strb	r3, [r7, #9]
    uint8_t         buf[SX126X_SIZE_READ_REGISTER] = { 0 };
 8008698:	2300      	movs	r3, #0
 800869a:	613b      	str	r3, [r7, #16]
    sx126x_status_t status                         = SX126X_STATUS_ERROR;
 800869c:	2303      	movs	r3, #3
 800869e:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_READ_REGISTER;
 80086a0:	231d      	movs	r3, #29
 80086a2:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( address >> 8 );
 80086a4:	897b      	ldrh	r3, [r7, #10]
 80086a6:	0a1b      	lsrs	r3, r3, #8
 80086a8:	b29b      	uxth	r3, r3
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( address >> 0 );
 80086ae:	897b      	ldrh	r3, [r7, #10]
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	74bb      	strb	r3, [r7, #18]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 80086b4:	f107 0110 	add.w	r1, r7, #16
 80086b8:	7a7b      	ldrb	r3, [r7, #9]
 80086ba:	9300      	str	r3, [sp, #0]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2204      	movs	r2, #4
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	f7ff fad9 	bl	8007c78 <sx126x_hal_read>
 80086c6:	4603      	mov	r3, r0
 80086c8:	75fb      	strb	r3, [r7, #23]

    return status;
 80086ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3718      	adds	r7, #24
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t buffer_offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b088      	sub	sp, #32
 80086d8:	af02      	add	r7, sp, #8
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	607a      	str	r2, [r7, #4]
 80086de:	461a      	mov	r2, r3
 80086e0:	460b      	mov	r3, r1
 80086e2:	72fb      	strb	r3, [r7, #11]
 80086e4:	4613      	mov	r3, r2
 80086e6:	72bb      	strb	r3, [r7, #10]
    uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = { 0 };
 80086e8:	2300      	movs	r3, #0
 80086ea:	82bb      	strh	r3, [r7, #20]

    buf[0] = SX126X_WRITE_BUFFER;
 80086ec:	230e      	movs	r3, #14
 80086ee:	753b      	strb	r3, [r7, #20]

    buf[1] = buffer_offset;
 80086f0:	7afb      	ldrb	r3, [r7, #11]
 80086f2:	757b      	strb	r3, [r7, #21]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 80086f4:	7abb      	ldrb	r3, [r7, #10]
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	f107 0114 	add.w	r1, r7, #20
 80086fc:	9300      	str	r3, [sp, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2202      	movs	r2, #2
 8008702:	68f8      	ldr	r0, [r7, #12]
 8008704:	f7ff fa76 	bl	8007bf4 <sx126x_hal_write>
 8008708:	4603      	mov	r3, r0
}
 800870a:	4618      	mov	r0, r3
 800870c:	3718      	adds	r7, #24
 800870e:	46bd      	mov	sp, r7
 8008710:	bd80      	pop	{r7, pc}
	...

08008714 <sx126x_read_buffer>:

sx126x_status_t sx126x_read_buffer( const void* context, uint8_t* buffer)
{
 8008714:	b5b0      	push	{r4, r5, r7, lr}
 8008716:	b08c      	sub	sp, #48	; 0x30
 8008718:	af02      	add	r7, sp, #8
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
 800871e:	466b      	mov	r3, sp
 8008720:	461d      	mov	r5, r3
    sx126x_status_t status                       = SX126X_STATUS_ERROR;
 8008722:	2303      	movs	r3, #3
 8008724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	sx126x_rx_buffer_status_t buffer_status;
    sx126x_get_rx_buffer_status(&hspi, &buffer_status);
 8008728:	f107 030c 	add.w	r3, r7, #12
 800872c:	4619      	mov	r1, r3
 800872e:	4854      	ldr	r0, [pc, #336]	; (8008880 <sx126x_read_buffer+0x16c>)
 8008730:	f000 fb02 	bl	8008d38 <sx126x_get_rx_buffer_status>
    uint8_t size = buffer_status.pld_len_in_bytes;
 8008734:	7b3b      	ldrb	r3, [r7, #12]
 8008736:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    uint8_t offset = buffer_status.buffer_start_pointer;
 800873a:	7b7b      	ldrb	r3, [r7, #13]
 800873c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    uint8_t received_buf[size + 1];
 8008740:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008744:	1c5c      	adds	r4, r3, #1
 8008746:	1e63      	subs	r3, r4, #1
 8008748:	61fb      	str	r3, [r7, #28]
 800874a:	4623      	mov	r3, r4
 800874c:	4618      	mov	r0, r3
 800874e:	f04f 0100 	mov.w	r1, #0
 8008752:	f04f 0200 	mov.w	r2, #0
 8008756:	f04f 0300 	mov.w	r3, #0
 800875a:	00cb      	lsls	r3, r1, #3
 800875c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008760:	00c2      	lsls	r2, r0, #3
 8008762:	4623      	mov	r3, r4
 8008764:	4618      	mov	r0, r3
 8008766:	f04f 0100 	mov.w	r1, #0
 800876a:	f04f 0200 	mov.w	r2, #0
 800876e:	f04f 0300 	mov.w	r3, #0
 8008772:	00cb      	lsls	r3, r1, #3
 8008774:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008778:	00c2      	lsls	r2, r0, #3
 800877a:	4623      	mov	r3, r4
 800877c:	3307      	adds	r3, #7
 800877e:	08db      	lsrs	r3, r3, #3
 8008780:	00db      	lsls	r3, r3, #3
 8008782:	ebad 0d03 	sub.w	sp, sp, r3
 8008786:	ab02      	add	r3, sp, #8
 8008788:	3300      	adds	r3, #0
 800878a:	61bb      	str	r3, [r7, #24]
    uint8_t cmd_buf[size + 1 + SX126X_OFFSET_READ_BUFFER];
 800878c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008790:	1cdc      	adds	r4, r3, #3
 8008792:	1e63      	subs	r3, r4, #1
 8008794:	617b      	str	r3, [r7, #20]
 8008796:	4623      	mov	r3, r4
 8008798:	4618      	mov	r0, r3
 800879a:	f04f 0100 	mov.w	r1, #0
 800879e:	f04f 0200 	mov.w	r2, #0
 80087a2:	f04f 0300 	mov.w	r3, #0
 80087a6:	00cb      	lsls	r3, r1, #3
 80087a8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80087ac:	00c2      	lsls	r2, r0, #3
 80087ae:	4623      	mov	r3, r4
 80087b0:	4618      	mov	r0, r3
 80087b2:	f04f 0100 	mov.w	r1, #0
 80087b6:	f04f 0200 	mov.w	r2, #0
 80087ba:	f04f 0300 	mov.w	r3, #0
 80087be:	00cb      	lsls	r3, r1, #3
 80087c0:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80087c4:	00c2      	lsls	r2, r0, #3
 80087c6:	4623      	mov	r3, r4
 80087c8:	3307      	adds	r3, #7
 80087ca:	08db      	lsrs	r3, r3, #3
 80087cc:	00db      	lsls	r3, r3, #3
 80087ce:	ebad 0d03 	sub.w	sp, sp, r3
 80087d2:	ab02      	add	r3, sp, #8
 80087d4:	3300      	adds	r3, #0
 80087d6:	613b      	str	r3, [r7, #16]

    for (uint8_t i=2; i<size+1+SX126X_OFFSET_READ_BUFFER; i++){
 80087d8:	2302      	movs	r3, #2
 80087da:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80087de:	e009      	b.n	80087f4 <sx126x_read_buffer+0xe0>
        cmd_buf[i] = 0x00;
 80087e0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80087e4:	693a      	ldr	r2, [r7, #16]
 80087e6:	2100      	movs	r1, #0
 80087e8:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i=2; i<size+1+SX126X_OFFSET_READ_BUFFER; i++){
 80087ea:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80087ee:	3301      	adds	r3, #1
 80087f0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80087f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80087f8:	1c9a      	adds	r2, r3, #2
 80087fa:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80087fe:	429a      	cmp	r2, r3
 8008800:	daee      	bge.n	80087e0 <sx126x_read_buffer+0xcc>
    }

    cmd_buf[0] = SX126X_READ_BUFFER;
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	221e      	movs	r2, #30
 8008806:	701a      	strb	r2, [r3, #0]
    cmd_buf[1] = offset;
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800880e:	705a      	strb	r2, [r3, #1]

    status = ( sx126x_status_t ) sx126x_hal_read( context, cmd_buf, SX126X_OFFSET_READ_BUFFER + size, received_buf,  SX126X_OFFSET_READ_BUFFER);
 8008810:	6939      	ldr	r1, [r7, #16]
 8008812:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008816:	b29b      	uxth	r3, r3
 8008818:	3302      	adds	r3, #2
 800881a:	b29a      	uxth	r2, r3
 800881c:	69bb      	ldr	r3, [r7, #24]
 800881e:	2002      	movs	r0, #2
 8008820:	9000      	str	r0, [sp, #0]
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f7ff fa28 	bl	8007c78 <sx126x_hal_read>
 8008828:	4603      	mov	r3, r0
 800882a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (status == SX126X_STATUS_OK) {
 800882e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008832:	2b00      	cmp	r3, #0
 8008834:	d11c      	bne.n	8008870 <sx126x_read_buffer+0x15c>
        status = received_buf[0];
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	781b      	ldrb	r3, [r3, #0]
 800883a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        //CO U LD T R Y T O U SE SPRINTF
        for (uint8_t i=1; i<=size; i++){
 800883e:	2301      	movs	r3, #1
 8008840:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008844:	e00e      	b.n	8008864 <sx126x_read_buffer+0x150>
            buffer[i-1] = received_buf[i];
 8008846:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800884a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800884e:	3b01      	subs	r3, #1
 8008850:	6839      	ldr	r1, [r7, #0]
 8008852:	440b      	add	r3, r1
 8008854:	69b9      	ldr	r1, [r7, #24]
 8008856:	5c8a      	ldrb	r2, [r1, r2]
 8008858:	701a      	strb	r2, [r3, #0]
        for (uint8_t i=1; i<=size; i++){
 800885a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800885e:	3301      	adds	r3, #1
 8008860:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008864:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8008868:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800886c:	429a      	cmp	r2, r3
 800886e:	d9ea      	bls.n	8008846 <sx126x_read_buffer+0x132>
        }
    }
    //ADD FUCKING RETURN STATUS FROM RECEIVED_BUF[0]
    return status;
 8008870:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008874:	46ad      	mov	sp, r5
}
 8008876:	4618      	mov	r0, r3
 8008878:	3728      	adds	r7, #40	; 0x28
 800887a:	46bd      	mov	sp, r7
 800887c:	bdb0      	pop	{r4, r5, r7, pc}
 800887e:	bf00      	nop
 8008880:	20000760 	.word	0x20000760

08008884 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b08a      	sub	sp, #40	; 0x28
 8008888:	af02      	add	r7, sp, #8
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	4608      	mov	r0, r1
 800888e:	4611      	mov	r1, r2
 8008890:	461a      	mov	r2, r3
 8008892:	4603      	mov	r3, r0
 8008894:	817b      	strh	r3, [r7, #10]
 8008896:	460b      	mov	r3, r1
 8008898:	813b      	strh	r3, [r7, #8]
 800889a:	4613      	mov	r3, r2
 800889c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = { 0 };
 800889e:	2300      	movs	r3, #0
 80088a0:	617b      	str	r3, [r7, #20]
 80088a2:	f107 0318 	add.w	r3, r7, #24
 80088a6:	2200      	movs	r2, #0
 80088a8:	601a      	str	r2, [r3, #0]
 80088aa:	711a      	strb	r2, [r3, #4]

    buf[0] = SX126X_SET_DIO_IRQ_PARAMS;
 80088ac:	2308      	movs	r3, #8
 80088ae:	753b      	strb	r3, [r7, #20]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 80088b0:	897b      	ldrh	r3, [r7, #10]
 80088b2:	0a1b      	lsrs	r3, r3, #8
 80088b4:	b29b      	uxth	r3, r3
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	757b      	strb	r3, [r7, #21]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 80088ba:	897b      	ldrh	r3, [r7, #10]
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	75bb      	strb	r3, [r7, #22]

    buf[3] = ( uint8_t )( dio1_mask >> 8 );
 80088c0:	893b      	ldrh	r3, [r7, #8]
 80088c2:	0a1b      	lsrs	r3, r3, #8
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	75fb      	strb	r3, [r7, #23]
    buf[4] = ( uint8_t )( dio1_mask >> 0 );
 80088ca:	893b      	ldrh	r3, [r7, #8]
 80088cc:	b2db      	uxtb	r3, r3
 80088ce:	763b      	strb	r3, [r7, #24]

    buf[5] = ( uint8_t )( dio2_mask >> 8 );
 80088d0:	88fb      	ldrh	r3, [r7, #6]
 80088d2:	0a1b      	lsrs	r3, r3, #8
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	767b      	strb	r3, [r7, #25]
    buf[6] = ( uint8_t )( dio2_mask >> 0 );
 80088da:	88fb      	ldrh	r3, [r7, #6]
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	76bb      	strb	r3, [r7, #26]

    buf[7] = ( uint8_t )( dio3_mask >> 8 );
 80088e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80088e2:	0a1b      	lsrs	r3, r3, #8
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	b2db      	uxtb	r3, r3
 80088e8:	76fb      	strb	r3, [r7, #27]
    buf[8] = ( uint8_t )( dio3_mask >> 0 );
 80088ea:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	773b      	strb	r3, [r7, #28]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 80088f0:	f107 0114 	add.w	r1, r7, #20
 80088f4:	2300      	movs	r3, #0
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	2300      	movs	r3, #0
 80088fa:	2209      	movs	r2, #9
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	f7ff f979 	bl	8007bf4 <sx126x_hal_write>
 8008902:	4603      	mov	r3, r0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3720      	adds	r7, #32
 8008908:	46bd      	mov	sp, r7
 800890a:	bd80      	pop	{r7, pc}

0800890c <sx126x_get_irq_status>:

sx126x_status_t sx126x_get_irq_status( const void* context, sx126x_irq_mask_t* irq )
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b088      	sub	sp, #32
 8008910:	af02      	add	r7, sp, #8
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
    uint8_t         buf[SX126X_SIZE_GET_IRQ_STATUS]             = { 0x00 }; //0x00 is no operational, its just so that theyre equal
 8008916:	2300      	movs	r3, #0
 8008918:	613b      	str	r3, [r7, #16]
    uint8_t         received_buf[sizeof( sx126x_irq_mask_t )+1] = { 0x00 };
 800891a:	4b14      	ldr	r3, [pc, #80]	; (800896c <sx126x_get_irq_status+0x60>)
 800891c:	881b      	ldrh	r3, [r3, #0]
 800891e:	81bb      	strh	r3, [r7, #12]
 8008920:	2300      	movs	r3, #0
 8008922:	73bb      	strb	r3, [r7, #14]
    sx126x_status_t status                                      = SX126X_STATUS_ERROR;
 8008924:	2303      	movs	r3, #3
 8008926:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_GET_IRQ_STATUS;
 8008928:	2312      	movs	r3, #18
 800892a:	743b      	strb	r3, [r7, #16]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_IRQ_STATUS, received_buf,
 800892c:	f107 030c 	add.w	r3, r7, #12
 8008930:	f107 0110 	add.w	r1, r7, #16
 8008934:	2201      	movs	r2, #1
 8008936:	9200      	str	r2, [sp, #0]
 8008938:	2204      	movs	r2, #4
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7ff f99c 	bl	8007c78 <sx126x_hal_read>
 8008940:	4603      	mov	r3, r0
 8008942:	75fb      	strb	r3, [r7, #23]
                                                  SX126X_OFFSET_GET_IRQ_STATUS );

    if( status == SX126X_STATUS_OK )
 8008944:	7dfb      	ldrb	r3, [r7, #23]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10b      	bne.n	8008962 <sx126x_get_irq_status+0x56>
    {
        *irq = ( ( sx126x_irq_mask_t ) received_buf[1] << 8 ) | ( ( sx126x_irq_mask_t ) received_buf[2] << 0 );
 800894a:	7b7b      	ldrb	r3, [r7, #13]
 800894c:	021b      	lsls	r3, r3, #8
 800894e:	b21a      	sxth	r2, r3
 8008950:	7bbb      	ldrb	r3, [r7, #14]
 8008952:	b21b      	sxth	r3, r3
 8008954:	4313      	orrs	r3, r2
 8008956:	b21b      	sxth	r3, r3
 8008958:	b29a      	uxth	r2, r3
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	801a      	strh	r2, [r3, #0]
        status = received_buf[0]; //its the status
 800895e:	7b3b      	ldrb	r3, [r7, #12]
 8008960:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8008962:	7dfb      	ldrb	r3, [r7, #23]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3718      	adds	r7, #24
 8008968:	46bd      	mov	sp, r7
 800896a:	bd80      	pop	{r7, pc}
 800896c:	0801d420 	.word	0x0801d420

08008970 <sx126x_clear_irq_status>:

sx126x_status_t sx126x_clear_irq_status( const void* context, const sx126x_irq_mask_t irq_mask )
{
 8008970:	b580      	push	{r7, lr}
 8008972:	b086      	sub	sp, #24
 8008974:	af02      	add	r7, sp, #8
 8008976:	6078      	str	r0, [r7, #4]
 8008978:	460b      	mov	r3, r1
 800897a:	807b      	strh	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_CLR_IRQ_STATUS] = { 0 };
 800897c:	4b0e      	ldr	r3, [pc, #56]	; (80089b8 <sx126x_clear_irq_status+0x48>)
 800897e:	881b      	ldrh	r3, [r3, #0]
 8008980:	81bb      	strh	r3, [r7, #12]
 8008982:	2300      	movs	r3, #0
 8008984:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_CLR_IRQ_STATUS;
 8008986:	2302      	movs	r3, #2
 8008988:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t )( irq_mask >> 8 );
 800898a:	887b      	ldrh	r3, [r7, #2]
 800898c:	0a1b      	lsrs	r3, r3, #8
 800898e:	b29b      	uxth	r3, r3
 8008990:	b2db      	uxtb	r3, r3
 8008992:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( irq_mask >> 0 );
 8008994:	887b      	ldrh	r3, [r7, #2]
 8008996:	b2db      	uxtb	r3, r3
 8008998:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CLR_IRQ_STATUS, 0, 0 );
 800899a:	f107 010c 	add.w	r1, r7, #12
 800899e:	2300      	movs	r3, #0
 80089a0:	9300      	str	r3, [sp, #0]
 80089a2:	2300      	movs	r3, #0
 80089a4:	2203      	movs	r2, #3
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f7ff f924 	bl	8007bf4 <sx126x_hal_write>
 80089ac:	4603      	mov	r3, r0
}
 80089ae:	4618      	mov	r0, r3
 80089b0:	3710      	adds	r7, #16
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
 80089b6:	bf00      	nop
 80089b8:	0801d420 	.word	0x0801d420

080089bc <sx126x_set_dio2_as_rf_sw_ctrl>:
    }
    return status;
}

sx126x_status_t sx126x_set_dio2_as_rf_sw_ctrl( const void* context, const bool enable )
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b086      	sub	sp, #24
 80089c0:	af02      	add	r7, sp, #8
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	460b      	mov	r3, r1
 80089c6:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL] = { 0 };
 80089c8:	2300      	movs	r3, #0
 80089ca:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_DIO2_AS_RF_SWITCH_CTRL;
 80089cc:	239d      	movs	r3, #157	; 0x9d
 80089ce:	733b      	strb	r3, [r7, #12]

    buf[1] = ( enable == true ) ? 1 : 0;
 80089d0:	78fb      	ldrb	r3, [r7, #3]
 80089d2:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
 80089d4:	f107 010c 	add.w	r1, r7, #12
 80089d8:	2300      	movs	r3, #0
 80089da:	9300      	str	r3, [sp, #0]
 80089dc:	2300      	movs	r3, #0
 80089de:	2202      	movs	r2, #2
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f7ff f907 	bl	8007bf4 <sx126x_hal_write>
 80089e6:	4603      	mov	r3, r0
}
 80089e8:	4618      	mov	r0, r3
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <sx126x_set_dio3_as_tcxo_ctrl>:

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b088      	sub	sp, #32
 80089f4:	af02      	add	r7, sp, #8
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	460b      	mov	r3, r1
 80089fa:	607a      	str	r2, [r7, #4]
 80089fc:	72fb      	strb	r3, [r7, #11]
    uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = { 0 };
 80089fe:	2300      	movs	r3, #0
 8008a00:	613b      	str	r3, [r7, #16]
 8008a02:	2300      	movs	r3, #0
 8008a04:	753b      	strb	r3, [r7, #20]

    buf[0] = SX126X_SET_DIO3_AS_TCXO_CTRL;
 8008a06:	2397      	movs	r3, #151	; 0x97
 8008a08:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t ) tcxo_voltage;
 8008a0a:	7afb      	ldrb	r3, [r7, #11]
 8008a0c:	747b      	strb	r3, [r7, #17]

    buf[2] = ( uint8_t )( timeout >> 16 );
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	0c1b      	lsrs	r3, r3, #16
 8008a12:	b2db      	uxtb	r3, r3
 8008a14:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( timeout >> 8 );
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	0a1b      	lsrs	r3, r3, #8
 8008a1a:	b2db      	uxtb	r3, r3
 8008a1c:	74fb      	strb	r3, [r7, #19]
    buf[4] = ( uint8_t )( timeout >> 0 );
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	b2db      	uxtb	r3, r3
 8008a22:	753b      	strb	r3, [r7, #20]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 8008a24:	f107 0110 	add.w	r1, r7, #16
 8008a28:	2300      	movs	r3, #0
 8008a2a:	9300      	str	r3, [sp, #0]
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	2205      	movs	r2, #5
 8008a30:	68f8      	ldr	r0, [r7, #12]
 8008a32:	f7ff f8df 	bl	8007bf4 <sx126x_hal_write>
 8008a36:	4603      	mov	r3, r0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3718      	adds	r7, #24
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
 8008a48:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 8008a4a:	6838      	ldr	r0, [r7, #0]
 8008a4c:	f000 f9a0 	bl	8008d90 <sx126x_convert_freq_in_hz_to_pll_step>
 8008a50:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 8008a52:	68f9      	ldr	r1, [r7, #12]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f000 f805 	bl	8008a64 <sx126x_set_rf_freq_in_pll_steps>
 8008a5a:	4603      	mov	r3, r0
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3710      	adds	r7, #16
 8008a60:	46bd      	mov	sp, r7
 8008a62:	bd80      	pop	{r7, pc}

08008a64 <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 8008a64:	b580      	push	{r7, lr}
 8008a66:	b086      	sub	sp, #24
 8008a68:	af02      	add	r7, sp, #8
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
    uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = { 0 };
 8008a6e:	2300      	movs	r3, #0
 8008a70:	60bb      	str	r3, [r7, #8]
 8008a72:	2300      	movs	r3, #0
 8008a74:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_RF_FREQUENCY;
 8008a76:	2386      	movs	r3, #134	; 0x86
 8008a78:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( freq >> 24 );
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	0e1b      	lsrs	r3, r3, #24
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( freq >> 16 );
 8008a82:	683b      	ldr	r3, [r7, #0]
 8008a84:	0c1b      	lsrs	r3, r3, #16
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( freq >> 8 );
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	0a1b      	lsrs	r3, r3, #8
 8008a8e:	b2db      	uxtb	r3, r3
 8008a90:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( freq >> 0 );
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	733b      	strb	r3, [r7, #12]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 8008a98:	f107 0108 	add.w	r1, r7, #8
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	9300      	str	r3, [sp, #0]
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	2205      	movs	r2, #5
 8008aa4:	6878      	ldr	r0, [r7, #4]
 8008aa6:	f7ff f8a5 	bl	8007bf4 <sx126x_hal_write>
 8008aaa:	4603      	mov	r3, r0
}
 8008aac:	4618      	mov	r0, r3
 8008aae:	3710      	adds	r7, #16
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b086      	sub	sp, #24
 8008ab8:	af02      	add	r7, sp, #8
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	460b      	mov	r3, r1
 8008abe:	70fb      	strb	r3, [r7, #3]
    uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = { 0 };
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	81bb      	strh	r3, [r7, #12]

    buf[0] = SX126X_SET_PKT_TYPE;
 8008ac4:	238a      	movs	r3, #138	; 0x8a
 8008ac6:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pkt_type;
 8008ac8:	78fb      	ldrb	r3, [r7, #3]
 8008aca:	737b      	strb	r3, [r7, #13]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 8008acc:	f107 010c 	add.w	r1, r7, #12
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	9300      	str	r3, [sp, #0]
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f7ff f88b 	bl	8007bf4 <sx126x_hal_write>
 8008ade:	4603      	mov	r3, r0
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3710      	adds	r7, #16
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	bd80      	pop	{r7, pc}

08008ae8 <sx126x_set_tx_params>:

    return status;
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b086      	sub	sp, #24
 8008aec:	af02      	add	r7, sp, #8
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	460b      	mov	r3, r1
 8008af2:	70fb      	strb	r3, [r7, #3]
 8008af4:	4613      	mov	r3, r2
 8008af6:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = { 0 };
 8008af8:	4b0c      	ldr	r3, [pc, #48]	; (8008b2c <sx126x_set_tx_params+0x44>)
 8008afa:	881b      	ldrh	r3, [r3, #0]
 8008afc:	81bb      	strh	r3, [r7, #12]
 8008afe:	2300      	movs	r3, #0
 8008b00:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_TX_PARAMS;
 8008b02:	238e      	movs	r3, #142	; 0x8e
 8008b04:	733b      	strb	r3, [r7, #12]

    buf[1] = ( uint8_t ) pwr_in_dbm;
 8008b06:	78fb      	ldrb	r3, [r7, #3]
 8008b08:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t ) ramp_time;
 8008b0a:	78bb      	ldrb	r3, [r7, #2]
 8008b0c:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 8008b0e:	f107 010c 	add.w	r1, r7, #12
 8008b12:	2300      	movs	r3, #0
 8008b14:	9300      	str	r3, [sp, #0]
 8008b16:	2300      	movs	r3, #0
 8008b18:	2203      	movs	r2, #3
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7ff f86a 	bl	8007bf4 <sx126x_hal_write>
 8008b20:	4603      	mov	r3, r0
}
 8008b22:	4618      	mov	r0, r3
 8008b24:	3710      	adds	r7, #16
 8008b26:	46bd      	mov	sp, r7
 8008b28:	bd80      	pop	{r7, pc}
 8008b2a:	bf00      	nop
 8008b2c:	0801d420 	.word	0x0801d420

08008b30 <sx126x_set_lora_mod_params>:
    }
    return status;
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b086      	sub	sp, #24
 8008b34:	af02      	add	r7, sp, #8
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 8008b3a:	2303      	movs	r3, #3
 8008b3c:	73fb      	strb	r3, [r7, #15]

    uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = { 0 };
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60bb      	str	r3, [r7, #8]
 8008b42:	2300      	movs	r3, #0
 8008b44:	733b      	strb	r3, [r7, #12]

    buf[0] = SX126X_SET_MODULATION_PARAMS;
 8008b46:	238b      	movs	r3, #139	; 0x8b
 8008b48:	723b      	strb	r3, [r7, #8]

    buf[1] = ( uint8_t )( params->sf );
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( params->bw );
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	785b      	ldrb	r3, [r3, #1]
 8008b54:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( params->cr );
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	789b      	ldrb	r3, [r3, #2]
 8008b5a:	72fb      	strb	r3, [r7, #11]
    buf[4] = params->ldro & 0x01;
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	78db      	ldrb	r3, [r3, #3]
 8008b60:	f003 0301 	and.w	r3, r3, #1
 8008b64:	b2db      	uxtb	r3, r3
 8008b66:	733b      	strb	r3, [r7, #12]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 8008b68:	f107 0108 	add.w	r1, r7, #8
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	2300      	movs	r3, #0
 8008b72:	2205      	movs	r2, #5
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f7ff f83d 	bl	8007bf4 <sx126x_hal_write>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	73fb      	strb	r3, [r7, #15]
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
        // WORKAROUND END
    }
    */

    return status;
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3710      	adds	r7, #16
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <sx126x_set_lora_pkt_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_GFSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b088      	sub	sp, #32
 8008b8c:	af02      	add	r7, sp, #8
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
    sx126x_status_t status = SX126X_STATUS_ERROR;
 8008b92:	2303      	movs	r3, #3
 8008b94:	75fb      	strb	r3, [r7, #23]

    uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = { 0 };
 8008b96:	2300      	movs	r3, #0
 8008b98:	613b      	str	r3, [r7, #16]
 8008b9a:	f107 0314 	add.w	r3, r7, #20
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	460a      	mov	r2, r1
 8008ba2:	801a      	strh	r2, [r3, #0]
 8008ba4:	460a      	mov	r2, r1
 8008ba6:	709a      	strb	r2, [r3, #2]

    buf[0] = SX126X_SET_PKT_PARAMS;
 8008ba8:	238c      	movs	r3, #140	; 0x8c
 8008baa:	743b      	strb	r3, [r7, #16]

    buf[1] = ( uint8_t )( params->preamble_len_in_symb >> 8 );
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	881b      	ldrh	r3, [r3, #0]
 8008bb0:	0a1b      	lsrs	r3, r3, #8
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	747b      	strb	r3, [r7, #17]
    buf[2] = ( uint8_t )( params->preamble_len_in_symb >> 0 );
 8008bb8:	683b      	ldr	r3, [r7, #0]
 8008bba:	881b      	ldrh	r3, [r3, #0]
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	74bb      	strb	r3, [r7, #18]
    buf[3] = ( uint8_t )( params->header_type );
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	789b      	ldrb	r3, [r3, #2]
 8008bc4:	74fb      	strb	r3, [r7, #19]
    buf[4] = params->pld_len_in_bytes;
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	78db      	ldrb	r3, [r3, #3]
 8008bca:	753b      	strb	r3, [r7, #20]
    buf[5] = ( uint8_t )( params->crc_is_on ? 1 : 0 );
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	791b      	ldrb	r3, [r3, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d001      	beq.n	8008bd8 <sx126x_set_lora_pkt_params+0x50>
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	e000      	b.n	8008bda <sx126x_set_lora_pkt_params+0x52>
 8008bd8:	2300      	movs	r3, #0
 8008bda:	757b      	strb	r3, [r7, #21]
    buf[6] = ( uint8_t )( params->invert_iq_is_on ? 1 : 0 );
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	795b      	ldrb	r3, [r3, #5]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d001      	beq.n	8008be8 <sx126x_set_lora_pkt_params+0x60>
 8008be4:	2301      	movs	r3, #1
 8008be6:	e000      	b.n	8008bea <sx126x_set_lora_pkt_params+0x62>
 8008be8:	2300      	movs	r3, #0
 8008bea:	75bb      	strb	r3, [r7, #22]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 8008bec:	f107 0110 	add.w	r1, r7, #16
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	9300      	str	r3, [sp, #0]
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	2207      	movs	r2, #7
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f7fe fffb 	bl	8007bf4 <sx126x_hal_write>
 8008bfe:	4603      	mov	r3, r0
 8008c00:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 15.4
    if( status == SX126X_STATUS_OK )
 8008c02:	7dfb      	ldrb	r3, [r7, #23]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d127      	bne.n	8008c58 <sx126x_set_lora_pkt_params+0xd0>
    {
        uint8_t reg_value = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 8008c0c:	f107 020f 	add.w	r2, r7, #15
 8008c10:	2301      	movs	r3, #1
 8008c12:	f240 7136 	movw	r1, #1846	; 0x736
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f7ff fd34 	bl	8008684 <sx126x_read_register>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 8008c20:	7dfb      	ldrb	r3, [r7, #23]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d118      	bne.n	8008c58 <sx126x_set_lora_pkt_params+0xd0>
        {
            if( params->invert_iq_is_on == true )
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	795b      	ldrb	r3, [r3, #5]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d005      	beq.n	8008c3a <sx126x_set_lora_pkt_params+0xb2>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 8008c2e:	7bfb      	ldrb	r3, [r7, #15]
 8008c30:	f023 0304 	bic.w	r3, r3, #4
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	73fb      	strb	r3, [r7, #15]
 8008c38:	e004      	b.n	8008c44 <sx126x_set_lora_pkt_params+0xbc>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 8008c3a:	7bfb      	ldrb	r3, [r7, #15]
 8008c3c:	f043 0304 	orr.w	r3, r3, #4
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IRQ_POLARITY, &reg_value, 1 );
 8008c44:	f107 020f 	add.w	r2, r7, #15
 8008c48:	2301      	movs	r3, #1
 8008c4a:	f240 7136 	movw	r1, #1846	; 0x736
 8008c4e:	6878      	ldr	r0, [r7, #4]
 8008c50:	f7ff fcee 	bl	8008630 <sx126x_write_register>
 8008c54:	4603      	mov	r3, r0
 8008c56:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 8008c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3718      	adds	r7, #24
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
	...

08008c64 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b086      	sub	sp, #24
 8008c68:	af02      	add	r7, sp, #8
 8008c6a:	6078      	str	r0, [r7, #4]
 8008c6c:	460b      	mov	r3, r1
 8008c6e:	70fb      	strb	r3, [r7, #3]
 8008c70:	4613      	mov	r3, r2
 8008c72:	70bb      	strb	r3, [r7, #2]
    uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = { 0 };
 8008c74:	4b0c      	ldr	r3, [pc, #48]	; (8008ca8 <sx126x_set_buffer_base_address+0x44>)
 8008c76:	881b      	ldrh	r3, [r3, #0]
 8008c78:	81bb      	strh	r3, [r7, #12]
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	73bb      	strb	r3, [r7, #14]

    buf[0] = SX126X_SET_BUFFER_BASE_ADDRESS;
 8008c7e:	238f      	movs	r3, #143	; 0x8f
 8008c80:	733b      	strb	r3, [r7, #12]

    buf[1] = tx_base_address;
 8008c82:	78fb      	ldrb	r3, [r7, #3]
 8008c84:	737b      	strb	r3, [r7, #13]
    buf[2] = rx_base_address;
 8008c86:	78bb      	ldrb	r3, [r7, #2]
 8008c88:	73bb      	strb	r3, [r7, #14]

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 8008c8a:	f107 010c 	add.w	r1, r7, #12
 8008c8e:	2300      	movs	r3, #0
 8008c90:	9300      	str	r3, [sp, #0]
 8008c92:	2300      	movs	r3, #0
 8008c94:	2203      	movs	r2, #3
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f7fe ffac 	bl	8007bf4 <sx126x_hal_write>
 8008c9c:	4603      	mov	r3, r0
}
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	3710      	adds	r7, #16
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}
 8008ca6:	bf00      	nop
 8008ca8:	0801d420 	.word	0x0801d420

08008cac <sx126x_set_lora_symb_nb_timeout>:

sx126x_status_t sx126x_set_lora_symb_nb_timeout( const void* context, const uint8_t nb_of_symbs )
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b088      	sub	sp, #32
 8008cb0:	af02      	add	r7, sp, #8
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	70fb      	strb	r3, [r7, #3]
    uint8_t         buf[SX126X_SIZE_SET_LORA_SYMB_NUM_TIMEOUT] = { 0 };
 8008cb8:	2300      	movs	r3, #0
 8008cba:	823b      	strh	r3, [r7, #16]
    sx126x_status_t status                                     = SX126X_STATUS_ERROR;
 8008cbc:	2303      	movs	r3, #3
 8008cbe:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_SET_LORA_SYMB_NUM_TIMEOUT;
 8008cc0:	23a0      	movs	r3, #160	; 0xa0
 8008cc2:	743b      	strb	r3, [r7, #16]

    buf[1] = nb_of_symbs;
 8008cc4:	78fb      	ldrb	r3, [r7, #3]
 8008cc6:	747b      	strb	r3, [r7, #17]

    status = ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_LORA_SYMB_NUM_TIMEOUT, 0, 0 );
 8008cc8:	f107 0110 	add.w	r1, r7, #16
 8008ccc:	2300      	movs	r3, #0
 8008cce:	9300      	str	r3, [sp, #0]
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f7fe ff8d 	bl	8007bf4 <sx126x_hal_write>
 8008cda:	4603      	mov	r3, r0
 8008cdc:	75fb      	strb	r3, [r7, #23]

    if( ( status == SX126X_STATUS_OK ) && ( nb_of_symbs >= 64 ) )
 8008cde:	7dfb      	ldrb	r3, [r7, #23]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d124      	bne.n	8008d2e <sx126x_set_lora_symb_nb_timeout+0x82>
 8008ce4:	78fb      	ldrb	r3, [r7, #3]
 8008ce6:	2b3f      	cmp	r3, #63	; 0x3f
 8008ce8:	d921      	bls.n	8008d2e <sx126x_set_lora_symb_nb_timeout+0x82>
    {
        uint8_t mant = nb_of_symbs >> 1;
 8008cea:	78fb      	ldrb	r3, [r7, #3]
 8008cec:	085b      	lsrs	r3, r3, #1
 8008cee:	75bb      	strb	r3, [r7, #22]
        uint8_t exp  = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	757b      	strb	r3, [r7, #21]
        uint8_t reg  = 0;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	73fb      	strb	r3, [r7, #15]

        while( mant > 31 )
 8008cf8:	e005      	b.n	8008d06 <sx126x_set_lora_symb_nb_timeout+0x5a>
        {
            mant >>= 2;
 8008cfa:	7dbb      	ldrb	r3, [r7, #22]
 8008cfc:	089b      	lsrs	r3, r3, #2
 8008cfe:	75bb      	strb	r3, [r7, #22]
            exp++;
 8008d00:	7d7b      	ldrb	r3, [r7, #21]
 8008d02:	3301      	adds	r3, #1
 8008d04:	757b      	strb	r3, [r7, #21]
        while( mant > 31 )
 8008d06:	7dbb      	ldrb	r3, [r7, #22]
 8008d08:	2b1f      	cmp	r3, #31
 8008d0a:	d8f6      	bhi.n	8008cfa <sx126x_set_lora_symb_nb_timeout+0x4e>
        }

        reg    = exp + ( mant << 3 );
 8008d0c:	7dbb      	ldrb	r3, [r7, #22]
 8008d0e:	00db      	lsls	r3, r3, #3
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	7d7b      	ldrb	r3, [r7, #21]
 8008d14:	4413      	add	r3, r2
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	73fb      	strb	r3, [r7, #15]
        status = sx126x_write_register( context, SX126X_REG_LR_SYNCH_TIMEOUT, &reg, 1 );
 8008d1a:	f107 020f 	add.w	r2, r7, #15
 8008d1e:	2301      	movs	r3, #1
 8008d20:	f240 7106 	movw	r1, #1798	; 0x706
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f7ff fc83 	bl	8008630 <sx126x_write_register>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	75fb      	strb	r3, [r7, #23]
    }

    return status;
 8008d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3718      	adds	r7, #24
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <sx126x_get_rx_buffer_status>:

    return status;
}

sx126x_status_t sx126x_get_rx_buffer_status( const void* context, sx126x_rx_buffer_status_t* rx_buffer_status )
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b088      	sub	sp, #32
 8008d3c:	af02      	add	r7, sp, #8
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
    uint8_t         buf[SX126X_SIZE_GET_RX_BUFFER_STATUS]               = { 0x00 };
 8008d42:	2300      	movs	r3, #0
 8008d44:	613b      	str	r3, [r7, #16]
    uint8_t         status_local[sizeof( sx126x_rx_buffer_status_t )+1] = { 0x00 };
 8008d46:	4b11      	ldr	r3, [pc, #68]	; (8008d8c <sx126x_get_rx_buffer_status+0x54>)
 8008d48:	881b      	ldrh	r3, [r3, #0]
 8008d4a:	81bb      	strh	r3, [r7, #12]
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	73bb      	strb	r3, [r7, #14]
    sx126x_status_t status                                              = SX126X_STATUS_ERROR;
 8008d50:	2303      	movs	r3, #3
 8008d52:	75fb      	strb	r3, [r7, #23]

    buf[0] = SX126X_GET_RX_BUFFER_STATUS;
 8008d54:	2313      	movs	r3, #19
 8008d56:	743b      	strb	r3, [r7, #16]

    status = ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_RX_BUFFER_STATUS, status_local,
 8008d58:	f107 030c 	add.w	r3, r7, #12
 8008d5c:	f107 0110 	add.w	r1, r7, #16
 8008d60:	2201      	movs	r2, #1
 8008d62:	9200      	str	r2, [sp, #0]
 8008d64:	2204      	movs	r2, #4
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f7fe ff86 	bl	8007c78 <sx126x_hal_read>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	75fb      	strb	r3, [r7, #23]
                                                  SX126X_OFFSET_GET_RX_BUFFER_STATUS );

    if( status == SX126X_STATUS_OK )
 8008d70:	7dfb      	ldrb	r3, [r7, #23]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d105      	bne.n	8008d82 <sx126x_get_rx_buffer_status+0x4a>
    {
        rx_buffer_status->pld_len_in_bytes     = status_local[1];
 8008d76:	7b7a      	ldrb	r2, [r7, #13]
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	701a      	strb	r2, [r3, #0]
        rx_buffer_status->buffer_start_pointer = status_local[2];
 8008d7c:	7bba      	ldrb	r2, [r7, #14]
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	705a      	strb	r2, [r3, #1]
    }

    return (sx126x_status_t) status_local[0];
 8008d82:	7b3b      	ldrb	r3, [r7, #12]
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3718      	adds	r7, #24
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}
 8008d8c:	0801d420 	.word	0x0801d420

08008d90 <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 8008d90:	b480      	push	{r7}
 8008d92:	b085      	sub	sp, #20
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a0f      	ldr	r2, [pc, #60]	; (8008dd8 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 8008d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8008da0:	0b1b      	lsrs	r3, r3, #12
 8008da2:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	f643 5209 	movw	r2, #15625	; 0x3d09
 8008daa:	fb02 f303 	mul.w	r3, r2, r3
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	1ad3      	subs	r3, r2, r3
 8008db2:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	039b      	lsls	r3, r3, #14
 8008dbc:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8008dc0:	3304      	adds	r3, #4
 8008dc2:	4905      	ldr	r1, [pc, #20]	; (8008dd8 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 8008dc4:	fba1 1303 	umull	r1, r3, r1, r3
 8008dc8:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 8008dca:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr
 8008dd8:	431bde83 	.word	0x431bde83

08008ddc <sx126x_convert_timeout_in_ms_to_rtc_step>:

uint32_t sx126x_convert_timeout_in_ms_to_rtc_step( uint32_t timeout_in_ms )
{
 8008ddc:	b480      	push	{r7}
 8008dde:	b083      	sub	sp, #12
 8008de0:	af00      	add	r7, sp, #0
 8008de2:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( timeout_in_ms * ( SX126X_RTC_FREQ_IN_HZ / 1000 ) );
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	019b      	lsls	r3, r3, #6
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008df8:	4b0e      	ldr	r3, [pc, #56]	; (8008e34 <HAL_Init+0x40>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	4a0d      	ldr	r2, [pc, #52]	; (8008e34 <HAL_Init+0x40>)
 8008dfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008e02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008e04:	4b0b      	ldr	r3, [pc, #44]	; (8008e34 <HAL_Init+0x40>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	4a0a      	ldr	r2, [pc, #40]	; (8008e34 <HAL_Init+0x40>)
 8008e0a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008e0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008e10:	4b08      	ldr	r3, [pc, #32]	; (8008e34 <HAL_Init+0x40>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	4a07      	ldr	r2, [pc, #28]	; (8008e34 <HAL_Init+0x40>)
 8008e16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008e1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008e1c:	2003      	movs	r0, #3
 8008e1e:	f000 fd30 	bl	8009882 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008e22:	200f      	movs	r0, #15
 8008e24:	f7fa fb42 	bl	80034ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008e28:	f7fa fb02 	bl	8003430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	bd80      	pop	{r7, pc}
 8008e32:	bf00      	nop
 8008e34:	40023c00 	.word	0x40023c00

08008e38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008e38:	b480      	push	{r7}
 8008e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008e3c:	4b06      	ldr	r3, [pc, #24]	; (8008e58 <HAL_IncTick+0x20>)
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	461a      	mov	r2, r3
 8008e42:	4b06      	ldr	r3, [pc, #24]	; (8008e5c <HAL_IncTick+0x24>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	4413      	add	r3, r2
 8008e48:	4a04      	ldr	r2, [pc, #16]	; (8008e5c <HAL_IncTick+0x24>)
 8008e4a:	6013      	str	r3, [r2, #0]
}
 8008e4c:	bf00      	nop
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	200000d0 	.word	0x200000d0
 8008e5c:	2000cc04 	.word	0x2000cc04

08008e60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008e60:	b480      	push	{r7}
 8008e62:	af00      	add	r7, sp, #0
  return uwTick;
 8008e64:	4b03      	ldr	r3, [pc, #12]	; (8008e74 <HAL_GetTick+0x14>)
 8008e66:	681b      	ldr	r3, [r3, #0]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr
 8008e72:	bf00      	nop
 8008e74:	2000cc04 	.word	0x2000cc04

08008e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b084      	sub	sp, #16
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008e80:	f7ff ffee 	bl	8008e60 <HAL_GetTick>
 8008e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e90:	d005      	beq.n	8008e9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008e92:	4b0a      	ldr	r3, [pc, #40]	; (8008ebc <HAL_Delay+0x44>)
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	461a      	mov	r2, r3
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008e9e:	bf00      	nop
 8008ea0:	f7ff ffde 	bl	8008e60 <HAL_GetTick>
 8008ea4:	4602      	mov	r2, r0
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	1ad3      	subs	r3, r2, r3
 8008eaa:	68fa      	ldr	r2, [r7, #12]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d8f7      	bhi.n	8008ea0 <HAL_Delay+0x28>
  {
  }
}
 8008eb0:	bf00      	nop
 8008eb2:	bf00      	nop
 8008eb4:	3710      	adds	r7, #16
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}
 8008eba:	bf00      	nop
 8008ebc:	200000d0 	.word	0x200000d0

08008ec0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d101      	bne.n	8008ed6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e033      	b.n	8008f3e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d109      	bne.n	8008ef2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7f8 fb06 	bl	80014f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ef6:	f003 0310 	and.w	r3, r3, #16
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d118      	bne.n	8008f30 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f02:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008f06:	f023 0302 	bic.w	r3, r3, #2
 8008f0a:	f043 0202 	orr.w	r2, r3, #2
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f000 fae8 	bl	80094e8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f22:	f023 0303 	bic.w	r3, r3, #3
 8008f26:	f043 0201 	orr.w	r2, r3, #1
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	641a      	str	r2, [r3, #64]	; 0x40
 8008f2e:	e001      	b.n	8008f34 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008f30:	2301      	movs	r3, #1
 8008f32:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2200      	movs	r2, #0
 8008f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3710      	adds	r7, #16
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
	...

08008f48 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8008f50:	2300      	movs	r3, #0
 8008f52:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d101      	bne.n	8008f62 <HAL_ADC_Start+0x1a>
 8008f5e:	2302      	movs	r3, #2
 8008f60:	e0b2      	b.n	80090c8 <HAL_ADC_Start+0x180>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2201      	movs	r2, #1
 8008f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	689b      	ldr	r3, [r3, #8]
 8008f70:	f003 0301 	and.w	r3, r3, #1
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d018      	beq.n	8008faa <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	689a      	ldr	r2, [r3, #8]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f042 0201 	orr.w	r2, r2, #1
 8008f86:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008f88:	4b52      	ldr	r3, [pc, #328]	; (80090d4 <HAL_ADC_Start+0x18c>)
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	4a52      	ldr	r2, [pc, #328]	; (80090d8 <HAL_ADC_Start+0x190>)
 8008f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f92:	0c9a      	lsrs	r2, r3, #18
 8008f94:	4613      	mov	r3, r2
 8008f96:	005b      	lsls	r3, r3, #1
 8008f98:	4413      	add	r3, r2
 8008f9a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8008f9c:	e002      	b.n	8008fa4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d1f9      	bne.n	8008f9e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	689b      	ldr	r3, [r3, #8]
 8008fb0:	f003 0301 	and.w	r3, r3, #1
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	d17a      	bne.n	80090ae <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fbc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008fc0:	f023 0301 	bic.w	r3, r3, #1
 8008fc4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d007      	beq.n	8008fea <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fde:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008fe2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008ff2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ff6:	d106      	bne.n	8009006 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ffc:	f023 0206 	bic.w	r2, r3, #6
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	645a      	str	r2, [r3, #68]	; 0x44
 8009004:	e002      	b.n	800900c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2200      	movs	r2, #0
 800900a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009014:	4b31      	ldr	r3, [pc, #196]	; (80090dc <HAL_ADC_Start+0x194>)
 8009016:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8009020:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	f003 031f 	and.w	r3, r3, #31
 800902a:	2b00      	cmp	r3, #0
 800902c:	d12a      	bne.n	8009084 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	4a2b      	ldr	r2, [pc, #172]	; (80090e0 <HAL_ADC_Start+0x198>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d015      	beq.n	8009064 <HAL_ADC_Start+0x11c>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	4a29      	ldr	r2, [pc, #164]	; (80090e4 <HAL_ADC_Start+0x19c>)
 800903e:	4293      	cmp	r3, r2
 8009040:	d105      	bne.n	800904e <HAL_ADC_Start+0x106>
 8009042:	4b26      	ldr	r3, [pc, #152]	; (80090dc <HAL_ADC_Start+0x194>)
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	f003 031f 	and.w	r3, r3, #31
 800904a:	2b00      	cmp	r3, #0
 800904c:	d00a      	beq.n	8009064 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a25      	ldr	r2, [pc, #148]	; (80090e8 <HAL_ADC_Start+0x1a0>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d136      	bne.n	80090c6 <HAL_ADC_Start+0x17e>
 8009058:	4b20      	ldr	r3, [pc, #128]	; (80090dc <HAL_ADC_Start+0x194>)
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	f003 0310 	and.w	r3, r3, #16
 8009060:	2b00      	cmp	r3, #0
 8009062:	d130      	bne.n	80090c6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800906e:	2b00      	cmp	r3, #0
 8009070:	d129      	bne.n	80090c6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	689a      	ldr	r2, [r3, #8]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009080:	609a      	str	r2, [r3, #8]
 8009082:	e020      	b.n	80090c6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4a15      	ldr	r2, [pc, #84]	; (80090e0 <HAL_ADC_Start+0x198>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d11b      	bne.n	80090c6 <HAL_ADC_Start+0x17e>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	689b      	ldr	r3, [r3, #8]
 8009094:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009098:	2b00      	cmp	r3, #0
 800909a:	d114      	bne.n	80090c6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	689a      	ldr	r2, [r3, #8]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80090aa:	609a      	str	r2, [r3, #8]
 80090ac:	e00b      	b.n	80090c6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090b2:	f043 0210 	orr.w	r2, r3, #16
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090be:	f043 0201 	orr.w	r2, r3, #1
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80090c6:	2300      	movs	r3, #0
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3714      	adds	r7, #20
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	20000088 	.word	0x20000088
 80090d8:	431bde83 	.word	0x431bde83
 80090dc:	40012300 	.word	0x40012300
 80090e0:	40012000 	.word	0x40012000
 80090e4:	40012100 	.word	0x40012100
 80090e8:	40012200 	.word	0x40012200

080090ec <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b083      	sub	sp, #12
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d101      	bne.n	8009102 <HAL_ADC_Stop+0x16>
 80090fe:	2302      	movs	r3, #2
 8009100:	e021      	b.n	8009146 <HAL_ADC_Stop+0x5a>
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2201      	movs	r2, #1
 8009106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	689a      	ldr	r2, [r3, #8]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	f022 0201 	bic.w	r2, r2, #1
 8009118:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	f003 0301 	and.w	r3, r3, #1
 8009124:	2b00      	cmp	r3, #0
 8009126:	d109      	bne.n	800913c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800912c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8009130:	f023 0301 	bic.w	r3, r3, #1
 8009134:	f043 0201 	orr.w	r2, r3, #1
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2200      	movs	r2, #0
 8009140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	370c      	adds	r7, #12
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
 800915a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800915c:	2300      	movs	r3, #0
 800915e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800916a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800916e:	d113      	bne.n	8009198 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800917a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800917e:	d10b      	bne.n	8009198 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009184:	f043 0220 	orr.w	r2, r3, #32
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8009194:	2301      	movs	r3, #1
 8009196:	e063      	b.n	8009260 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8009198:	f7ff fe62 	bl	8008e60 <HAL_GetTick>
 800919c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800919e:	e021      	b.n	80091e4 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a6:	d01d      	beq.n	80091e4 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d007      	beq.n	80091be <HAL_ADC_PollForConversion+0x6c>
 80091ae:	f7ff fe57 	bl	8008e60 <HAL_GetTick>
 80091b2:	4602      	mov	r2, r0
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	1ad3      	subs	r3, r2, r3
 80091b8:	683a      	ldr	r2, [r7, #0]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d212      	bcs.n	80091e4 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f003 0302 	and.w	r3, r3, #2
 80091c8:	2b02      	cmp	r3, #2
 80091ca:	d00b      	beq.n	80091e4 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d0:	f043 0204 	orr.w	r2, r3, #4
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80091e0:	2303      	movs	r3, #3
 80091e2:	e03d      	b.n	8009260 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	f003 0302 	and.w	r3, r3, #2
 80091ee:	2b02      	cmp	r3, #2
 80091f0:	d1d6      	bne.n	80091a0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f06f 0212 	mvn.w	r2, #18
 80091fa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009200:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009212:	2b00      	cmp	r3, #0
 8009214:	d123      	bne.n	800925e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800921a:	2b00      	cmp	r3, #0
 800921c:	d11f      	bne.n	800925e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009224:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8009228:	2b00      	cmp	r3, #0
 800922a:	d006      	beq.n	800923a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8009236:	2b00      	cmp	r3, #0
 8009238:	d111      	bne.n	800925e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800923e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800924a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800924e:	2b00      	cmp	r3, #0
 8009250:	d105      	bne.n	800925e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009256:	f043 0201 	orr.w	r2, r3, #1
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3710      	adds	r7, #16
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8009276:	4618      	mov	r0, r3
 8009278:	370c      	adds	r7, #12
 800927a:	46bd      	mov	sp, r7
 800927c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009280:	4770      	bx	lr
	...

08009284 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8009284:	b480      	push	{r7}
 8009286:	b085      	sub	sp, #20
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800928e:	2300      	movs	r3, #0
 8009290:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009298:	2b01      	cmp	r3, #1
 800929a:	d101      	bne.n	80092a0 <HAL_ADC_ConfigChannel+0x1c>
 800929c:	2302      	movs	r3, #2
 800929e:	e113      	b.n	80094c8 <HAL_ADC_ConfigChannel+0x244>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2201      	movs	r2, #1
 80092a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	2b09      	cmp	r3, #9
 80092ae:	d925      	bls.n	80092fc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	68d9      	ldr	r1, [r3, #12]
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	b29b      	uxth	r3, r3
 80092bc:	461a      	mov	r2, r3
 80092be:	4613      	mov	r3, r2
 80092c0:	005b      	lsls	r3, r3, #1
 80092c2:	4413      	add	r3, r2
 80092c4:	3b1e      	subs	r3, #30
 80092c6:	2207      	movs	r2, #7
 80092c8:	fa02 f303 	lsl.w	r3, r2, r3
 80092cc:	43da      	mvns	r2, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	400a      	ands	r2, r1
 80092d4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68d9      	ldr	r1, [r3, #12]
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	689a      	ldr	r2, [r3, #8]
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	4618      	mov	r0, r3
 80092e8:	4603      	mov	r3, r0
 80092ea:	005b      	lsls	r3, r3, #1
 80092ec:	4403      	add	r3, r0
 80092ee:	3b1e      	subs	r3, #30
 80092f0:	409a      	lsls	r2, r3
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	430a      	orrs	r2, r1
 80092f8:	60da      	str	r2, [r3, #12]
 80092fa:	e022      	b.n	8009342 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6919      	ldr	r1, [r3, #16]
 8009302:	683b      	ldr	r3, [r7, #0]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	b29b      	uxth	r3, r3
 8009308:	461a      	mov	r2, r3
 800930a:	4613      	mov	r3, r2
 800930c:	005b      	lsls	r3, r3, #1
 800930e:	4413      	add	r3, r2
 8009310:	2207      	movs	r2, #7
 8009312:	fa02 f303 	lsl.w	r3, r2, r3
 8009316:	43da      	mvns	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	400a      	ands	r2, r1
 800931e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	6919      	ldr	r1, [r3, #16]
 8009326:	683b      	ldr	r3, [r7, #0]
 8009328:	689a      	ldr	r2, [r3, #8]
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	b29b      	uxth	r3, r3
 8009330:	4618      	mov	r0, r3
 8009332:	4603      	mov	r3, r0
 8009334:	005b      	lsls	r3, r3, #1
 8009336:	4403      	add	r3, r0
 8009338:	409a      	lsls	r2, r3
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	430a      	orrs	r2, r1
 8009340:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	2b06      	cmp	r3, #6
 8009348:	d824      	bhi.n	8009394 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	685a      	ldr	r2, [r3, #4]
 8009354:	4613      	mov	r3, r2
 8009356:	009b      	lsls	r3, r3, #2
 8009358:	4413      	add	r3, r2
 800935a:	3b05      	subs	r3, #5
 800935c:	221f      	movs	r2, #31
 800935e:	fa02 f303 	lsl.w	r3, r2, r3
 8009362:	43da      	mvns	r2, r3
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	400a      	ands	r2, r1
 800936a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	b29b      	uxth	r3, r3
 8009378:	4618      	mov	r0, r3
 800937a:	683b      	ldr	r3, [r7, #0]
 800937c:	685a      	ldr	r2, [r3, #4]
 800937e:	4613      	mov	r3, r2
 8009380:	009b      	lsls	r3, r3, #2
 8009382:	4413      	add	r3, r2
 8009384:	3b05      	subs	r3, #5
 8009386:	fa00 f203 	lsl.w	r2, r0, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	430a      	orrs	r2, r1
 8009390:	635a      	str	r2, [r3, #52]	; 0x34
 8009392:	e04c      	b.n	800942e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	2b0c      	cmp	r3, #12
 800939a:	d824      	bhi.n	80093e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	685a      	ldr	r2, [r3, #4]
 80093a6:	4613      	mov	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4413      	add	r3, r2
 80093ac:	3b23      	subs	r3, #35	; 0x23
 80093ae:	221f      	movs	r2, #31
 80093b0:	fa02 f303 	lsl.w	r3, r2, r3
 80093b4:	43da      	mvns	r2, r3
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	400a      	ands	r2, r1
 80093bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	b29b      	uxth	r3, r3
 80093ca:	4618      	mov	r0, r3
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	685a      	ldr	r2, [r3, #4]
 80093d0:	4613      	mov	r3, r2
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4413      	add	r3, r2
 80093d6:	3b23      	subs	r3, #35	; 0x23
 80093d8:	fa00 f203 	lsl.w	r2, r0, r3
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	430a      	orrs	r2, r1
 80093e2:	631a      	str	r2, [r3, #48]	; 0x30
 80093e4:	e023      	b.n	800942e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	685a      	ldr	r2, [r3, #4]
 80093f0:	4613      	mov	r3, r2
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	4413      	add	r3, r2
 80093f6:	3b41      	subs	r3, #65	; 0x41
 80093f8:	221f      	movs	r2, #31
 80093fa:	fa02 f303 	lsl.w	r3, r2, r3
 80093fe:	43da      	mvns	r2, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	400a      	ands	r2, r1
 8009406:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	b29b      	uxth	r3, r3
 8009414:	4618      	mov	r0, r3
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	685a      	ldr	r2, [r3, #4]
 800941a:	4613      	mov	r3, r2
 800941c:	009b      	lsls	r3, r3, #2
 800941e:	4413      	add	r3, r2
 8009420:	3b41      	subs	r3, #65	; 0x41
 8009422:	fa00 f203 	lsl.w	r2, r0, r3
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	430a      	orrs	r2, r1
 800942c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800942e:	4b29      	ldr	r3, [pc, #164]	; (80094d4 <HAL_ADC_ConfigChannel+0x250>)
 8009430:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a28      	ldr	r2, [pc, #160]	; (80094d8 <HAL_ADC_ConfigChannel+0x254>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d10f      	bne.n	800945c <HAL_ADC_ConfigChannel+0x1d8>
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2b12      	cmp	r3, #18
 8009442:	d10b      	bne.n	800945c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	685b      	ldr	r3, [r3, #4]
 8009448:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	685b      	ldr	r3, [r3, #4]
 8009454:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	4a1d      	ldr	r2, [pc, #116]	; (80094d8 <HAL_ADC_ConfigChannel+0x254>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d12b      	bne.n	80094be <HAL_ADC_ConfigChannel+0x23a>
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	4a1c      	ldr	r2, [pc, #112]	; (80094dc <HAL_ADC_ConfigChannel+0x258>)
 800946c:	4293      	cmp	r3, r2
 800946e:	d003      	beq.n	8009478 <HAL_ADC_ConfigChannel+0x1f4>
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2b11      	cmp	r3, #17
 8009476:	d122      	bne.n	80094be <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a11      	ldr	r2, [pc, #68]	; (80094dc <HAL_ADC_ConfigChannel+0x258>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d111      	bne.n	80094be <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800949a:	4b11      	ldr	r3, [pc, #68]	; (80094e0 <HAL_ADC_ConfigChannel+0x25c>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a11      	ldr	r2, [pc, #68]	; (80094e4 <HAL_ADC_ConfigChannel+0x260>)
 80094a0:	fba2 2303 	umull	r2, r3, r2, r3
 80094a4:	0c9a      	lsrs	r2, r3, #18
 80094a6:	4613      	mov	r3, r2
 80094a8:	009b      	lsls	r3, r3, #2
 80094aa:	4413      	add	r3, r2
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80094b0:	e002      	b.n	80094b8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	3b01      	subs	r3, #1
 80094b6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d1f9      	bne.n	80094b2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3714      	adds	r7, #20
 80094cc:	46bd      	mov	sp, r7
 80094ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d2:	4770      	bx	lr
 80094d4:	40012300 	.word	0x40012300
 80094d8:	40012000 	.word	0x40012000
 80094dc:	10000012 	.word	0x10000012
 80094e0:	20000088 	.word	0x20000088
 80094e4:	431bde83 	.word	0x431bde83

080094e8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80094e8:	b480      	push	{r7}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80094f0:	4b79      	ldr	r3, [pc, #484]	; (80096d8 <ADC_Init+0x1f0>)
 80094f2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	685a      	ldr	r2, [r3, #4]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	685b      	ldr	r3, [r3, #4]
 8009508:	431a      	orrs	r2, r3
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	685a      	ldr	r2, [r3, #4]
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800951c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	6859      	ldr	r1, [r3, #4]
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	691b      	ldr	r3, [r3, #16]
 8009528:	021a      	lsls	r2, r3, #8
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	430a      	orrs	r2, r1
 8009530:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	685a      	ldr	r2, [r3, #4]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8009540:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	6859      	ldr	r1, [r3, #4]
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	689a      	ldr	r2, [r3, #8]
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	430a      	orrs	r2, r1
 8009552:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	689a      	ldr	r2, [r3, #8]
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009562:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	6899      	ldr	r1, [r3, #8]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	68da      	ldr	r2, [r3, #12]
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	430a      	orrs	r2, r1
 8009574:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800957a:	4a58      	ldr	r2, [pc, #352]	; (80096dc <ADC_Init+0x1f4>)
 800957c:	4293      	cmp	r3, r2
 800957e:	d022      	beq.n	80095c6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	689a      	ldr	r2, [r3, #8]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800958e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6899      	ldr	r1, [r3, #8]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	430a      	orrs	r2, r1
 80095a0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	689a      	ldr	r2, [r3, #8]
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80095b0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	6899      	ldr	r1, [r3, #8]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	430a      	orrs	r2, r1
 80095c2:	609a      	str	r2, [r3, #8]
 80095c4:	e00f      	b.n	80095e6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	689a      	ldr	r2, [r3, #8]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80095d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	689a      	ldr	r2, [r3, #8]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80095e4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	689a      	ldr	r2, [r3, #8]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f022 0202 	bic.w	r2, r2, #2
 80095f4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	6899      	ldr	r1, [r3, #8]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	7e1b      	ldrb	r3, [r3, #24]
 8009600:	005a      	lsls	r2, r3, #1
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	430a      	orrs	r2, r1
 8009608:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d01b      	beq.n	800964c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	685a      	ldr	r2, [r3, #4]
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009622:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	685a      	ldr	r2, [r3, #4]
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8009632:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	6859      	ldr	r1, [r3, #4]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800963e:	3b01      	subs	r3, #1
 8009640:	035a      	lsls	r2, r3, #13
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	430a      	orrs	r2, r1
 8009648:	605a      	str	r2, [r3, #4]
 800964a:	e007      	b.n	800965c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685a      	ldr	r2, [r3, #4]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800965a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800966a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	69db      	ldr	r3, [r3, #28]
 8009676:	3b01      	subs	r3, #1
 8009678:	051a      	lsls	r2, r3, #20
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	430a      	orrs	r2, r1
 8009680:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	689a      	ldr	r2, [r3, #8]
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009690:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	6899      	ldr	r1, [r3, #8]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800969e:	025a      	lsls	r2, r3, #9
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	430a      	orrs	r2, r1
 80096a6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	689a      	ldr	r2, [r3, #8]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096b6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	6899      	ldr	r1, [r3, #8]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	695b      	ldr	r3, [r3, #20]
 80096c2:	029a      	lsls	r2, r3, #10
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	430a      	orrs	r2, r1
 80096ca:	609a      	str	r2, [r3, #8]
}
 80096cc:	bf00      	nop
 80096ce:	3714      	adds	r7, #20
 80096d0:	46bd      	mov	sp, r7
 80096d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d6:	4770      	bx	lr
 80096d8:	40012300 	.word	0x40012300
 80096dc:	0f000001 	.word	0x0f000001

080096e0 <__NVIC_SetPriorityGrouping>:
{
 80096e0:	b480      	push	{r7}
 80096e2:	b085      	sub	sp, #20
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f003 0307 	and.w	r3, r3, #7
 80096ee:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80096f0:	4b0c      	ldr	r3, [pc, #48]	; (8009724 <__NVIC_SetPriorityGrouping+0x44>)
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80096f6:	68ba      	ldr	r2, [r7, #8]
 80096f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80096fc:	4013      	ands	r3, r2
 80096fe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800970c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009712:	4a04      	ldr	r2, [pc, #16]	; (8009724 <__NVIC_SetPriorityGrouping+0x44>)
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	60d3      	str	r3, [r2, #12]
}
 8009718:	bf00      	nop
 800971a:	3714      	adds	r7, #20
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr
 8009724:	e000ed00 	.word	0xe000ed00

08009728 <__NVIC_GetPriorityGrouping>:
{
 8009728:	b480      	push	{r7}
 800972a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800972c:	4b04      	ldr	r3, [pc, #16]	; (8009740 <__NVIC_GetPriorityGrouping+0x18>)
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	0a1b      	lsrs	r3, r3, #8
 8009732:	f003 0307 	and.w	r3, r3, #7
}
 8009736:	4618      	mov	r0, r3
 8009738:	46bd      	mov	sp, r7
 800973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973e:	4770      	bx	lr
 8009740:	e000ed00 	.word	0xe000ed00

08009744 <__NVIC_EnableIRQ>:
{
 8009744:	b480      	push	{r7}
 8009746:	b083      	sub	sp, #12
 8009748:	af00      	add	r7, sp, #0
 800974a:	4603      	mov	r3, r0
 800974c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800974e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009752:	2b00      	cmp	r3, #0
 8009754:	db0b      	blt.n	800976e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009756:	79fb      	ldrb	r3, [r7, #7]
 8009758:	f003 021f 	and.w	r2, r3, #31
 800975c:	4907      	ldr	r1, [pc, #28]	; (800977c <__NVIC_EnableIRQ+0x38>)
 800975e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009762:	095b      	lsrs	r3, r3, #5
 8009764:	2001      	movs	r0, #1
 8009766:	fa00 f202 	lsl.w	r2, r0, r2
 800976a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800976e:	bf00      	nop
 8009770:	370c      	adds	r7, #12
 8009772:	46bd      	mov	sp, r7
 8009774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009778:	4770      	bx	lr
 800977a:	bf00      	nop
 800977c:	e000e100 	.word	0xe000e100

08009780 <__NVIC_DisableIRQ>:
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	4603      	mov	r3, r0
 8009788:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800978a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800978e:	2b00      	cmp	r3, #0
 8009790:	db12      	blt.n	80097b8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009792:	79fb      	ldrb	r3, [r7, #7]
 8009794:	f003 021f 	and.w	r2, r3, #31
 8009798:	490a      	ldr	r1, [pc, #40]	; (80097c4 <__NVIC_DisableIRQ+0x44>)
 800979a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800979e:	095b      	lsrs	r3, r3, #5
 80097a0:	2001      	movs	r0, #1
 80097a2:	fa00 f202 	lsl.w	r2, r0, r2
 80097a6:	3320      	adds	r3, #32
 80097a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80097ac:	f3bf 8f4f 	dsb	sy
}
 80097b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80097b2:	f3bf 8f6f 	isb	sy
}
 80097b6:	bf00      	nop
}
 80097b8:	bf00      	nop
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr
 80097c4:	e000e100 	.word	0xe000e100

080097c8 <__NVIC_SetPriority>:
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	4603      	mov	r3, r0
 80097d0:	6039      	str	r1, [r7, #0]
 80097d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80097d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	db0a      	blt.n	80097f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	b2da      	uxtb	r2, r3
 80097e0:	490c      	ldr	r1, [pc, #48]	; (8009814 <__NVIC_SetPriority+0x4c>)
 80097e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097e6:	0112      	lsls	r2, r2, #4
 80097e8:	b2d2      	uxtb	r2, r2
 80097ea:	440b      	add	r3, r1
 80097ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80097f0:	e00a      	b.n	8009808 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	b2da      	uxtb	r2, r3
 80097f6:	4908      	ldr	r1, [pc, #32]	; (8009818 <__NVIC_SetPriority+0x50>)
 80097f8:	79fb      	ldrb	r3, [r7, #7]
 80097fa:	f003 030f 	and.w	r3, r3, #15
 80097fe:	3b04      	subs	r3, #4
 8009800:	0112      	lsls	r2, r2, #4
 8009802:	b2d2      	uxtb	r2, r2
 8009804:	440b      	add	r3, r1
 8009806:	761a      	strb	r2, [r3, #24]
}
 8009808:	bf00      	nop
 800980a:	370c      	adds	r7, #12
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr
 8009814:	e000e100 	.word	0xe000e100
 8009818:	e000ed00 	.word	0xe000ed00

0800981c <NVIC_EncodePriority>:
{
 800981c:	b480      	push	{r7}
 800981e:	b089      	sub	sp, #36	; 0x24
 8009820:	af00      	add	r7, sp, #0
 8009822:	60f8      	str	r0, [r7, #12]
 8009824:	60b9      	str	r1, [r7, #8]
 8009826:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	f003 0307 	and.w	r3, r3, #7
 800982e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009830:	69fb      	ldr	r3, [r7, #28]
 8009832:	f1c3 0307 	rsb	r3, r3, #7
 8009836:	2b04      	cmp	r3, #4
 8009838:	bf28      	it	cs
 800983a:	2304      	movcs	r3, #4
 800983c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800983e:	69fb      	ldr	r3, [r7, #28]
 8009840:	3304      	adds	r3, #4
 8009842:	2b06      	cmp	r3, #6
 8009844:	d902      	bls.n	800984c <NVIC_EncodePriority+0x30>
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	3b03      	subs	r3, #3
 800984a:	e000      	b.n	800984e <NVIC_EncodePriority+0x32>
 800984c:	2300      	movs	r3, #0
 800984e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009850:	f04f 32ff 	mov.w	r2, #4294967295
 8009854:	69bb      	ldr	r3, [r7, #24]
 8009856:	fa02 f303 	lsl.w	r3, r2, r3
 800985a:	43da      	mvns	r2, r3
 800985c:	68bb      	ldr	r3, [r7, #8]
 800985e:	401a      	ands	r2, r3
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009864:	f04f 31ff 	mov.w	r1, #4294967295
 8009868:	697b      	ldr	r3, [r7, #20]
 800986a:	fa01 f303 	lsl.w	r3, r1, r3
 800986e:	43d9      	mvns	r1, r3
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009874:	4313      	orrs	r3, r2
}
 8009876:	4618      	mov	r0, r3
 8009878:	3724      	adds	r7, #36	; 0x24
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr

08009882 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009882:	b580      	push	{r7, lr}
 8009884:	b082      	sub	sp, #8
 8009886:	af00      	add	r7, sp, #0
 8009888:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f7ff ff28 	bl	80096e0 <__NVIC_SetPriorityGrouping>
}
 8009890:	bf00      	nop
 8009892:	3708      	adds	r7, #8
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009898:	b580      	push	{r7, lr}
 800989a:	b086      	sub	sp, #24
 800989c:	af00      	add	r7, sp, #0
 800989e:	4603      	mov	r3, r0
 80098a0:	60b9      	str	r1, [r7, #8]
 80098a2:	607a      	str	r2, [r7, #4]
 80098a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80098a6:	2300      	movs	r3, #0
 80098a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80098aa:	f7ff ff3d 	bl	8009728 <__NVIC_GetPriorityGrouping>
 80098ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	68b9      	ldr	r1, [r7, #8]
 80098b4:	6978      	ldr	r0, [r7, #20]
 80098b6:	f7ff ffb1 	bl	800981c <NVIC_EncodePriority>
 80098ba:	4602      	mov	r2, r0
 80098bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80098c0:	4611      	mov	r1, r2
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7ff ff80 	bl	80097c8 <__NVIC_SetPriority>
}
 80098c8:	bf00      	nop
 80098ca:	3718      	adds	r7, #24
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}

080098d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b082      	sub	sp, #8
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	4603      	mov	r3, r0
 80098d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80098da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098de:	4618      	mov	r0, r3
 80098e0:	f7ff ff30 	bl	8009744 <__NVIC_EnableIRQ>
}
 80098e4:	bf00      	nop
 80098e6:	3708      	adds	r7, #8
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b082      	sub	sp, #8
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	4603      	mov	r3, r0
 80098f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80098f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7ff ff40 	bl	8009780 <__NVIC_DisableIRQ>
}
 8009900:	bf00      	nop
 8009902:	3708      	adds	r7, #8
 8009904:	46bd      	mov	sp, r7
 8009906:	bd80      	pop	{r7, pc}

08009908 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009908:	b480      	push	{r7}
 800990a:	b089      	sub	sp, #36	; 0x24
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009912:	2300      	movs	r3, #0
 8009914:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009916:	2300      	movs	r3, #0
 8009918:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800991a:	2300      	movs	r3, #0
 800991c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800991e:	2300      	movs	r3, #0
 8009920:	61fb      	str	r3, [r7, #28]
 8009922:	e177      	b.n	8009c14 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009924:	2201      	movs	r2, #1
 8009926:	69fb      	ldr	r3, [r7, #28]
 8009928:	fa02 f303 	lsl.w	r3, r2, r3
 800992c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	697a      	ldr	r2, [r7, #20]
 8009934:	4013      	ands	r3, r2
 8009936:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009938:	693a      	ldr	r2, [r7, #16]
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	429a      	cmp	r2, r3
 800993e:	f040 8166 	bne.w	8009c0e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	f003 0303 	and.w	r3, r3, #3
 800994a:	2b01      	cmp	r3, #1
 800994c:	d005      	beq.n	800995a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009956:	2b02      	cmp	r3, #2
 8009958:	d130      	bne.n	80099bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	005b      	lsls	r3, r3, #1
 8009964:	2203      	movs	r2, #3
 8009966:	fa02 f303 	lsl.w	r3, r2, r3
 800996a:	43db      	mvns	r3, r3
 800996c:	69ba      	ldr	r2, [r7, #24]
 800996e:	4013      	ands	r3, r2
 8009970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	68da      	ldr	r2, [r3, #12]
 8009976:	69fb      	ldr	r3, [r7, #28]
 8009978:	005b      	lsls	r3, r3, #1
 800997a:	fa02 f303 	lsl.w	r3, r2, r3
 800997e:	69ba      	ldr	r2, [r7, #24]
 8009980:	4313      	orrs	r3, r2
 8009982:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	69ba      	ldr	r2, [r7, #24]
 8009988:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	685b      	ldr	r3, [r3, #4]
 800998e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009990:	2201      	movs	r2, #1
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	fa02 f303 	lsl.w	r3, r2, r3
 8009998:	43db      	mvns	r3, r3
 800999a:	69ba      	ldr	r2, [r7, #24]
 800999c:	4013      	ands	r3, r2
 800999e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	685b      	ldr	r3, [r3, #4]
 80099a4:	091b      	lsrs	r3, r3, #4
 80099a6:	f003 0201 	and.w	r2, r3, #1
 80099aa:	69fb      	ldr	r3, [r7, #28]
 80099ac:	fa02 f303 	lsl.w	r3, r2, r3
 80099b0:	69ba      	ldr	r2, [r7, #24]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	69ba      	ldr	r2, [r7, #24]
 80099ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	f003 0303 	and.w	r3, r3, #3
 80099c4:	2b03      	cmp	r3, #3
 80099c6:	d017      	beq.n	80099f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	005b      	lsls	r3, r3, #1
 80099d2:	2203      	movs	r2, #3
 80099d4:	fa02 f303 	lsl.w	r3, r2, r3
 80099d8:	43db      	mvns	r3, r3
 80099da:	69ba      	ldr	r2, [r7, #24]
 80099dc:	4013      	ands	r3, r2
 80099de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	689a      	ldr	r2, [r3, #8]
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	005b      	lsls	r3, r3, #1
 80099e8:	fa02 f303 	lsl.w	r3, r2, r3
 80099ec:	69ba      	ldr	r2, [r7, #24]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	685b      	ldr	r3, [r3, #4]
 80099fc:	f003 0303 	and.w	r3, r3, #3
 8009a00:	2b02      	cmp	r3, #2
 8009a02:	d123      	bne.n	8009a4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	08da      	lsrs	r2, r3, #3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	3208      	adds	r2, #8
 8009a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	f003 0307 	and.w	r3, r3, #7
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	220f      	movs	r2, #15
 8009a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8009a20:	43db      	mvns	r3, r3
 8009a22:	69ba      	ldr	r2, [r7, #24]
 8009a24:	4013      	ands	r3, r2
 8009a26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	691a      	ldr	r2, [r3, #16]
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	f003 0307 	and.w	r3, r3, #7
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	fa02 f303 	lsl.w	r3, r2, r3
 8009a38:	69ba      	ldr	r2, [r7, #24]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009a3e:	69fb      	ldr	r3, [r7, #28]
 8009a40:	08da      	lsrs	r2, r3, #3
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	3208      	adds	r2, #8
 8009a46:	69b9      	ldr	r1, [r7, #24]
 8009a48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009a52:	69fb      	ldr	r3, [r7, #28]
 8009a54:	005b      	lsls	r3, r3, #1
 8009a56:	2203      	movs	r2, #3
 8009a58:	fa02 f303 	lsl.w	r3, r2, r3
 8009a5c:	43db      	mvns	r3, r3
 8009a5e:	69ba      	ldr	r2, [r7, #24]
 8009a60:	4013      	ands	r3, r2
 8009a62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	f003 0203 	and.w	r2, r3, #3
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	005b      	lsls	r3, r3, #1
 8009a70:	fa02 f303 	lsl.w	r3, r2, r3
 8009a74:	69ba      	ldr	r2, [r7, #24]
 8009a76:	4313      	orrs	r3, r2
 8009a78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	69ba      	ldr	r2, [r7, #24]
 8009a7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	685b      	ldr	r3, [r3, #4]
 8009a84:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f000 80c0 	beq.w	8009c0e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009a8e:	2300      	movs	r3, #0
 8009a90:	60fb      	str	r3, [r7, #12]
 8009a92:	4b66      	ldr	r3, [pc, #408]	; (8009c2c <HAL_GPIO_Init+0x324>)
 8009a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a96:	4a65      	ldr	r2, [pc, #404]	; (8009c2c <HAL_GPIO_Init+0x324>)
 8009a98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009a9c:	6453      	str	r3, [r2, #68]	; 0x44
 8009a9e:	4b63      	ldr	r3, [pc, #396]	; (8009c2c <HAL_GPIO_Init+0x324>)
 8009aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009aa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009aa6:	60fb      	str	r3, [r7, #12]
 8009aa8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009aaa:	4a61      	ldr	r2, [pc, #388]	; (8009c30 <HAL_GPIO_Init+0x328>)
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	089b      	lsrs	r3, r3, #2
 8009ab0:	3302      	adds	r3, #2
 8009ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ab6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	f003 0303 	and.w	r3, r3, #3
 8009abe:	009b      	lsls	r3, r3, #2
 8009ac0:	220f      	movs	r2, #15
 8009ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8009ac6:	43db      	mvns	r3, r3
 8009ac8:	69ba      	ldr	r2, [r7, #24]
 8009aca:	4013      	ands	r3, r2
 8009acc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	4a58      	ldr	r2, [pc, #352]	; (8009c34 <HAL_GPIO_Init+0x32c>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d037      	beq.n	8009b46 <HAL_GPIO_Init+0x23e>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	4a57      	ldr	r2, [pc, #348]	; (8009c38 <HAL_GPIO_Init+0x330>)
 8009ada:	4293      	cmp	r3, r2
 8009adc:	d031      	beq.n	8009b42 <HAL_GPIO_Init+0x23a>
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4a56      	ldr	r2, [pc, #344]	; (8009c3c <HAL_GPIO_Init+0x334>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d02b      	beq.n	8009b3e <HAL_GPIO_Init+0x236>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	4a55      	ldr	r2, [pc, #340]	; (8009c40 <HAL_GPIO_Init+0x338>)
 8009aea:	4293      	cmp	r3, r2
 8009aec:	d025      	beq.n	8009b3a <HAL_GPIO_Init+0x232>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	4a54      	ldr	r2, [pc, #336]	; (8009c44 <HAL_GPIO_Init+0x33c>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d01f      	beq.n	8009b36 <HAL_GPIO_Init+0x22e>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	4a53      	ldr	r2, [pc, #332]	; (8009c48 <HAL_GPIO_Init+0x340>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d019      	beq.n	8009b32 <HAL_GPIO_Init+0x22a>
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	4a52      	ldr	r2, [pc, #328]	; (8009c4c <HAL_GPIO_Init+0x344>)
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d013      	beq.n	8009b2e <HAL_GPIO_Init+0x226>
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	4a51      	ldr	r2, [pc, #324]	; (8009c50 <HAL_GPIO_Init+0x348>)
 8009b0a:	4293      	cmp	r3, r2
 8009b0c:	d00d      	beq.n	8009b2a <HAL_GPIO_Init+0x222>
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	4a50      	ldr	r2, [pc, #320]	; (8009c54 <HAL_GPIO_Init+0x34c>)
 8009b12:	4293      	cmp	r3, r2
 8009b14:	d007      	beq.n	8009b26 <HAL_GPIO_Init+0x21e>
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	4a4f      	ldr	r2, [pc, #316]	; (8009c58 <HAL_GPIO_Init+0x350>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d101      	bne.n	8009b22 <HAL_GPIO_Init+0x21a>
 8009b1e:	2309      	movs	r3, #9
 8009b20:	e012      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b22:	230a      	movs	r3, #10
 8009b24:	e010      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b26:	2308      	movs	r3, #8
 8009b28:	e00e      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b2a:	2307      	movs	r3, #7
 8009b2c:	e00c      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b2e:	2306      	movs	r3, #6
 8009b30:	e00a      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b32:	2305      	movs	r3, #5
 8009b34:	e008      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b36:	2304      	movs	r3, #4
 8009b38:	e006      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b3a:	2303      	movs	r3, #3
 8009b3c:	e004      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b3e:	2302      	movs	r3, #2
 8009b40:	e002      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b42:	2301      	movs	r3, #1
 8009b44:	e000      	b.n	8009b48 <HAL_GPIO_Init+0x240>
 8009b46:	2300      	movs	r3, #0
 8009b48:	69fa      	ldr	r2, [r7, #28]
 8009b4a:	f002 0203 	and.w	r2, r2, #3
 8009b4e:	0092      	lsls	r2, r2, #2
 8009b50:	4093      	lsls	r3, r2
 8009b52:	69ba      	ldr	r2, [r7, #24]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009b58:	4935      	ldr	r1, [pc, #212]	; (8009c30 <HAL_GPIO_Init+0x328>)
 8009b5a:	69fb      	ldr	r3, [r7, #28]
 8009b5c:	089b      	lsrs	r3, r3, #2
 8009b5e:	3302      	adds	r3, #2
 8009b60:	69ba      	ldr	r2, [r7, #24]
 8009b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009b66:	4b3d      	ldr	r3, [pc, #244]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009b6c:	693b      	ldr	r3, [r7, #16]
 8009b6e:	43db      	mvns	r3, r3
 8009b70:	69ba      	ldr	r2, [r7, #24]
 8009b72:	4013      	ands	r3, r2
 8009b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d003      	beq.n	8009b8a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8009b82:	69ba      	ldr	r2, [r7, #24]
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	4313      	orrs	r3, r2
 8009b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009b8a:	4a34      	ldr	r2, [pc, #208]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009b8c:	69bb      	ldr	r3, [r7, #24]
 8009b8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8009b90:	4b32      	ldr	r3, [pc, #200]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	43db      	mvns	r3, r3
 8009b9a:	69ba      	ldr	r2, [r7, #24]
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	685b      	ldr	r3, [r3, #4]
 8009ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d003      	beq.n	8009bb4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8009bac:	69ba      	ldr	r2, [r7, #24]
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	4313      	orrs	r3, r2
 8009bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8009bb4:	4a29      	ldr	r2, [pc, #164]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009bba:	4b28      	ldr	r3, [pc, #160]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009bbc:	689b      	ldr	r3, [r3, #8]
 8009bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	43db      	mvns	r3, r3
 8009bc4:	69ba      	ldr	r2, [r7, #24]
 8009bc6:	4013      	ands	r3, r2
 8009bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	685b      	ldr	r3, [r3, #4]
 8009bce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d003      	beq.n	8009bde <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8009bd6:	69ba      	ldr	r2, [r7, #24]
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	4313      	orrs	r3, r2
 8009bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009bde:	4a1f      	ldr	r2, [pc, #124]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009be4:	4b1d      	ldr	r3, [pc, #116]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	43db      	mvns	r3, r3
 8009bee:	69ba      	ldr	r2, [r7, #24]
 8009bf0:	4013      	ands	r3, r2
 8009bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	685b      	ldr	r3, [r3, #4]
 8009bf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d003      	beq.n	8009c08 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8009c00:	69ba      	ldr	r2, [r7, #24]
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	4313      	orrs	r3, r2
 8009c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009c08:	4a14      	ldr	r2, [pc, #80]	; (8009c5c <HAL_GPIO_Init+0x354>)
 8009c0a:	69bb      	ldr	r3, [r7, #24]
 8009c0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009c0e:	69fb      	ldr	r3, [r7, #28]
 8009c10:	3301      	adds	r3, #1
 8009c12:	61fb      	str	r3, [r7, #28]
 8009c14:	69fb      	ldr	r3, [r7, #28]
 8009c16:	2b0f      	cmp	r3, #15
 8009c18:	f67f ae84 	bls.w	8009924 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009c1c:	bf00      	nop
 8009c1e:	bf00      	nop
 8009c20:	3724      	adds	r7, #36	; 0x24
 8009c22:	46bd      	mov	sp, r7
 8009c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c28:	4770      	bx	lr
 8009c2a:	bf00      	nop
 8009c2c:	40023800 	.word	0x40023800
 8009c30:	40013800 	.word	0x40013800
 8009c34:	40020000 	.word	0x40020000
 8009c38:	40020400 	.word	0x40020400
 8009c3c:	40020800 	.word	0x40020800
 8009c40:	40020c00 	.word	0x40020c00
 8009c44:	40021000 	.word	0x40021000
 8009c48:	40021400 	.word	0x40021400
 8009c4c:	40021800 	.word	0x40021800
 8009c50:	40021c00 	.word	0x40021c00
 8009c54:	40022000 	.word	0x40022000
 8009c58:	40022400 	.word	0x40022400
 8009c5c:	40013c00 	.word	0x40013c00

08009c60 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009c60:	b480      	push	{r7}
 8009c62:	b085      	sub	sp, #20
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	6078      	str	r0, [r7, #4]
 8009c68:	460b      	mov	r3, r1
 8009c6a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	691a      	ldr	r2, [r3, #16]
 8009c70:	887b      	ldrh	r3, [r7, #2]
 8009c72:	4013      	ands	r3, r2
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d002      	beq.n	8009c7e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	73fb      	strb	r3, [r7, #15]
 8009c7c:	e001      	b.n	8009c82 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	3714      	adds	r7, #20
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8e:	4770      	bx	lr

08009c90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b083      	sub	sp, #12
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	460b      	mov	r3, r1
 8009c9a:	807b      	strh	r3, [r7, #2]
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009ca0:	787b      	ldrb	r3, [r7, #1]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d003      	beq.n	8009cae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009ca6:	887a      	ldrh	r2, [r7, #2]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009cac:	e003      	b.n	8009cb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009cae:	887b      	ldrh	r3, [r7, #2]
 8009cb0:	041a      	lsls	r2, r3, #16
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	619a      	str	r2, [r3, #24]
}
 8009cb6:	bf00      	nop
 8009cb8:	370c      	adds	r7, #12
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr
	...

08009cc4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	4603      	mov	r3, r0
 8009ccc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8009cce:	4b08      	ldr	r3, [pc, #32]	; (8009cf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009cd0:	695a      	ldr	r2, [r3, #20]
 8009cd2:	88fb      	ldrh	r3, [r7, #6]
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d006      	beq.n	8009ce8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009cda:	4a05      	ldr	r2, [pc, #20]	; (8009cf0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009cdc:	88fb      	ldrh	r3, [r7, #6]
 8009cde:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009ce0:	88fb      	ldrh	r3, [r7, #6]
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	f7f9 fca2 	bl	800362c <HAL_GPIO_EXTI_Callback>
  }
}
 8009ce8:	bf00      	nop
 8009cea:	3708      	adds	r7, #8
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}
 8009cf0:	40013c00 	.word	0x40013c00

08009cf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b084      	sub	sp, #16
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d101      	bne.n	8009d06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009d02:	2301      	movs	r3, #1
 8009d04:	e12b      	b.n	8009f5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d0c:	b2db      	uxtb	r3, r3
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d106      	bne.n	8009d20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2200      	movs	r2, #0
 8009d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f7f8 fc08 	bl	8002530 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2224      	movs	r2, #36	; 0x24
 8009d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	681a      	ldr	r2, [r3, #0]
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f022 0201 	bic.w	r2, r2, #1
 8009d36:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	681a      	ldr	r2, [r3, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009d56:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009d58:	f001 fd66 	bl	800b828 <HAL_RCC_GetPCLK1Freq>
 8009d5c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	4a81      	ldr	r2, [pc, #516]	; (8009f68 <HAL_I2C_Init+0x274>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d807      	bhi.n	8009d78 <HAL_I2C_Init+0x84>
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	4a80      	ldr	r2, [pc, #512]	; (8009f6c <HAL_I2C_Init+0x278>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	bf94      	ite	ls
 8009d70:	2301      	movls	r3, #1
 8009d72:	2300      	movhi	r3, #0
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	e006      	b.n	8009d86 <HAL_I2C_Init+0x92>
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	4a7d      	ldr	r2, [pc, #500]	; (8009f70 <HAL_I2C_Init+0x27c>)
 8009d7c:	4293      	cmp	r3, r2
 8009d7e:	bf94      	ite	ls
 8009d80:	2301      	movls	r3, #1
 8009d82:	2300      	movhi	r3, #0
 8009d84:	b2db      	uxtb	r3, r3
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d001      	beq.n	8009d8e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e0e7      	b.n	8009f5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	4a78      	ldr	r2, [pc, #480]	; (8009f74 <HAL_I2C_Init+0x280>)
 8009d92:	fba2 2303 	umull	r2, r3, r2, r3
 8009d96:	0c9b      	lsrs	r3, r3, #18
 8009d98:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	68ba      	ldr	r2, [r7, #8]
 8009daa:	430a      	orrs	r2, r1
 8009dac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	6a1b      	ldr	r3, [r3, #32]
 8009db4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	685b      	ldr	r3, [r3, #4]
 8009dbc:	4a6a      	ldr	r2, [pc, #424]	; (8009f68 <HAL_I2C_Init+0x274>)
 8009dbe:	4293      	cmp	r3, r2
 8009dc0:	d802      	bhi.n	8009dc8 <HAL_I2C_Init+0xd4>
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	e009      	b.n	8009ddc <HAL_I2C_Init+0xe8>
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8009dce:	fb02 f303 	mul.w	r3, r2, r3
 8009dd2:	4a69      	ldr	r2, [pc, #420]	; (8009f78 <HAL_I2C_Init+0x284>)
 8009dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8009dd8:	099b      	lsrs	r3, r3, #6
 8009dda:	3301      	adds	r3, #1
 8009ddc:	687a      	ldr	r2, [r7, #4]
 8009dde:	6812      	ldr	r2, [r2, #0]
 8009de0:	430b      	orrs	r3, r1
 8009de2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	69db      	ldr	r3, [r3, #28]
 8009dea:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8009dee:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	685b      	ldr	r3, [r3, #4]
 8009df6:	495c      	ldr	r1, [pc, #368]	; (8009f68 <HAL_I2C_Init+0x274>)
 8009df8:	428b      	cmp	r3, r1
 8009dfa:	d819      	bhi.n	8009e30 <HAL_I2C_Init+0x13c>
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	1e59      	subs	r1, r3, #1
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	685b      	ldr	r3, [r3, #4]
 8009e04:	005b      	lsls	r3, r3, #1
 8009e06:	fbb1 f3f3 	udiv	r3, r1, r3
 8009e0a:	1c59      	adds	r1, r3, #1
 8009e0c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8009e10:	400b      	ands	r3, r1
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d00a      	beq.n	8009e2c <HAL_I2C_Init+0x138>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	1e59      	subs	r1, r3, #1
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	005b      	lsls	r3, r3, #1
 8009e20:	fbb1 f3f3 	udiv	r3, r1, r3
 8009e24:	3301      	adds	r3, #1
 8009e26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e2a:	e051      	b.n	8009ed0 <HAL_I2C_Init+0x1dc>
 8009e2c:	2304      	movs	r3, #4
 8009e2e:	e04f      	b.n	8009ed0 <HAL_I2C_Init+0x1dc>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	689b      	ldr	r3, [r3, #8]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d111      	bne.n	8009e5c <HAL_I2C_Init+0x168>
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	1e58      	subs	r0, r3, #1
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6859      	ldr	r1, [r3, #4]
 8009e40:	460b      	mov	r3, r1
 8009e42:	005b      	lsls	r3, r3, #1
 8009e44:	440b      	add	r3, r1
 8009e46:	fbb0 f3f3 	udiv	r3, r0, r3
 8009e4a:	3301      	adds	r3, #1
 8009e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	bf0c      	ite	eq
 8009e54:	2301      	moveq	r3, #1
 8009e56:	2300      	movne	r3, #0
 8009e58:	b2db      	uxtb	r3, r3
 8009e5a:	e012      	b.n	8009e82 <HAL_I2C_Init+0x18e>
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	1e58      	subs	r0, r3, #1
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6859      	ldr	r1, [r3, #4]
 8009e64:	460b      	mov	r3, r1
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	440b      	add	r3, r1
 8009e6a:	0099      	lsls	r1, r3, #2
 8009e6c:	440b      	add	r3, r1
 8009e6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009e72:	3301      	adds	r3, #1
 8009e74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	bf0c      	ite	eq
 8009e7c:	2301      	moveq	r3, #1
 8009e7e:	2300      	movne	r3, #0
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d001      	beq.n	8009e8a <HAL_I2C_Init+0x196>
 8009e86:	2301      	movs	r3, #1
 8009e88:	e022      	b.n	8009ed0 <HAL_I2C_Init+0x1dc>
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d10e      	bne.n	8009eb0 <HAL_I2C_Init+0x1bc>
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	1e58      	subs	r0, r3, #1
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6859      	ldr	r1, [r3, #4]
 8009e9a:	460b      	mov	r3, r1
 8009e9c:	005b      	lsls	r3, r3, #1
 8009e9e:	440b      	add	r3, r1
 8009ea0:	fbb0 f3f3 	udiv	r3, r0, r3
 8009ea4:	3301      	adds	r3, #1
 8009ea6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009eaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009eae:	e00f      	b.n	8009ed0 <HAL_I2C_Init+0x1dc>
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	1e58      	subs	r0, r3, #1
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6859      	ldr	r1, [r3, #4]
 8009eb8:	460b      	mov	r3, r1
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	440b      	add	r3, r1
 8009ebe:	0099      	lsls	r1, r3, #2
 8009ec0:	440b      	add	r3, r1
 8009ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8009ec6:	3301      	adds	r3, #1
 8009ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ecc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ed0:	6879      	ldr	r1, [r7, #4]
 8009ed2:	6809      	ldr	r1, [r1, #0]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	69da      	ldr	r2, [r3, #28]
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6a1b      	ldr	r3, [r3, #32]
 8009eea:	431a      	orrs	r2, r3
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	430a      	orrs	r2, r1
 8009ef2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8009efe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009f02:	687a      	ldr	r2, [r7, #4]
 8009f04:	6911      	ldr	r1, [r2, #16]
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	68d2      	ldr	r2, [r2, #12]
 8009f0a:	4311      	orrs	r1, r2
 8009f0c:	687a      	ldr	r2, [r7, #4]
 8009f0e:	6812      	ldr	r2, [r2, #0]
 8009f10:	430b      	orrs	r3, r1
 8009f12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	68db      	ldr	r3, [r3, #12]
 8009f1a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	695a      	ldr	r2, [r3, #20]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	431a      	orrs	r2, r3
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	430a      	orrs	r2, r1
 8009f2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f042 0201 	orr.w	r2, r2, #1
 8009f3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2220      	movs	r2, #32
 8009f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	2200      	movs	r2, #0
 8009f52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2200      	movs	r2, #0
 8009f58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009f5c:	2300      	movs	r3, #0
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	000186a0 	.word	0x000186a0
 8009f6c:	001e847f 	.word	0x001e847f
 8009f70:	003d08ff 	.word	0x003d08ff
 8009f74:	431bde83 	.word	0x431bde83
 8009f78:	10624dd3 	.word	0x10624dd3

08009f7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b088      	sub	sp, #32
 8009f80:	af02      	add	r7, sp, #8
 8009f82:	60f8      	str	r0, [r7, #12]
 8009f84:	4608      	mov	r0, r1
 8009f86:	4611      	mov	r1, r2
 8009f88:	461a      	mov	r2, r3
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	817b      	strh	r3, [r7, #10]
 8009f8e:	460b      	mov	r3, r1
 8009f90:	813b      	strh	r3, [r7, #8]
 8009f92:	4613      	mov	r3, r2
 8009f94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009f96:	f7fe ff63 	bl	8008e60 <HAL_GetTick>
 8009f9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fa2:	b2db      	uxtb	r3, r3
 8009fa4:	2b20      	cmp	r3, #32
 8009fa6:	f040 80d9 	bne.w	800a15c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009faa:	697b      	ldr	r3, [r7, #20]
 8009fac:	9300      	str	r3, [sp, #0]
 8009fae:	2319      	movs	r3, #25
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	496d      	ldr	r1, [pc, #436]	; (800a168 <HAL_I2C_Mem_Write+0x1ec>)
 8009fb4:	68f8      	ldr	r0, [r7, #12]
 8009fb6:	f000 fcb5 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d001      	beq.n	8009fc4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8009fc0:	2302      	movs	r3, #2
 8009fc2:	e0cc      	b.n	800a15e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <HAL_I2C_Mem_Write+0x56>
 8009fce:	2302      	movs	r3, #2
 8009fd0:	e0c5      	b.n	800a15e <HAL_I2C_Mem_Write+0x1e2>
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f003 0301 	and.w	r3, r3, #1
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d007      	beq.n	8009ff8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	681a      	ldr	r2, [r3, #0]
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	f042 0201 	orr.w	r2, r2, #1
 8009ff6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	681a      	ldr	r2, [r3, #0]
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a006:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	2221      	movs	r2, #33	; 0x21
 800a00c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	2240      	movs	r2, #64	; 0x40
 800a014:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2200      	movs	r2, #0
 800a01c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	6a3a      	ldr	r2, [r7, #32]
 800a022:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a028:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a02e:	b29a      	uxth	r2, r3
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	4a4d      	ldr	r2, [pc, #308]	; (800a16c <HAL_I2C_Mem_Write+0x1f0>)
 800a038:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a03a:	88f8      	ldrh	r0, [r7, #6]
 800a03c:	893a      	ldrh	r2, [r7, #8]
 800a03e:	8979      	ldrh	r1, [r7, #10]
 800a040:	697b      	ldr	r3, [r7, #20]
 800a042:	9301      	str	r3, [sp, #4]
 800a044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a046:	9300      	str	r3, [sp, #0]
 800a048:	4603      	mov	r3, r0
 800a04a:	68f8      	ldr	r0, [r7, #12]
 800a04c:	f000 faec 	bl	800a628 <I2C_RequestMemoryWrite>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d052      	beq.n	800a0fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800a056:	2301      	movs	r3, #1
 800a058:	e081      	b.n	800a15e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a05a:	697a      	ldr	r2, [r7, #20]
 800a05c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a05e:	68f8      	ldr	r0, [r7, #12]
 800a060:	f000 fd36 	bl	800aad0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a064:	4603      	mov	r3, r0
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00d      	beq.n	800a086 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a06e:	2b04      	cmp	r3, #4
 800a070:	d107      	bne.n	800a082 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	681a      	ldr	r2, [r3, #0]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a080:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e06b      	b.n	800a15e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08a:	781a      	ldrb	r2, [r3, #0]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a096:	1c5a      	adds	r2, r3, #1
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a0a0:	3b01      	subs	r3, #1
 800a0a2:	b29a      	uxth	r2, r3
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a0ac:	b29b      	uxth	r3, r3
 800a0ae:	3b01      	subs	r3, #1
 800a0b0:	b29a      	uxth	r2, r3
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	695b      	ldr	r3, [r3, #20]
 800a0bc:	f003 0304 	and.w	r3, r3, #4
 800a0c0:	2b04      	cmp	r3, #4
 800a0c2:	d11b      	bne.n	800a0fc <HAL_I2C_Mem_Write+0x180>
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d017      	beq.n	800a0fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0d0:	781a      	ldrb	r2, [r3, #0]
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0dc:	1c5a      	adds	r2, r3, #1
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a0e6:	3b01      	subs	r3, #1
 800a0e8:	b29a      	uxth	r2, r3
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a0f2:	b29b      	uxth	r3, r3
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	b29a      	uxth	r2, r3
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a100:	2b00      	cmp	r3, #0
 800a102:	d1aa      	bne.n	800a05a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a104:	697a      	ldr	r2, [r7, #20]
 800a106:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	f000 fd22 	bl	800ab52 <I2C_WaitOnBTFFlagUntilTimeout>
 800a10e:	4603      	mov	r3, r0
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00d      	beq.n	800a130 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a118:	2b04      	cmp	r3, #4
 800a11a:	d107      	bne.n	800a12c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a12a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e016      	b.n	800a15e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	681a      	ldr	r2, [r3, #0]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a13e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2220      	movs	r2, #32
 800a144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	2200      	movs	r2, #0
 800a14c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	2200      	movs	r2, #0
 800a154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a158:	2300      	movs	r3, #0
 800a15a:	e000      	b.n	800a15e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800a15c:	2302      	movs	r3, #2
  }
}
 800a15e:	4618      	mov	r0, r3
 800a160:	3718      	adds	r7, #24
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	00100002 	.word	0x00100002
 800a16c:	ffff0000 	.word	0xffff0000

0800a170 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b08c      	sub	sp, #48	; 0x30
 800a174:	af02      	add	r7, sp, #8
 800a176:	60f8      	str	r0, [r7, #12]
 800a178:	4608      	mov	r0, r1
 800a17a:	4611      	mov	r1, r2
 800a17c:	461a      	mov	r2, r3
 800a17e:	4603      	mov	r3, r0
 800a180:	817b      	strh	r3, [r7, #10]
 800a182:	460b      	mov	r3, r1
 800a184:	813b      	strh	r3, [r7, #8]
 800a186:	4613      	mov	r3, r2
 800a188:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800a18a:	f7fe fe69 	bl	8008e60 <HAL_GetTick>
 800a18e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a196:	b2db      	uxtb	r3, r3
 800a198:	2b20      	cmp	r3, #32
 800a19a:	f040 8208 	bne.w	800a5ae <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800a19e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a0:	9300      	str	r3, [sp, #0]
 800a1a2:	2319      	movs	r3, #25
 800a1a4:	2201      	movs	r2, #1
 800a1a6:	497b      	ldr	r1, [pc, #492]	; (800a394 <HAL_I2C_Mem_Read+0x224>)
 800a1a8:	68f8      	ldr	r0, [r7, #12]
 800a1aa:	f000 fbbb 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d001      	beq.n	800a1b8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800a1b4:	2302      	movs	r3, #2
 800a1b6:	e1fb      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a1be:	2b01      	cmp	r3, #1
 800a1c0:	d101      	bne.n	800a1c6 <HAL_I2C_Mem_Read+0x56>
 800a1c2:	2302      	movs	r3, #2
 800a1c4:	e1f4      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f003 0301 	and.w	r3, r3, #1
 800a1d8:	2b01      	cmp	r3, #1
 800a1da:	d007      	beq.n	800a1ec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f042 0201 	orr.w	r2, r2, #1
 800a1ea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	681a      	ldr	r2, [r3, #0]
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a1fa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2222      	movs	r2, #34	; 0x22
 800a200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2240      	movs	r2, #64	; 0x40
 800a208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2200      	movs	r2, #0
 800a210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a216:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800a21c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a222:	b29a      	uxth	r2, r3
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	4a5b      	ldr	r2, [pc, #364]	; (800a398 <HAL_I2C_Mem_Read+0x228>)
 800a22c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800a22e:	88f8      	ldrh	r0, [r7, #6]
 800a230:	893a      	ldrh	r2, [r7, #8]
 800a232:	8979      	ldrh	r1, [r7, #10]
 800a234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a236:	9301      	str	r3, [sp, #4]
 800a238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a23a:	9300      	str	r3, [sp, #0]
 800a23c:	4603      	mov	r3, r0
 800a23e:	68f8      	ldr	r0, [r7, #12]
 800a240:	f000 fa88 	bl	800a754 <I2C_RequestMemoryRead>
 800a244:	4603      	mov	r3, r0
 800a246:	2b00      	cmp	r3, #0
 800a248:	d001      	beq.n	800a24e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	e1b0      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a252:	2b00      	cmp	r3, #0
 800a254:	d113      	bne.n	800a27e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a256:	2300      	movs	r3, #0
 800a258:	623b      	str	r3, [r7, #32]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	695b      	ldr	r3, [r3, #20]
 800a260:	623b      	str	r3, [r7, #32]
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	699b      	ldr	r3, [r3, #24]
 800a268:	623b      	str	r3, [r7, #32]
 800a26a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a27a:	601a      	str	r2, [r3, #0]
 800a27c:	e184      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a282:	2b01      	cmp	r3, #1
 800a284:	d11b      	bne.n	800a2be <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a294:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a296:	2300      	movs	r3, #0
 800a298:	61fb      	str	r3, [r7, #28]
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	695b      	ldr	r3, [r3, #20]
 800a2a0:	61fb      	str	r3, [r7, #28]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	699b      	ldr	r3, [r3, #24]
 800a2a8:	61fb      	str	r3, [r7, #28]
 800a2aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	681a      	ldr	r2, [r3, #0]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2ba:	601a      	str	r2, [r3, #0]
 800a2bc:	e164      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a2c2:	2b02      	cmp	r3, #2
 800a2c4:	d11b      	bne.n	800a2fe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	681a      	ldr	r2, [r3, #0]
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	61bb      	str	r3, [r7, #24]
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	695b      	ldr	r3, [r3, #20]
 800a2f0:	61bb      	str	r3, [r7, #24]
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	699b      	ldr	r3, [r3, #24]
 800a2f8:	61bb      	str	r3, [r7, #24]
 800a2fa:	69bb      	ldr	r3, [r7, #24]
 800a2fc:	e144      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a2fe:	2300      	movs	r3, #0
 800a300:	617b      	str	r3, [r7, #20]
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	695b      	ldr	r3, [r3, #20]
 800a308:	617b      	str	r3, [r7, #20]
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	699b      	ldr	r3, [r3, #24]
 800a310:	617b      	str	r3, [r7, #20]
 800a312:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800a314:	e138      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a31a:	2b03      	cmp	r3, #3
 800a31c:	f200 80f1 	bhi.w	800a502 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a324:	2b01      	cmp	r3, #1
 800a326:	d123      	bne.n	800a370 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a32a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 fc51 	bl	800abd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a332:	4603      	mov	r3, r0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d001      	beq.n	800a33c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800a338:	2301      	movs	r3, #1
 800a33a:	e139      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	691a      	ldr	r2, [r3, #16]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a346:	b2d2      	uxtb	r2, r2
 800a348:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a34e:	1c5a      	adds	r2, r3, #1
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a358:	3b01      	subs	r3, #1
 800a35a:	b29a      	uxth	r2, r3
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a364:	b29b      	uxth	r3, r3
 800a366:	3b01      	subs	r3, #1
 800a368:	b29a      	uxth	r2, r3
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a36e:	e10b      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a374:	2b02      	cmp	r3, #2
 800a376:	d14e      	bne.n	800a416 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a37a:	9300      	str	r3, [sp, #0]
 800a37c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a37e:	2200      	movs	r2, #0
 800a380:	4906      	ldr	r1, [pc, #24]	; (800a39c <HAL_I2C_Mem_Read+0x22c>)
 800a382:	68f8      	ldr	r0, [r7, #12]
 800a384:	f000 face 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a388:	4603      	mov	r3, r0
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d008      	beq.n	800a3a0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e10e      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
 800a392:	bf00      	nop
 800a394:	00100002 	.word	0x00100002
 800a398:	ffff0000 	.word	0xffff0000
 800a39c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	681a      	ldr	r2, [r3, #0]
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a3ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	691a      	ldr	r2, [r3, #16]
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ba:	b2d2      	uxtb	r2, r2
 800a3bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3c2:	1c5a      	adds	r2, r3, #1
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a3cc:	3b01      	subs	r3, #1
 800a3ce:	b29a      	uxth	r2, r3
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	691a      	ldr	r2, [r3, #16]
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ec:	b2d2      	uxtb	r2, r2
 800a3ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a3fe:	3b01      	subs	r3, #1
 800a400:	b29a      	uxth	r2, r3
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a40a:	b29b      	uxth	r3, r3
 800a40c:	3b01      	subs	r3, #1
 800a40e:	b29a      	uxth	r2, r3
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a414:	e0b8      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a418:	9300      	str	r3, [sp, #0]
 800a41a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a41c:	2200      	movs	r2, #0
 800a41e:	4966      	ldr	r1, [pc, #408]	; (800a5b8 <HAL_I2C_Mem_Read+0x448>)
 800a420:	68f8      	ldr	r0, [r7, #12]
 800a422:	f000 fa7f 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d001      	beq.n	800a430 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800a42c:	2301      	movs	r3, #1
 800a42e:	e0bf      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	681a      	ldr	r2, [r3, #0]
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a43e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	691a      	ldr	r2, [r3, #16]
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a44a:	b2d2      	uxtb	r2, r2
 800a44c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a452:	1c5a      	adds	r2, r3, #1
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a45c:	3b01      	subs	r3, #1
 800a45e:	b29a      	uxth	r2, r3
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a468:	b29b      	uxth	r3, r3
 800a46a:	3b01      	subs	r3, #1
 800a46c:	b29a      	uxth	r2, r3
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800a472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a474:	9300      	str	r3, [sp, #0]
 800a476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a478:	2200      	movs	r2, #0
 800a47a:	494f      	ldr	r1, [pc, #316]	; (800a5b8 <HAL_I2C_Mem_Read+0x448>)
 800a47c:	68f8      	ldr	r0, [r7, #12]
 800a47e:	f000 fa51 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a482:	4603      	mov	r3, r0
 800a484:	2b00      	cmp	r3, #0
 800a486:	d001      	beq.n	800a48c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800a488:	2301      	movs	r3, #1
 800a48a:	e091      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a49a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	691a      	ldr	r2, [r3, #16]
 800a4a2:	68fb      	ldr	r3, [r7, #12]
 800a4a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a6:	b2d2      	uxtb	r2, r2
 800a4a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4ae:	1c5a      	adds	r2, r3, #1
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	b29a      	uxth	r2, r3
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a4c4:	b29b      	uxth	r3, r3
 800a4c6:	3b01      	subs	r3, #1
 800a4c8:	b29a      	uxth	r2, r3
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	691a      	ldr	r2, [r3, #16]
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4d8:	b2d2      	uxtb	r2, r2
 800a4da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4e0:	1c5a      	adds	r2, r3, #1
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	b29a      	uxth	r2, r3
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a4f6:	b29b      	uxth	r3, r3
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	b29a      	uxth	r2, r3
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 800a500:	e042      	b.n	800a588 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a504:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a506:	68f8      	ldr	r0, [r7, #12]
 800a508:	f000 fb64 	bl	800abd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d001      	beq.n	800a516 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800a512:	2301      	movs	r3, #1
 800a514:	e04c      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	691a      	ldr	r2, [r3, #16]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a520:	b2d2      	uxtb	r2, r2
 800a522:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a528:	1c5a      	adds	r2, r3, #1
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a532:	3b01      	subs	r3, #1
 800a534:	b29a      	uxth	r2, r3
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a53e:	b29b      	uxth	r3, r3
 800a540:	3b01      	subs	r3, #1
 800a542:	b29a      	uxth	r2, r3
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	695b      	ldr	r3, [r3, #20]
 800a54e:	f003 0304 	and.w	r3, r3, #4
 800a552:	2b04      	cmp	r3, #4
 800a554:	d118      	bne.n	800a588 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	691a      	ldr	r2, [r3, #16]
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a560:	b2d2      	uxtb	r2, r2
 800a562:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a568:	1c5a      	adds	r2, r3, #1
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a572:	3b01      	subs	r3, #1
 800a574:	b29a      	uxth	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a57e:	b29b      	uxth	r3, r3
 800a580:	3b01      	subs	r3, #1
 800a582:	b29a      	uxth	r2, r3
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	f47f aec2 	bne.w	800a316 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2220      	movs	r2, #32
 800a596:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2200      	movs	r2, #0
 800a59e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	e000      	b.n	800a5b0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800a5ae:	2302      	movs	r3, #2
  }
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3728      	adds	r7, #40	; 0x28
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	00010004 	.word	0x00010004

0800a5bc <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	2b20      	cmp	r3, #32
 800a5ce:	d124      	bne.n	800a61a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2228      	movs	r2, #40	; 0x28
 800a5d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f003 0301 	and.w	r3, r3, #1
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d007      	beq.n	800a5f6 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	681a      	ldr	r2, [r3, #0]
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	f042 0201 	orr.w	r2, r2, #1
 800a5f4:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	681a      	ldr	r2, [r3, #0]
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a604:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	685a      	ldr	r2, [r3, #4]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800a614:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a616:	2300      	movs	r3, #0
 800a618:	e000      	b.n	800a61c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a61a:	2302      	movs	r3, #2
  }
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr

0800a628 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b088      	sub	sp, #32
 800a62c:	af02      	add	r7, sp, #8
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	4608      	mov	r0, r1
 800a632:	4611      	mov	r1, r2
 800a634:	461a      	mov	r2, r3
 800a636:	4603      	mov	r3, r0
 800a638:	817b      	strh	r3, [r7, #10]
 800a63a:	460b      	mov	r3, r1
 800a63c:	813b      	strh	r3, [r7, #8]
 800a63e:	4613      	mov	r3, r2
 800a640:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	681a      	ldr	r2, [r3, #0]
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a650:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a654:	9300      	str	r3, [sp, #0]
 800a656:	6a3b      	ldr	r3, [r7, #32]
 800a658:	2200      	movs	r2, #0
 800a65a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a65e:	68f8      	ldr	r0, [r7, #12]
 800a660:	f000 f960 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d00d      	beq.n	800a686 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a674:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a678:	d103      	bne.n	800a682 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a680:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a682:	2303      	movs	r3, #3
 800a684:	e05f      	b.n	800a746 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a686:	897b      	ldrh	r3, [r7, #10]
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	461a      	mov	r2, r3
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a694:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a698:	6a3a      	ldr	r2, [r7, #32]
 800a69a:	492d      	ldr	r1, [pc, #180]	; (800a750 <I2C_RequestMemoryWrite+0x128>)
 800a69c:	68f8      	ldr	r0, [r7, #12]
 800a69e:	f000 f998 	bl	800a9d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d001      	beq.n	800a6ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	e04c      	b.n	800a746 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	617b      	str	r3, [r7, #20]
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	695b      	ldr	r3, [r3, #20]
 800a6b6:	617b      	str	r3, [r7, #20]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	699b      	ldr	r3, [r3, #24]
 800a6be:	617b      	str	r3, [r7, #20]
 800a6c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a6c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a6c4:	6a39      	ldr	r1, [r7, #32]
 800a6c6:	68f8      	ldr	r0, [r7, #12]
 800a6c8:	f000 fa02 	bl	800aad0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a6cc:	4603      	mov	r3, r0
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d00d      	beq.n	800a6ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6d6:	2b04      	cmp	r3, #4
 800a6d8:	d107      	bne.n	800a6ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	681a      	ldr	r2, [r3, #0]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a6e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e02b      	b.n	800a746 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a6ee:	88fb      	ldrh	r3, [r7, #6]
 800a6f0:	2b01      	cmp	r3, #1
 800a6f2:	d105      	bne.n	800a700 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a6f4:	893b      	ldrh	r3, [r7, #8]
 800a6f6:	b2da      	uxtb	r2, r3
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	611a      	str	r2, [r3, #16]
 800a6fe:	e021      	b.n	800a744 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a700:	893b      	ldrh	r3, [r7, #8]
 800a702:	0a1b      	lsrs	r3, r3, #8
 800a704:	b29b      	uxth	r3, r3
 800a706:	b2da      	uxtb	r2, r3
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a70e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a710:	6a39      	ldr	r1, [r7, #32]
 800a712:	68f8      	ldr	r0, [r7, #12]
 800a714:	f000 f9dc 	bl	800aad0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a718:	4603      	mov	r3, r0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d00d      	beq.n	800a73a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a722:	2b04      	cmp	r3, #4
 800a724:	d107      	bne.n	800a736 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	681a      	ldr	r2, [r3, #0]
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a734:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a736:	2301      	movs	r3, #1
 800a738:	e005      	b.n	800a746 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a73a:	893b      	ldrh	r3, [r7, #8]
 800a73c:	b2da      	uxtb	r2, r3
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800a744:	2300      	movs	r3, #0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3718      	adds	r7, #24
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
 800a74e:	bf00      	nop
 800a750:	00010002 	.word	0x00010002

0800a754 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b088      	sub	sp, #32
 800a758:	af02      	add	r7, sp, #8
 800a75a:	60f8      	str	r0, [r7, #12]
 800a75c:	4608      	mov	r0, r1
 800a75e:	4611      	mov	r1, r2
 800a760:	461a      	mov	r2, r3
 800a762:	4603      	mov	r3, r0
 800a764:	817b      	strh	r3, [r7, #10]
 800a766:	460b      	mov	r3, r1
 800a768:	813b      	strh	r3, [r7, #8]
 800a76a:	4613      	mov	r3, r2
 800a76c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a77c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	681a      	ldr	r2, [r3, #0]
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a78c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a790:	9300      	str	r3, [sp, #0]
 800a792:	6a3b      	ldr	r3, [r7, #32]
 800a794:	2200      	movs	r2, #0
 800a796:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a79a:	68f8      	ldr	r0, [r7, #12]
 800a79c:	f000 f8c2 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a7a0:	4603      	mov	r3, r0
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d00d      	beq.n	800a7c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a7b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7b4:	d103      	bne.n	800a7be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a7bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a7be:	2303      	movs	r3, #3
 800a7c0:	e0aa      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a7c2:	897b      	ldrh	r3, [r7, #10]
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	461a      	mov	r2, r3
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a7d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a7d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7d4:	6a3a      	ldr	r2, [r7, #32]
 800a7d6:	4952      	ldr	r1, [pc, #328]	; (800a920 <I2C_RequestMemoryRead+0x1cc>)
 800a7d8:	68f8      	ldr	r0, [r7, #12]
 800a7da:	f000 f8fa 	bl	800a9d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a7de:	4603      	mov	r3, r0
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d001      	beq.n	800a7e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	e097      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	617b      	str	r3, [r7, #20]
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	695b      	ldr	r3, [r3, #20]
 800a7f2:	617b      	str	r3, [r7, #20]
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	699b      	ldr	r3, [r3, #24]
 800a7fa:	617b      	str	r3, [r7, #20]
 800a7fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a7fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a800:	6a39      	ldr	r1, [r7, #32]
 800a802:	68f8      	ldr	r0, [r7, #12]
 800a804:	f000 f964 	bl	800aad0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a808:	4603      	mov	r3, r0
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d00d      	beq.n	800a82a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a812:	2b04      	cmp	r3, #4
 800a814:	d107      	bne.n	800a826 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a824:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a826:	2301      	movs	r3, #1
 800a828:	e076      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a82a:	88fb      	ldrh	r3, [r7, #6]
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d105      	bne.n	800a83c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a830:	893b      	ldrh	r3, [r7, #8]
 800a832:	b2da      	uxtb	r2, r3
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	611a      	str	r2, [r3, #16]
 800a83a:	e021      	b.n	800a880 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a83c:	893b      	ldrh	r3, [r7, #8]
 800a83e:	0a1b      	lsrs	r3, r3, #8
 800a840:	b29b      	uxth	r3, r3
 800a842:	b2da      	uxtb	r2, r3
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a84a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a84c:	6a39      	ldr	r1, [r7, #32]
 800a84e:	68f8      	ldr	r0, [r7, #12]
 800a850:	f000 f93e 	bl	800aad0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a854:	4603      	mov	r3, r0
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00d      	beq.n	800a876 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a85e:	2b04      	cmp	r3, #4
 800a860:	d107      	bne.n	800a872 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a870:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a872:	2301      	movs	r3, #1
 800a874:	e050      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a876:	893b      	ldrh	r3, [r7, #8]
 800a878:	b2da      	uxtb	r2, r3
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a882:	6a39      	ldr	r1, [r7, #32]
 800a884:	68f8      	ldr	r0, [r7, #12]
 800a886:	f000 f923 	bl	800aad0 <I2C_WaitOnTXEFlagUntilTimeout>
 800a88a:	4603      	mov	r3, r0
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d00d      	beq.n	800a8ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a894:	2b04      	cmp	r3, #4
 800a896:	d107      	bne.n	800a8a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a8a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	e035      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a8ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8be:	9300      	str	r3, [sp, #0]
 800a8c0:	6a3b      	ldr	r3, [r7, #32]
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a8c8:	68f8      	ldr	r0, [r7, #12]
 800a8ca:	f000 f82b 	bl	800a924 <I2C_WaitOnFlagUntilTimeout>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d00d      	beq.n	800a8f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8e2:	d103      	bne.n	800a8ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a8ec:	2303      	movs	r3, #3
 800a8ee:	e013      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a8f0:	897b      	ldrh	r3, [r7, #10]
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	f043 0301 	orr.w	r3, r3, #1
 800a8f8:	b2da      	uxtb	r2, r3
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a902:	6a3a      	ldr	r2, [r7, #32]
 800a904:	4906      	ldr	r1, [pc, #24]	; (800a920 <I2C_RequestMemoryRead+0x1cc>)
 800a906:	68f8      	ldr	r0, [r7, #12]
 800a908:	f000 f863 	bl	800a9d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a90c:	4603      	mov	r3, r0
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d001      	beq.n	800a916 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800a912:	2301      	movs	r3, #1
 800a914:	e000      	b.n	800a918 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800a916:	2300      	movs	r3, #0
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3718      	adds	r7, #24
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	00010002 	.word	0x00010002

0800a924 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	603b      	str	r3, [r7, #0]
 800a930:	4613      	mov	r3, r2
 800a932:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a934:	e025      	b.n	800a982 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a93c:	d021      	beq.n	800a982 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a93e:	f7fe fa8f 	bl	8008e60 <HAL_GetTick>
 800a942:	4602      	mov	r2, r0
 800a944:	69bb      	ldr	r3, [r7, #24]
 800a946:	1ad3      	subs	r3, r2, r3
 800a948:	683a      	ldr	r2, [r7, #0]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d302      	bcc.n	800a954 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d116      	bne.n	800a982 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	2200      	movs	r2, #0
 800a958:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	2220      	movs	r2, #32
 800a95e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2200      	movs	r2, #0
 800a966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a96e:	f043 0220 	orr.w	r2, r3, #32
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2200      	movs	r2, #0
 800a97a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a97e:	2301      	movs	r3, #1
 800a980:	e023      	b.n	800a9ca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a982:	68bb      	ldr	r3, [r7, #8]
 800a984:	0c1b      	lsrs	r3, r3, #16
 800a986:	b2db      	uxtb	r3, r3
 800a988:	2b01      	cmp	r3, #1
 800a98a:	d10d      	bne.n	800a9a8 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	695b      	ldr	r3, [r3, #20]
 800a992:	43da      	mvns	r2, r3
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	4013      	ands	r3, r2
 800a998:	b29b      	uxth	r3, r3
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	bf0c      	ite	eq
 800a99e:	2301      	moveq	r3, #1
 800a9a0:	2300      	movne	r3, #0
 800a9a2:	b2db      	uxtb	r3, r3
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	e00c      	b.n	800a9c2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	699b      	ldr	r3, [r3, #24]
 800a9ae:	43da      	mvns	r2, r3
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	4013      	ands	r3, r2
 800a9b4:	b29b      	uxth	r3, r3
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	bf0c      	ite	eq
 800a9ba:	2301      	moveq	r3, #1
 800a9bc:	2300      	movne	r3, #0
 800a9be:	b2db      	uxtb	r3, r3
 800a9c0:	461a      	mov	r2, r3
 800a9c2:	79fb      	ldrb	r3, [r7, #7]
 800a9c4:	429a      	cmp	r2, r3
 800a9c6:	d0b6      	beq.n	800a936 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3710      	adds	r7, #16
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a9d2:	b580      	push	{r7, lr}
 800a9d4:	b084      	sub	sp, #16
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	60f8      	str	r0, [r7, #12]
 800a9da:	60b9      	str	r1, [r7, #8]
 800a9dc:	607a      	str	r2, [r7, #4]
 800a9de:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a9e0:	e051      	b.n	800aa86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	695b      	ldr	r3, [r3, #20]
 800a9e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9f0:	d123      	bne.n	800aa3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	681a      	ldr	r2, [r3, #0]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800aa00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800aa0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	2220      	movs	r2, #32
 800aa16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa26:	f043 0204 	orr.w	r2, r3, #4
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800aa36:	2301      	movs	r3, #1
 800aa38:	e046      	b.n	800aac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa40:	d021      	beq.n	800aa86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aa42:	f7fe fa0d 	bl	8008e60 <HAL_GetTick>
 800aa46:	4602      	mov	r2, r0
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	1ad3      	subs	r3, r2, r3
 800aa4c:	687a      	ldr	r2, [r7, #4]
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	d302      	bcc.n	800aa58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d116      	bne.n	800aa86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	2220      	movs	r2, #32
 800aa62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa72:	f043 0220 	orr.w	r2, r3, #32
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800aa82:	2301      	movs	r3, #1
 800aa84:	e020      	b.n	800aac8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	0c1b      	lsrs	r3, r3, #16
 800aa8a:	b2db      	uxtb	r3, r3
 800aa8c:	2b01      	cmp	r3, #1
 800aa8e:	d10c      	bne.n	800aaaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	695b      	ldr	r3, [r3, #20]
 800aa96:	43da      	mvns	r2, r3
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	4013      	ands	r3, r2
 800aa9c:	b29b      	uxth	r3, r3
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	bf14      	ite	ne
 800aaa2:	2301      	movne	r3, #1
 800aaa4:	2300      	moveq	r3, #0
 800aaa6:	b2db      	uxtb	r3, r3
 800aaa8:	e00b      	b.n	800aac2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	699b      	ldr	r3, [r3, #24]
 800aab0:	43da      	mvns	r2, r3
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	4013      	ands	r3, r2
 800aab6:	b29b      	uxth	r3, r3
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	bf14      	ite	ne
 800aabc:	2301      	movne	r3, #1
 800aabe:	2300      	moveq	r3, #0
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d18d      	bne.n	800a9e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800aac6:	2300      	movs	r3, #0
}
 800aac8:	4618      	mov	r0, r3
 800aaca:	3710      	adds	r7, #16
 800aacc:	46bd      	mov	sp, r7
 800aace:	bd80      	pop	{r7, pc}

0800aad0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800aad0:	b580      	push	{r7, lr}
 800aad2:	b084      	sub	sp, #16
 800aad4:	af00      	add	r7, sp, #0
 800aad6:	60f8      	str	r0, [r7, #12]
 800aad8:	60b9      	str	r1, [r7, #8]
 800aada:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800aadc:	e02d      	b.n	800ab3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800aade:	68f8      	ldr	r0, [r7, #12]
 800aae0:	f000 f8ce 	bl	800ac80 <I2C_IsAcknowledgeFailed>
 800aae4:	4603      	mov	r3, r0
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d001      	beq.n	800aaee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800aaea:	2301      	movs	r3, #1
 800aaec:	e02d      	b.n	800ab4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf4:	d021      	beq.n	800ab3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aaf6:	f7fe f9b3 	bl	8008e60 <HAL_GetTick>
 800aafa:	4602      	mov	r2, r0
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	1ad3      	subs	r3, r2, r3
 800ab00:	68ba      	ldr	r2, [r7, #8]
 800ab02:	429a      	cmp	r2, r3
 800ab04:	d302      	bcc.n	800ab0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800ab06:	68bb      	ldr	r3, [r7, #8]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d116      	bne.n	800ab3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2220      	movs	r2, #32
 800ab16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	2200      	movs	r2, #0
 800ab1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab26:	f043 0220 	orr.w	r2, r3, #32
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	2200      	movs	r2, #0
 800ab32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800ab36:	2301      	movs	r3, #1
 800ab38:	e007      	b.n	800ab4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	695b      	ldr	r3, [r3, #20]
 800ab40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab44:	2b80      	cmp	r3, #128	; 0x80
 800ab46:	d1ca      	bne.n	800aade <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800ab48:	2300      	movs	r3, #0
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}

0800ab52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800ab52:	b580      	push	{r7, lr}
 800ab54:	b084      	sub	sp, #16
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	60f8      	str	r0, [r7, #12]
 800ab5a:	60b9      	str	r1, [r7, #8]
 800ab5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800ab5e:	e02d      	b.n	800abbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800ab60:	68f8      	ldr	r0, [r7, #12]
 800ab62:	f000 f88d 	bl	800ac80 <I2C_IsAcknowledgeFailed>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d001      	beq.n	800ab70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	e02d      	b.n	800abcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab76:	d021      	beq.n	800abbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ab78:	f7fe f972 	bl	8008e60 <HAL_GetTick>
 800ab7c:	4602      	mov	r2, r0
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	1ad3      	subs	r3, r2, r3
 800ab82:	68ba      	ldr	r2, [r7, #8]
 800ab84:	429a      	cmp	r2, r3
 800ab86:	d302      	bcc.n	800ab8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d116      	bne.n	800abbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2200      	movs	r2, #0
 800ab92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2220      	movs	r2, #32
 800ab98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	2200      	movs	r2, #0
 800aba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aba8:	f043 0220 	orr.w	r2, r3, #32
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	2200      	movs	r2, #0
 800abb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800abb8:	2301      	movs	r3, #1
 800abba:	e007      	b.n	800abcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	695b      	ldr	r3, [r3, #20]
 800abc2:	f003 0304 	and.w	r3, r3, #4
 800abc6:	2b04      	cmp	r3, #4
 800abc8:	d1ca      	bne.n	800ab60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800abca:	2300      	movs	r3, #0
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}

0800abd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b084      	sub	sp, #16
 800abd8:	af00      	add	r7, sp, #0
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800abe0:	e042      	b.n	800ac68 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	695b      	ldr	r3, [r3, #20]
 800abe8:	f003 0310 	and.w	r3, r3, #16
 800abec:	2b10      	cmp	r3, #16
 800abee:	d119      	bne.n	800ac24 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	f06f 0210 	mvn.w	r2, #16
 800abf8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2200      	movs	r2, #0
 800abfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	2220      	movs	r2, #32
 800ac04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	2200      	movs	r2, #0
 800ac1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800ac20:	2301      	movs	r3, #1
 800ac22:	e029      	b.n	800ac78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ac24:	f7fe f91c 	bl	8008e60 <HAL_GetTick>
 800ac28:	4602      	mov	r2, r0
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	1ad3      	subs	r3, r2, r3
 800ac2e:	68ba      	ldr	r2, [r7, #8]
 800ac30:	429a      	cmp	r2, r3
 800ac32:	d302      	bcc.n	800ac3a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d116      	bne.n	800ac68 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2220      	movs	r2, #32
 800ac44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac54:	f043 0220 	orr.w	r2, r3, #32
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800ac64:	2301      	movs	r3, #1
 800ac66:	e007      	b.n	800ac78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	695b      	ldr	r3, [r3, #20]
 800ac6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac72:	2b40      	cmp	r3, #64	; 0x40
 800ac74:	d1b5      	bne.n	800abe2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800ac76:	2300      	movs	r3, #0
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3710      	adds	r7, #16
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}

0800ac80 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800ac80:	b480      	push	{r7}
 800ac82:	b083      	sub	sp, #12
 800ac84:	af00      	add	r7, sp, #0
 800ac86:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	695b      	ldr	r3, [r3, #20]
 800ac8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ac96:	d11b      	bne.n	800acd0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800aca0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2200      	movs	r2, #0
 800aca6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2220      	movs	r2, #32
 800acac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acbc:	f043 0204 	orr.w	r2, r3, #4
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2200      	movs	r2, #0
 800acc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800accc:	2301      	movs	r3, #1
 800acce:	e000      	b.n	800acd2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800acd0:	2300      	movs	r3, #0
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	370c      	adds	r7, #12
 800acd6:	46bd      	mov	sp, r7
 800acd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acdc:	4770      	bx	lr

0800acde <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800acde:	b480      	push	{r7}
 800ace0:	b083      	sub	sp, #12
 800ace2:	af00      	add	r7, sp, #0
 800ace4:	6078      	str	r0, [r7, #4]
 800ace6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	2b20      	cmp	r3, #32
 800acf2:	d129      	bne.n	800ad48 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	2224      	movs	r2, #36	; 0x24
 800acf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	f022 0201 	bic.w	r2, r2, #1
 800ad0a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	f022 0210 	bic.w	r2, r2, #16
 800ad1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	683a      	ldr	r2, [r7, #0]
 800ad28:	430a      	orrs	r2, r1
 800ad2a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	681a      	ldr	r2, [r3, #0]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	f042 0201 	orr.w	r2, r2, #1
 800ad3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2220      	movs	r2, #32
 800ad40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ad44:	2300      	movs	r3, #0
 800ad46:	e000      	b.n	800ad4a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800ad48:	2302      	movs	r3, #2
  }
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	370c      	adds	r7, #12
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr

0800ad56 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ad56:	b480      	push	{r7}
 800ad58:	b085      	sub	sp, #20
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
 800ad5e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800ad60:	2300      	movs	r3, #0
 800ad62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	2b20      	cmp	r3, #32
 800ad6e:	d12a      	bne.n	800adc6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2224      	movs	r2, #36	; 0x24
 800ad74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	f022 0201 	bic.w	r2, r2, #1
 800ad86:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad8e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800ad90:	89fb      	ldrh	r3, [r7, #14]
 800ad92:	f023 030f 	bic.w	r3, r3, #15
 800ad96:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	b29a      	uxth	r2, r3
 800ad9c:	89fb      	ldrh	r3, [r7, #14]
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	89fa      	ldrh	r2, [r7, #14]
 800ada8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	681a      	ldr	r2, [r3, #0]
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	f042 0201 	orr.w	r2, r2, #1
 800adb8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2220      	movs	r2, #32
 800adbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800adc2:	2300      	movs	r3, #0
 800adc4:	e000      	b.n	800adc8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800adc6:	2302      	movs	r3, #2
  }
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3714      	adds	r7, #20
 800adcc:	46bd      	mov	sp, r7
 800adce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800add2:	4770      	bx	lr

0800add4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800add4:	b580      	push	{r7, lr}
 800add6:	b084      	sub	sp, #16
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d101      	bne.n	800ade6 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800ade2:	2301      	movs	r3, #1
 800ade4:	e034      	b.n	800ae50 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800adee:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f245 5255 	movw	r2, #21845	; 0x5555
 800adf8:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	6852      	ldr	r2, [r2, #4]
 800ae02:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	687a      	ldr	r2, [r7, #4]
 800ae0a:	6892      	ldr	r2, [r2, #8]
 800ae0c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800ae0e:	f7fe f827 	bl	8008e60 <HAL_GetTick>
 800ae12:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae14:	e00f      	b.n	800ae36 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800ae16:	f7fe f823 	bl	8008e60 <HAL_GetTick>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	1ad3      	subs	r3, r2, r3
 800ae20:	2b31      	cmp	r3, #49	; 0x31
 800ae22:	d908      	bls.n	800ae36 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	68db      	ldr	r3, [r3, #12]
 800ae2a:	f003 0303 	and.w	r3, r3, #3
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d001      	beq.n	800ae36 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800ae32:	2303      	movs	r3, #3
 800ae34:	e00c      	b.n	800ae50 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	68db      	ldr	r3, [r3, #12]
 800ae3c:	f003 0303 	and.w	r3, r3, #3
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1e8      	bne.n	800ae16 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800ae4c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ae4e:	2300      	movs	r3, #0
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3710      	adds	r7, #16
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800ae58:	b480      	push	{r7}
 800ae5a:	b083      	sub	sp, #12
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800ae68:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800ae80:	4b05      	ldr	r3, [pc, #20]	; (800ae98 <HAL_PWR_EnableWakeUpPin+0x20>)
 800ae82:	685a      	ldr	r2, [r3, #4]
 800ae84:	4904      	ldr	r1, [pc, #16]	; (800ae98 <HAL_PWR_EnableWakeUpPin+0x20>)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	604b      	str	r3, [r1, #4]
}
 800ae8c:	bf00      	nop
 800ae8e:	370c      	adds	r7, #12
 800ae90:	46bd      	mov	sp, r7
 800ae92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae96:	4770      	bx	lr
 800ae98:	40007000 	.word	0x40007000

0800ae9c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b083      	sub	sp, #12
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800aea4:	4b06      	ldr	r3, [pc, #24]	; (800aec0 <HAL_PWR_DisableWakeUpPin+0x24>)
 800aea6:	685a      	ldr	r2, [r3, #4]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	43db      	mvns	r3, r3
 800aeac:	4904      	ldr	r1, [pc, #16]	; (800aec0 <HAL_PWR_DisableWakeUpPin+0x24>)
 800aeae:	4013      	ands	r3, r2
 800aeb0:	604b      	str	r3, [r1, #4]
}
 800aeb2:	bf00      	nop
 800aeb4:	370c      	adds	r7, #12
 800aeb6:	46bd      	mov	sp, r7
 800aeb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aebc:	4770      	bx	lr
 800aebe:	bf00      	nop
 800aec0:	40007000 	.word	0x40007000

0800aec4 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800aec4:	b480      	push	{r7}
 800aec6:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800aec8:	4b08      	ldr	r3, [pc, #32]	; (800aeec <HAL_PWR_EnterSTANDBYMode+0x28>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	4a07      	ldr	r2, [pc, #28]	; (800aeec <HAL_PWR_EnterSTANDBYMode+0x28>)
 800aece:	f043 0302 	orr.w	r3, r3, #2
 800aed2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800aed4:	4b06      	ldr	r3, [pc, #24]	; (800aef0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	4a05      	ldr	r2, [pc, #20]	; (800aef0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800aeda:	f043 0304 	orr.w	r3, r3, #4
 800aede:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800aee0:	bf30      	wfi
}
 800aee2:	bf00      	nop
 800aee4:	46bd      	mov	sp, r7
 800aee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeea:	4770      	bx	lr
 800aeec:	40007000 	.word	0x40007000
 800aef0:	e000ed00 	.word	0xe000ed00

0800aef4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b082      	sub	sp, #8
 800aef8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800aefa:	2300      	movs	r3, #0
 800aefc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800aefe:	2300      	movs	r3, #0
 800af00:	603b      	str	r3, [r7, #0]
 800af02:	4b20      	ldr	r3, [pc, #128]	; (800af84 <HAL_PWREx_EnableOverDrive+0x90>)
 800af04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af06:	4a1f      	ldr	r2, [pc, #124]	; (800af84 <HAL_PWREx_EnableOverDrive+0x90>)
 800af08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800af0c:	6413      	str	r3, [r2, #64]	; 0x40
 800af0e:	4b1d      	ldr	r3, [pc, #116]	; (800af84 <HAL_PWREx_EnableOverDrive+0x90>)
 800af10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800af16:	603b      	str	r3, [r7, #0]
 800af18:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800af1a:	4b1b      	ldr	r3, [pc, #108]	; (800af88 <HAL_PWREx_EnableOverDrive+0x94>)
 800af1c:	2201      	movs	r2, #1
 800af1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800af20:	f7fd ff9e 	bl	8008e60 <HAL_GetTick>
 800af24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800af26:	e009      	b.n	800af3c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800af28:	f7fd ff9a 	bl	8008e60 <HAL_GetTick>
 800af2c:	4602      	mov	r2, r0
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	1ad3      	subs	r3, r2, r3
 800af32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af36:	d901      	bls.n	800af3c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800af38:	2303      	movs	r3, #3
 800af3a:	e01f      	b.n	800af7c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800af3c:	4b13      	ldr	r3, [pc, #76]	; (800af8c <HAL_PWREx_EnableOverDrive+0x98>)
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800af44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800af48:	d1ee      	bne.n	800af28 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800af4a:	4b11      	ldr	r3, [pc, #68]	; (800af90 <HAL_PWREx_EnableOverDrive+0x9c>)
 800af4c:	2201      	movs	r2, #1
 800af4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800af50:	f7fd ff86 	bl	8008e60 <HAL_GetTick>
 800af54:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800af56:	e009      	b.n	800af6c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800af58:	f7fd ff82 	bl	8008e60 <HAL_GetTick>
 800af5c:	4602      	mov	r2, r0
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	1ad3      	subs	r3, r2, r3
 800af62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af66:	d901      	bls.n	800af6c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800af68:	2303      	movs	r3, #3
 800af6a:	e007      	b.n	800af7c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800af6c:	4b07      	ldr	r3, [pc, #28]	; (800af8c <HAL_PWREx_EnableOverDrive+0x98>)
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800af78:	d1ee      	bne.n	800af58 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800af7a:	2300      	movs	r3, #0
}
 800af7c:	4618      	mov	r0, r3
 800af7e:	3708      	adds	r7, #8
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}
 800af84:	40023800 	.word	0x40023800
 800af88:	420e0040 	.word	0x420e0040
 800af8c:	40007000 	.word	0x40007000
 800af90:	420e0044 	.word	0x420e0044

0800af94 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b086      	sub	sp, #24
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d101      	bne.n	800afa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800afa2:	2301      	movs	r3, #1
 800afa4:	e264      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	f003 0301 	and.w	r3, r3, #1
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d075      	beq.n	800b09e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800afb2:	4ba3      	ldr	r3, [pc, #652]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800afb4:	689b      	ldr	r3, [r3, #8]
 800afb6:	f003 030c 	and.w	r3, r3, #12
 800afba:	2b04      	cmp	r3, #4
 800afbc:	d00c      	beq.n	800afd8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800afbe:	4ba0      	ldr	r3, [pc, #640]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800afc0:	689b      	ldr	r3, [r3, #8]
 800afc2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800afc6:	2b08      	cmp	r3, #8
 800afc8:	d112      	bne.n	800aff0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800afca:	4b9d      	ldr	r3, [pc, #628]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800afcc:	685b      	ldr	r3, [r3, #4]
 800afce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800afd2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800afd6:	d10b      	bne.n	800aff0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800afd8:	4b99      	ldr	r3, [pc, #612]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d05b      	beq.n	800b09c <HAL_RCC_OscConfig+0x108>
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d157      	bne.n	800b09c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800afec:	2301      	movs	r3, #1
 800afee:	e23f      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	685b      	ldr	r3, [r3, #4]
 800aff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aff8:	d106      	bne.n	800b008 <HAL_RCC_OscConfig+0x74>
 800affa:	4b91      	ldr	r3, [pc, #580]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a90      	ldr	r2, [pc, #576]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b000:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b004:	6013      	str	r3, [r2, #0]
 800b006:	e01d      	b.n	800b044 <HAL_RCC_OscConfig+0xb0>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	685b      	ldr	r3, [r3, #4]
 800b00c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b010:	d10c      	bne.n	800b02c <HAL_RCC_OscConfig+0x98>
 800b012:	4b8b      	ldr	r3, [pc, #556]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a8a      	ldr	r2, [pc, #552]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b018:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b01c:	6013      	str	r3, [r2, #0]
 800b01e:	4b88      	ldr	r3, [pc, #544]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a87      	ldr	r2, [pc, #540]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b024:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b028:	6013      	str	r3, [r2, #0]
 800b02a:	e00b      	b.n	800b044 <HAL_RCC_OscConfig+0xb0>
 800b02c:	4b84      	ldr	r3, [pc, #528]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4a83      	ldr	r2, [pc, #524]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b036:	6013      	str	r3, [r2, #0]
 800b038:	4b81      	ldr	r3, [pc, #516]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	4a80      	ldr	r2, [pc, #512]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b03e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b042:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	685b      	ldr	r3, [r3, #4]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d013      	beq.n	800b074 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b04c:	f7fd ff08 	bl	8008e60 <HAL_GetTick>
 800b050:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b052:	e008      	b.n	800b066 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b054:	f7fd ff04 	bl	8008e60 <HAL_GetTick>
 800b058:	4602      	mov	r2, r0
 800b05a:	693b      	ldr	r3, [r7, #16]
 800b05c:	1ad3      	subs	r3, r2, r3
 800b05e:	2b64      	cmp	r3, #100	; 0x64
 800b060:	d901      	bls.n	800b066 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b062:	2303      	movs	r3, #3
 800b064:	e204      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b066:	4b76      	ldr	r3, [pc, #472]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d0f0      	beq.n	800b054 <HAL_RCC_OscConfig+0xc0>
 800b072:	e014      	b.n	800b09e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b074:	f7fd fef4 	bl	8008e60 <HAL_GetTick>
 800b078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b07a:	e008      	b.n	800b08e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b07c:	f7fd fef0 	bl	8008e60 <HAL_GetTick>
 800b080:	4602      	mov	r2, r0
 800b082:	693b      	ldr	r3, [r7, #16]
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	2b64      	cmp	r3, #100	; 0x64
 800b088:	d901      	bls.n	800b08e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b08a:	2303      	movs	r3, #3
 800b08c:	e1f0      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b08e:	4b6c      	ldr	r3, [pc, #432]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b096:	2b00      	cmp	r3, #0
 800b098:	d1f0      	bne.n	800b07c <HAL_RCC_OscConfig+0xe8>
 800b09a:	e000      	b.n	800b09e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b09c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	f003 0302 	and.w	r3, r3, #2
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d063      	beq.n	800b172 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b0aa:	4b65      	ldr	r3, [pc, #404]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b0ac:	689b      	ldr	r3, [r3, #8]
 800b0ae:	f003 030c 	and.w	r3, r3, #12
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d00b      	beq.n	800b0ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b0b6:	4b62      	ldr	r3, [pc, #392]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b0b8:	689b      	ldr	r3, [r3, #8]
 800b0ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b0be:	2b08      	cmp	r3, #8
 800b0c0:	d11c      	bne.n	800b0fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b0c2:	4b5f      	ldr	r3, [pc, #380]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d116      	bne.n	800b0fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b0ce:	4b5c      	ldr	r3, [pc, #368]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	f003 0302 	and.w	r3, r3, #2
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d005      	beq.n	800b0e6 <HAL_RCC_OscConfig+0x152>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d001      	beq.n	800b0e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	e1c4      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b0e6:	4b56      	ldr	r3, [pc, #344]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	691b      	ldr	r3, [r3, #16]
 800b0f2:	00db      	lsls	r3, r3, #3
 800b0f4:	4952      	ldr	r1, [pc, #328]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b0fa:	e03a      	b.n	800b172 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d020      	beq.n	800b146 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b104:	4b4f      	ldr	r3, [pc, #316]	; (800b244 <HAL_RCC_OscConfig+0x2b0>)
 800b106:	2201      	movs	r2, #1
 800b108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b10a:	f7fd fea9 	bl	8008e60 <HAL_GetTick>
 800b10e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b110:	e008      	b.n	800b124 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b112:	f7fd fea5 	bl	8008e60 <HAL_GetTick>
 800b116:	4602      	mov	r2, r0
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	1ad3      	subs	r3, r2, r3
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d901      	bls.n	800b124 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b120:	2303      	movs	r3, #3
 800b122:	e1a5      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b124:	4b46      	ldr	r3, [pc, #280]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f003 0302 	and.w	r3, r3, #2
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d0f0      	beq.n	800b112 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b130:	4b43      	ldr	r3, [pc, #268]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	691b      	ldr	r3, [r3, #16]
 800b13c:	00db      	lsls	r3, r3, #3
 800b13e:	4940      	ldr	r1, [pc, #256]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b140:	4313      	orrs	r3, r2
 800b142:	600b      	str	r3, [r1, #0]
 800b144:	e015      	b.n	800b172 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b146:	4b3f      	ldr	r3, [pc, #252]	; (800b244 <HAL_RCC_OscConfig+0x2b0>)
 800b148:	2200      	movs	r2, #0
 800b14a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b14c:	f7fd fe88 	bl	8008e60 <HAL_GetTick>
 800b150:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b152:	e008      	b.n	800b166 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b154:	f7fd fe84 	bl	8008e60 <HAL_GetTick>
 800b158:	4602      	mov	r2, r0
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	2b02      	cmp	r3, #2
 800b160:	d901      	bls.n	800b166 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b162:	2303      	movs	r3, #3
 800b164:	e184      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b166:	4b36      	ldr	r3, [pc, #216]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f003 0302 	and.w	r3, r3, #2
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1f0      	bne.n	800b154 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	f003 0308 	and.w	r3, r3, #8
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d030      	beq.n	800b1e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	695b      	ldr	r3, [r3, #20]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d016      	beq.n	800b1b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b186:	4b30      	ldr	r3, [pc, #192]	; (800b248 <HAL_RCC_OscConfig+0x2b4>)
 800b188:	2201      	movs	r2, #1
 800b18a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b18c:	f7fd fe68 	bl	8008e60 <HAL_GetTick>
 800b190:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b192:	e008      	b.n	800b1a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b194:	f7fd fe64 	bl	8008e60 <HAL_GetTick>
 800b198:	4602      	mov	r2, r0
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	1ad3      	subs	r3, r2, r3
 800b19e:	2b02      	cmp	r3, #2
 800b1a0:	d901      	bls.n	800b1a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b1a2:	2303      	movs	r3, #3
 800b1a4:	e164      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b1a6:	4b26      	ldr	r3, [pc, #152]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b1a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d0f0      	beq.n	800b194 <HAL_RCC_OscConfig+0x200>
 800b1b2:	e015      	b.n	800b1e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b1b4:	4b24      	ldr	r3, [pc, #144]	; (800b248 <HAL_RCC_OscConfig+0x2b4>)
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b1ba:	f7fd fe51 	bl	8008e60 <HAL_GetTick>
 800b1be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b1c0:	e008      	b.n	800b1d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b1c2:	f7fd fe4d 	bl	8008e60 <HAL_GetTick>
 800b1c6:	4602      	mov	r2, r0
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	1ad3      	subs	r3, r2, r3
 800b1cc:	2b02      	cmp	r3, #2
 800b1ce:	d901      	bls.n	800b1d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b1d0:	2303      	movs	r3, #3
 800b1d2:	e14d      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b1d4:	4b1a      	ldr	r3, [pc, #104]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b1d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b1d8:	f003 0302 	and.w	r3, r3, #2
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d1f0      	bne.n	800b1c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	f003 0304 	and.w	r3, r3, #4
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	f000 80a0 	beq.w	800b32e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b1f2:	4b13      	ldr	r3, [pc, #76]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b1f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d10f      	bne.n	800b21e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b1fe:	2300      	movs	r3, #0
 800b200:	60bb      	str	r3, [r7, #8]
 800b202:	4b0f      	ldr	r3, [pc, #60]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b206:	4a0e      	ldr	r2, [pc, #56]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b208:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b20c:	6413      	str	r3, [r2, #64]	; 0x40
 800b20e:	4b0c      	ldr	r3, [pc, #48]	; (800b240 <HAL_RCC_OscConfig+0x2ac>)
 800b210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b212:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b216:	60bb      	str	r3, [r7, #8]
 800b218:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b21a:	2301      	movs	r3, #1
 800b21c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b21e:	4b0b      	ldr	r3, [pc, #44]	; (800b24c <HAL_RCC_OscConfig+0x2b8>)
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b226:	2b00      	cmp	r3, #0
 800b228:	d121      	bne.n	800b26e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b22a:	4b08      	ldr	r3, [pc, #32]	; (800b24c <HAL_RCC_OscConfig+0x2b8>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	4a07      	ldr	r2, [pc, #28]	; (800b24c <HAL_RCC_OscConfig+0x2b8>)
 800b230:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b234:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b236:	f7fd fe13 	bl	8008e60 <HAL_GetTick>
 800b23a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b23c:	e011      	b.n	800b262 <HAL_RCC_OscConfig+0x2ce>
 800b23e:	bf00      	nop
 800b240:	40023800 	.word	0x40023800
 800b244:	42470000 	.word	0x42470000
 800b248:	42470e80 	.word	0x42470e80
 800b24c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b250:	f7fd fe06 	bl	8008e60 <HAL_GetTick>
 800b254:	4602      	mov	r2, r0
 800b256:	693b      	ldr	r3, [r7, #16]
 800b258:	1ad3      	subs	r3, r2, r3
 800b25a:	2b02      	cmp	r3, #2
 800b25c:	d901      	bls.n	800b262 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800b25e:	2303      	movs	r3, #3
 800b260:	e106      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b262:	4b85      	ldr	r3, [pc, #532]	; (800b478 <HAL_RCC_OscConfig+0x4e4>)
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d0f0      	beq.n	800b250 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	689b      	ldr	r3, [r3, #8]
 800b272:	2b01      	cmp	r3, #1
 800b274:	d106      	bne.n	800b284 <HAL_RCC_OscConfig+0x2f0>
 800b276:	4b81      	ldr	r3, [pc, #516]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b278:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b27a:	4a80      	ldr	r2, [pc, #512]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b27c:	f043 0301 	orr.w	r3, r3, #1
 800b280:	6713      	str	r3, [r2, #112]	; 0x70
 800b282:	e01c      	b.n	800b2be <HAL_RCC_OscConfig+0x32a>
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	2b05      	cmp	r3, #5
 800b28a:	d10c      	bne.n	800b2a6 <HAL_RCC_OscConfig+0x312>
 800b28c:	4b7b      	ldr	r3, [pc, #492]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b28e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b290:	4a7a      	ldr	r2, [pc, #488]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b292:	f043 0304 	orr.w	r3, r3, #4
 800b296:	6713      	str	r3, [r2, #112]	; 0x70
 800b298:	4b78      	ldr	r3, [pc, #480]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b29a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b29c:	4a77      	ldr	r2, [pc, #476]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b29e:	f043 0301 	orr.w	r3, r3, #1
 800b2a2:	6713      	str	r3, [r2, #112]	; 0x70
 800b2a4:	e00b      	b.n	800b2be <HAL_RCC_OscConfig+0x32a>
 800b2a6:	4b75      	ldr	r3, [pc, #468]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b2a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2aa:	4a74      	ldr	r2, [pc, #464]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b2ac:	f023 0301 	bic.w	r3, r3, #1
 800b2b0:	6713      	str	r3, [r2, #112]	; 0x70
 800b2b2:	4b72      	ldr	r3, [pc, #456]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b2b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2b6:	4a71      	ldr	r2, [pc, #452]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b2b8:	f023 0304 	bic.w	r3, r3, #4
 800b2bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	689b      	ldr	r3, [r3, #8]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d015      	beq.n	800b2f2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2c6:	f7fd fdcb 	bl	8008e60 <HAL_GetTick>
 800b2ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2cc:	e00a      	b.n	800b2e4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b2ce:	f7fd fdc7 	bl	8008e60 <HAL_GetTick>
 800b2d2:	4602      	mov	r2, r0
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	1ad3      	subs	r3, r2, r3
 800b2d8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d901      	bls.n	800b2e4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800b2e0:	2303      	movs	r3, #3
 800b2e2:	e0c5      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b2e4:	4b65      	ldr	r3, [pc, #404]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b2e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b2e8:	f003 0302 	and.w	r3, r3, #2
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d0ee      	beq.n	800b2ce <HAL_RCC_OscConfig+0x33a>
 800b2f0:	e014      	b.n	800b31c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b2f2:	f7fd fdb5 	bl	8008e60 <HAL_GetTick>
 800b2f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b2f8:	e00a      	b.n	800b310 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b2fa:	f7fd fdb1 	bl	8008e60 <HAL_GetTick>
 800b2fe:	4602      	mov	r2, r0
 800b300:	693b      	ldr	r3, [r7, #16]
 800b302:	1ad3      	subs	r3, r2, r3
 800b304:	f241 3288 	movw	r2, #5000	; 0x1388
 800b308:	4293      	cmp	r3, r2
 800b30a:	d901      	bls.n	800b310 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800b30c:	2303      	movs	r3, #3
 800b30e:	e0af      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b310:	4b5a      	ldr	r3, [pc, #360]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b314:	f003 0302 	and.w	r3, r3, #2
 800b318:	2b00      	cmp	r3, #0
 800b31a:	d1ee      	bne.n	800b2fa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b31c:	7dfb      	ldrb	r3, [r7, #23]
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d105      	bne.n	800b32e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b322:	4b56      	ldr	r3, [pc, #344]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b326:	4a55      	ldr	r2, [pc, #340]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b328:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b32c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	699b      	ldr	r3, [r3, #24]
 800b332:	2b00      	cmp	r3, #0
 800b334:	f000 809b 	beq.w	800b46e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b338:	4b50      	ldr	r3, [pc, #320]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	f003 030c 	and.w	r3, r3, #12
 800b340:	2b08      	cmp	r3, #8
 800b342:	d05c      	beq.n	800b3fe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	699b      	ldr	r3, [r3, #24]
 800b348:	2b02      	cmp	r3, #2
 800b34a:	d141      	bne.n	800b3d0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b34c:	4b4c      	ldr	r3, [pc, #304]	; (800b480 <HAL_RCC_OscConfig+0x4ec>)
 800b34e:	2200      	movs	r2, #0
 800b350:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b352:	f7fd fd85 	bl	8008e60 <HAL_GetTick>
 800b356:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b358:	e008      	b.n	800b36c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b35a:	f7fd fd81 	bl	8008e60 <HAL_GetTick>
 800b35e:	4602      	mov	r2, r0
 800b360:	693b      	ldr	r3, [r7, #16]
 800b362:	1ad3      	subs	r3, r2, r3
 800b364:	2b02      	cmp	r3, #2
 800b366:	d901      	bls.n	800b36c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800b368:	2303      	movs	r3, #3
 800b36a:	e081      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b36c:	4b43      	ldr	r3, [pc, #268]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b374:	2b00      	cmp	r3, #0
 800b376:	d1f0      	bne.n	800b35a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	69da      	ldr	r2, [r3, #28]
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	6a1b      	ldr	r3, [r3, #32]
 800b380:	431a      	orrs	r2, r3
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b386:	019b      	lsls	r3, r3, #6
 800b388:	431a      	orrs	r2, r3
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b38e:	085b      	lsrs	r3, r3, #1
 800b390:	3b01      	subs	r3, #1
 800b392:	041b      	lsls	r3, r3, #16
 800b394:	431a      	orrs	r2, r3
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b39a:	061b      	lsls	r3, r3, #24
 800b39c:	4937      	ldr	r1, [pc, #220]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b3a2:	4b37      	ldr	r3, [pc, #220]	; (800b480 <HAL_RCC_OscConfig+0x4ec>)
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3a8:	f7fd fd5a 	bl	8008e60 <HAL_GetTick>
 800b3ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b3ae:	e008      	b.n	800b3c2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3b0:	f7fd fd56 	bl	8008e60 <HAL_GetTick>
 800b3b4:	4602      	mov	r2, r0
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	1ad3      	subs	r3, r2, r3
 800b3ba:	2b02      	cmp	r3, #2
 800b3bc:	d901      	bls.n	800b3c2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800b3be:	2303      	movs	r3, #3
 800b3c0:	e056      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b3c2:	4b2e      	ldr	r3, [pc, #184]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d0f0      	beq.n	800b3b0 <HAL_RCC_OscConfig+0x41c>
 800b3ce:	e04e      	b.n	800b46e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3d0:	4b2b      	ldr	r3, [pc, #172]	; (800b480 <HAL_RCC_OscConfig+0x4ec>)
 800b3d2:	2200      	movs	r2, #0
 800b3d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b3d6:	f7fd fd43 	bl	8008e60 <HAL_GetTick>
 800b3da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3dc:	e008      	b.n	800b3f0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b3de:	f7fd fd3f 	bl	8008e60 <HAL_GetTick>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	693b      	ldr	r3, [r7, #16]
 800b3e6:	1ad3      	subs	r3, r2, r3
 800b3e8:	2b02      	cmp	r3, #2
 800b3ea:	d901      	bls.n	800b3f0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800b3ec:	2303      	movs	r3, #3
 800b3ee:	e03f      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b3f0:	4b22      	ldr	r3, [pc, #136]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d1f0      	bne.n	800b3de <HAL_RCC_OscConfig+0x44a>
 800b3fc:	e037      	b.n	800b46e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	699b      	ldr	r3, [r3, #24]
 800b402:	2b01      	cmp	r3, #1
 800b404:	d101      	bne.n	800b40a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800b406:	2301      	movs	r3, #1
 800b408:	e032      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b40a:	4b1c      	ldr	r3, [pc, #112]	; (800b47c <HAL_RCC_OscConfig+0x4e8>)
 800b40c:	685b      	ldr	r3, [r3, #4]
 800b40e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	699b      	ldr	r3, [r3, #24]
 800b414:	2b01      	cmp	r3, #1
 800b416:	d028      	beq.n	800b46a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b422:	429a      	cmp	r2, r3
 800b424:	d121      	bne.n	800b46a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b430:	429a      	cmp	r2, r3
 800b432:	d11a      	bne.n	800b46a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b43a:	4013      	ands	r3, r2
 800b43c:	687a      	ldr	r2, [r7, #4]
 800b43e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b440:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b442:	4293      	cmp	r3, r2
 800b444:	d111      	bne.n	800b46a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b450:	085b      	lsrs	r3, r3, #1
 800b452:	3b01      	subs	r3, #1
 800b454:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b456:	429a      	cmp	r2, r3
 800b458:	d107      	bne.n	800b46a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b464:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b466:	429a      	cmp	r2, r3
 800b468:	d001      	beq.n	800b46e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	e000      	b.n	800b470 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3718      	adds	r7, #24
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}
 800b478:	40007000 	.word	0x40007000
 800b47c:	40023800 	.word	0x40023800
 800b480:	42470060 	.word	0x42470060

0800b484 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b084      	sub	sp, #16
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d101      	bne.n	800b498 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b494:	2301      	movs	r3, #1
 800b496:	e0cc      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b498:	4b68      	ldr	r3, [pc, #416]	; (800b63c <HAL_RCC_ClockConfig+0x1b8>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f003 030f 	and.w	r3, r3, #15
 800b4a0:	683a      	ldr	r2, [r7, #0]
 800b4a2:	429a      	cmp	r2, r3
 800b4a4:	d90c      	bls.n	800b4c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4a6:	4b65      	ldr	r3, [pc, #404]	; (800b63c <HAL_RCC_ClockConfig+0x1b8>)
 800b4a8:	683a      	ldr	r2, [r7, #0]
 800b4aa:	b2d2      	uxtb	r2, r2
 800b4ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b4ae:	4b63      	ldr	r3, [pc, #396]	; (800b63c <HAL_RCC_ClockConfig+0x1b8>)
 800b4b0:	681b      	ldr	r3, [r3, #0]
 800b4b2:	f003 030f 	and.w	r3, r3, #15
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	429a      	cmp	r2, r3
 800b4ba:	d001      	beq.n	800b4c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	e0b8      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	f003 0302 	and.w	r3, r3, #2
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d020      	beq.n	800b50e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f003 0304 	and.w	r3, r3, #4
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d005      	beq.n	800b4e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b4d8:	4b59      	ldr	r3, [pc, #356]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b4da:	689b      	ldr	r3, [r3, #8]
 800b4dc:	4a58      	ldr	r2, [pc, #352]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b4de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b4e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	f003 0308 	and.w	r3, r3, #8
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d005      	beq.n	800b4fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b4f0:	4b53      	ldr	r3, [pc, #332]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b4f2:	689b      	ldr	r3, [r3, #8]
 800b4f4:	4a52      	ldr	r2, [pc, #328]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b4f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b4fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b4fc:	4b50      	ldr	r3, [pc, #320]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b4fe:	689b      	ldr	r3, [r3, #8]
 800b500:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	494d      	ldr	r1, [pc, #308]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b50a:	4313      	orrs	r3, r2
 800b50c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	f003 0301 	and.w	r3, r3, #1
 800b516:	2b00      	cmp	r3, #0
 800b518:	d044      	beq.n	800b5a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	685b      	ldr	r3, [r3, #4]
 800b51e:	2b01      	cmp	r3, #1
 800b520:	d107      	bne.n	800b532 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b522:	4b47      	ldr	r3, [pc, #284]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d119      	bne.n	800b562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b52e:	2301      	movs	r3, #1
 800b530:	e07f      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	2b02      	cmp	r3, #2
 800b538:	d003      	beq.n	800b542 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b53e:	2b03      	cmp	r3, #3
 800b540:	d107      	bne.n	800b552 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b542:	4b3f      	ldr	r3, [pc, #252]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d109      	bne.n	800b562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b54e:	2301      	movs	r3, #1
 800b550:	e06f      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b552:	4b3b      	ldr	r3, [pc, #236]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	f003 0302 	and.w	r3, r3, #2
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d101      	bne.n	800b562 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b55e:	2301      	movs	r3, #1
 800b560:	e067      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b562:	4b37      	ldr	r3, [pc, #220]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	f023 0203 	bic.w	r2, r3, #3
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	685b      	ldr	r3, [r3, #4]
 800b56e:	4934      	ldr	r1, [pc, #208]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b570:	4313      	orrs	r3, r2
 800b572:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b574:	f7fd fc74 	bl	8008e60 <HAL_GetTick>
 800b578:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b57a:	e00a      	b.n	800b592 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b57c:	f7fd fc70 	bl	8008e60 <HAL_GetTick>
 800b580:	4602      	mov	r2, r0
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	1ad3      	subs	r3, r2, r3
 800b586:	f241 3288 	movw	r2, #5000	; 0x1388
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d901      	bls.n	800b592 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b58e:	2303      	movs	r3, #3
 800b590:	e04f      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b592:	4b2b      	ldr	r3, [pc, #172]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	f003 020c 	and.w	r2, r3, #12
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	685b      	ldr	r3, [r3, #4]
 800b59e:	009b      	lsls	r3, r3, #2
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d1eb      	bne.n	800b57c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b5a4:	4b25      	ldr	r3, [pc, #148]	; (800b63c <HAL_RCC_ClockConfig+0x1b8>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	f003 030f 	and.w	r3, r3, #15
 800b5ac:	683a      	ldr	r2, [r7, #0]
 800b5ae:	429a      	cmp	r2, r3
 800b5b0:	d20c      	bcs.n	800b5cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b5b2:	4b22      	ldr	r3, [pc, #136]	; (800b63c <HAL_RCC_ClockConfig+0x1b8>)
 800b5b4:	683a      	ldr	r2, [r7, #0]
 800b5b6:	b2d2      	uxtb	r2, r2
 800b5b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b5ba:	4b20      	ldr	r3, [pc, #128]	; (800b63c <HAL_RCC_ClockConfig+0x1b8>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f003 030f 	and.w	r3, r3, #15
 800b5c2:	683a      	ldr	r2, [r7, #0]
 800b5c4:	429a      	cmp	r2, r3
 800b5c6:	d001      	beq.n	800b5cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e032      	b.n	800b632 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f003 0304 	and.w	r3, r3, #4
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d008      	beq.n	800b5ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b5d8:	4b19      	ldr	r3, [pc, #100]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b5da:	689b      	ldr	r3, [r3, #8]
 800b5dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	4916      	ldr	r1, [pc, #88]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 0308 	and.w	r3, r3, #8
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d009      	beq.n	800b60a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b5f6:	4b12      	ldr	r3, [pc, #72]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b5f8:	689b      	ldr	r3, [r3, #8]
 800b5fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	691b      	ldr	r3, [r3, #16]
 800b602:	00db      	lsls	r3, r3, #3
 800b604:	490e      	ldr	r1, [pc, #56]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b606:	4313      	orrs	r3, r2
 800b608:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b60a:	f000 f821 	bl	800b650 <HAL_RCC_GetSysClockFreq>
 800b60e:	4602      	mov	r2, r0
 800b610:	4b0b      	ldr	r3, [pc, #44]	; (800b640 <HAL_RCC_ClockConfig+0x1bc>)
 800b612:	689b      	ldr	r3, [r3, #8]
 800b614:	091b      	lsrs	r3, r3, #4
 800b616:	f003 030f 	and.w	r3, r3, #15
 800b61a:	490a      	ldr	r1, [pc, #40]	; (800b644 <HAL_RCC_ClockConfig+0x1c0>)
 800b61c:	5ccb      	ldrb	r3, [r1, r3]
 800b61e:	fa22 f303 	lsr.w	r3, r2, r3
 800b622:	4a09      	ldr	r2, [pc, #36]	; (800b648 <HAL_RCC_ClockConfig+0x1c4>)
 800b624:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b626:	4b09      	ldr	r3, [pc, #36]	; (800b64c <HAL_RCC_ClockConfig+0x1c8>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	4618      	mov	r0, r3
 800b62c:	f7f7 ff3e 	bl	80034ac <HAL_InitTick>

  return HAL_OK;
 800b630:	2300      	movs	r3, #0
}
 800b632:	4618      	mov	r0, r3
 800b634:	3710      	adds	r7, #16
 800b636:	46bd      	mov	sp, r7
 800b638:	bd80      	pop	{r7, pc}
 800b63a:	bf00      	nop
 800b63c:	40023c00 	.word	0x40023c00
 800b640:	40023800 	.word	0x40023800
 800b644:	0801d564 	.word	0x0801d564
 800b648:	20000088 	.word	0x20000088
 800b64c:	200000cc 	.word	0x200000cc

0800b650 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b650:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b654:	b084      	sub	sp, #16
 800b656:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b658:	2300      	movs	r3, #0
 800b65a:	607b      	str	r3, [r7, #4]
 800b65c:	2300      	movs	r3, #0
 800b65e:	60fb      	str	r3, [r7, #12]
 800b660:	2300      	movs	r3, #0
 800b662:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b664:	2300      	movs	r3, #0
 800b666:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b668:	4b67      	ldr	r3, [pc, #412]	; (800b808 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	f003 030c 	and.w	r3, r3, #12
 800b670:	2b08      	cmp	r3, #8
 800b672:	d00d      	beq.n	800b690 <HAL_RCC_GetSysClockFreq+0x40>
 800b674:	2b08      	cmp	r3, #8
 800b676:	f200 80bd 	bhi.w	800b7f4 <HAL_RCC_GetSysClockFreq+0x1a4>
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d002      	beq.n	800b684 <HAL_RCC_GetSysClockFreq+0x34>
 800b67e:	2b04      	cmp	r3, #4
 800b680:	d003      	beq.n	800b68a <HAL_RCC_GetSysClockFreq+0x3a>
 800b682:	e0b7      	b.n	800b7f4 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b684:	4b61      	ldr	r3, [pc, #388]	; (800b80c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b686:	60bb      	str	r3, [r7, #8]
       break;
 800b688:	e0b7      	b.n	800b7fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b68a:	4b60      	ldr	r3, [pc, #384]	; (800b80c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b68c:	60bb      	str	r3, [r7, #8]
      break;
 800b68e:	e0b4      	b.n	800b7fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b690:	4b5d      	ldr	r3, [pc, #372]	; (800b808 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b698:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b69a:	4b5b      	ldr	r3, [pc, #364]	; (800b808 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b69c:	685b      	ldr	r3, [r3, #4]
 800b69e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d04d      	beq.n	800b742 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b6a6:	4b58      	ldr	r3, [pc, #352]	; (800b808 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b6a8:	685b      	ldr	r3, [r3, #4]
 800b6aa:	099b      	lsrs	r3, r3, #6
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	f04f 0300 	mov.w	r3, #0
 800b6b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b6b6:	f04f 0100 	mov.w	r1, #0
 800b6ba:	ea02 0800 	and.w	r8, r2, r0
 800b6be:	ea03 0901 	and.w	r9, r3, r1
 800b6c2:	4640      	mov	r0, r8
 800b6c4:	4649      	mov	r1, r9
 800b6c6:	f04f 0200 	mov.w	r2, #0
 800b6ca:	f04f 0300 	mov.w	r3, #0
 800b6ce:	014b      	lsls	r3, r1, #5
 800b6d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b6d4:	0142      	lsls	r2, r0, #5
 800b6d6:	4610      	mov	r0, r2
 800b6d8:	4619      	mov	r1, r3
 800b6da:	ebb0 0008 	subs.w	r0, r0, r8
 800b6de:	eb61 0109 	sbc.w	r1, r1, r9
 800b6e2:	f04f 0200 	mov.w	r2, #0
 800b6e6:	f04f 0300 	mov.w	r3, #0
 800b6ea:	018b      	lsls	r3, r1, #6
 800b6ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b6f0:	0182      	lsls	r2, r0, #6
 800b6f2:	1a12      	subs	r2, r2, r0
 800b6f4:	eb63 0301 	sbc.w	r3, r3, r1
 800b6f8:	f04f 0000 	mov.w	r0, #0
 800b6fc:	f04f 0100 	mov.w	r1, #0
 800b700:	00d9      	lsls	r1, r3, #3
 800b702:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b706:	00d0      	lsls	r0, r2, #3
 800b708:	4602      	mov	r2, r0
 800b70a:	460b      	mov	r3, r1
 800b70c:	eb12 0208 	adds.w	r2, r2, r8
 800b710:	eb43 0309 	adc.w	r3, r3, r9
 800b714:	f04f 0000 	mov.w	r0, #0
 800b718:	f04f 0100 	mov.w	r1, #0
 800b71c:	0299      	lsls	r1, r3, #10
 800b71e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800b722:	0290      	lsls	r0, r2, #10
 800b724:	4602      	mov	r2, r0
 800b726:	460b      	mov	r3, r1
 800b728:	4610      	mov	r0, r2
 800b72a:	4619      	mov	r1, r3
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	461a      	mov	r2, r3
 800b730:	f04f 0300 	mov.w	r3, #0
 800b734:	f7f5 fac8 	bl	8000cc8 <__aeabi_uldivmod>
 800b738:	4602      	mov	r2, r0
 800b73a:	460b      	mov	r3, r1
 800b73c:	4613      	mov	r3, r2
 800b73e:	60fb      	str	r3, [r7, #12]
 800b740:	e04a      	b.n	800b7d8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b742:	4b31      	ldr	r3, [pc, #196]	; (800b808 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b744:	685b      	ldr	r3, [r3, #4]
 800b746:	099b      	lsrs	r3, r3, #6
 800b748:	461a      	mov	r2, r3
 800b74a:	f04f 0300 	mov.w	r3, #0
 800b74e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b752:	f04f 0100 	mov.w	r1, #0
 800b756:	ea02 0400 	and.w	r4, r2, r0
 800b75a:	ea03 0501 	and.w	r5, r3, r1
 800b75e:	4620      	mov	r0, r4
 800b760:	4629      	mov	r1, r5
 800b762:	f04f 0200 	mov.w	r2, #0
 800b766:	f04f 0300 	mov.w	r3, #0
 800b76a:	014b      	lsls	r3, r1, #5
 800b76c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b770:	0142      	lsls	r2, r0, #5
 800b772:	4610      	mov	r0, r2
 800b774:	4619      	mov	r1, r3
 800b776:	1b00      	subs	r0, r0, r4
 800b778:	eb61 0105 	sbc.w	r1, r1, r5
 800b77c:	f04f 0200 	mov.w	r2, #0
 800b780:	f04f 0300 	mov.w	r3, #0
 800b784:	018b      	lsls	r3, r1, #6
 800b786:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b78a:	0182      	lsls	r2, r0, #6
 800b78c:	1a12      	subs	r2, r2, r0
 800b78e:	eb63 0301 	sbc.w	r3, r3, r1
 800b792:	f04f 0000 	mov.w	r0, #0
 800b796:	f04f 0100 	mov.w	r1, #0
 800b79a:	00d9      	lsls	r1, r3, #3
 800b79c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b7a0:	00d0      	lsls	r0, r2, #3
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	1912      	adds	r2, r2, r4
 800b7a8:	eb45 0303 	adc.w	r3, r5, r3
 800b7ac:	f04f 0000 	mov.w	r0, #0
 800b7b0:	f04f 0100 	mov.w	r1, #0
 800b7b4:	0299      	lsls	r1, r3, #10
 800b7b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800b7ba:	0290      	lsls	r0, r2, #10
 800b7bc:	4602      	mov	r2, r0
 800b7be:	460b      	mov	r3, r1
 800b7c0:	4610      	mov	r0, r2
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	461a      	mov	r2, r3
 800b7c8:	f04f 0300 	mov.w	r3, #0
 800b7cc:	f7f5 fa7c 	bl	8000cc8 <__aeabi_uldivmod>
 800b7d0:	4602      	mov	r2, r0
 800b7d2:	460b      	mov	r3, r1
 800b7d4:	4613      	mov	r3, r2
 800b7d6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b7d8:	4b0b      	ldr	r3, [pc, #44]	; (800b808 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b7da:	685b      	ldr	r3, [r3, #4]
 800b7dc:	0c1b      	lsrs	r3, r3, #16
 800b7de:	f003 0303 	and.w	r3, r3, #3
 800b7e2:	3301      	adds	r3, #1
 800b7e4:	005b      	lsls	r3, r3, #1
 800b7e6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b7e8:	68fa      	ldr	r2, [r7, #12]
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7f0:	60bb      	str	r3, [r7, #8]
      break;
 800b7f2:	e002      	b.n	800b7fa <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b7f4:	4b05      	ldr	r3, [pc, #20]	; (800b80c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b7f6:	60bb      	str	r3, [r7, #8]
      break;
 800b7f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b7fa:	68bb      	ldr	r3, [r7, #8]
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3710      	adds	r7, #16
 800b800:	46bd      	mov	sp, r7
 800b802:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b806:	bf00      	nop
 800b808:	40023800 	.word	0x40023800
 800b80c:	00f42400 	.word	0x00f42400

0800b810 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b810:	b480      	push	{r7}
 800b812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b814:	4b03      	ldr	r3, [pc, #12]	; (800b824 <HAL_RCC_GetHCLKFreq+0x14>)
 800b816:	681b      	ldr	r3, [r3, #0]
}
 800b818:	4618      	mov	r0, r3
 800b81a:	46bd      	mov	sp, r7
 800b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b820:	4770      	bx	lr
 800b822:	bf00      	nop
 800b824:	20000088 	.word	0x20000088

0800b828 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b82c:	f7ff fff0 	bl	800b810 <HAL_RCC_GetHCLKFreq>
 800b830:	4602      	mov	r2, r0
 800b832:	4b05      	ldr	r3, [pc, #20]	; (800b848 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b834:	689b      	ldr	r3, [r3, #8]
 800b836:	0a9b      	lsrs	r3, r3, #10
 800b838:	f003 0307 	and.w	r3, r3, #7
 800b83c:	4903      	ldr	r1, [pc, #12]	; (800b84c <HAL_RCC_GetPCLK1Freq+0x24>)
 800b83e:	5ccb      	ldrb	r3, [r1, r3]
 800b840:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b844:	4618      	mov	r0, r3
 800b846:	bd80      	pop	{r7, pc}
 800b848:	40023800 	.word	0x40023800
 800b84c:	0801d574 	.word	0x0801d574

0800b850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b854:	f7ff ffdc 	bl	800b810 <HAL_RCC_GetHCLKFreq>
 800b858:	4602      	mov	r2, r0
 800b85a:	4b05      	ldr	r3, [pc, #20]	; (800b870 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b85c:	689b      	ldr	r3, [r3, #8]
 800b85e:	0b5b      	lsrs	r3, r3, #13
 800b860:	f003 0307 	and.w	r3, r3, #7
 800b864:	4903      	ldr	r1, [pc, #12]	; (800b874 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b866:	5ccb      	ldrb	r3, [r1, r3]
 800b868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	bd80      	pop	{r7, pc}
 800b870:	40023800 	.word	0x40023800
 800b874:	0801d574 	.word	0x0801d574

0800b878 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b878:	b480      	push	{r7}
 800b87a:	b083      	sub	sp, #12
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	220f      	movs	r2, #15
 800b886:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b888:	4b12      	ldr	r3, [pc, #72]	; (800b8d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b88a:	689b      	ldr	r3, [r3, #8]
 800b88c:	f003 0203 	and.w	r2, r3, #3
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b894:	4b0f      	ldr	r3, [pc, #60]	; (800b8d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b896:	689b      	ldr	r3, [r3, #8]
 800b898:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b8a0:	4b0c      	ldr	r3, [pc, #48]	; (800b8d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b8a2:	689b      	ldr	r3, [r3, #8]
 800b8a4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800b8ac:	4b09      	ldr	r3, [pc, #36]	; (800b8d4 <HAL_RCC_GetClockConfig+0x5c>)
 800b8ae:	689b      	ldr	r3, [r3, #8]
 800b8b0:	08db      	lsrs	r3, r3, #3
 800b8b2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b8ba:	4b07      	ldr	r3, [pc, #28]	; (800b8d8 <HAL_RCC_GetClockConfig+0x60>)
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	f003 020f 	and.w	r2, r3, #15
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	601a      	str	r2, [r3, #0]
}
 800b8c6:	bf00      	nop
 800b8c8:	370c      	adds	r7, #12
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d0:	4770      	bx	lr
 800b8d2:	bf00      	nop
 800b8d4:	40023800 	.word	0x40023800
 800b8d8:	40023c00 	.word	0x40023c00

0800b8dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b086      	sub	sp, #24
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d10b      	bne.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b900:	2b00      	cmp	r3, #0
 800b902:	d105      	bne.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d075      	beq.n	800b9fc <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b910:	4bad      	ldr	r3, [pc, #692]	; (800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800b912:	2200      	movs	r2, #0
 800b914:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b916:	f7fd faa3 	bl	8008e60 <HAL_GetTick>
 800b91a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b91c:	e008      	b.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b91e:	f7fd fa9f 	bl	8008e60 <HAL_GetTick>
 800b922:	4602      	mov	r2, r0
 800b924:	697b      	ldr	r3, [r7, #20]
 800b926:	1ad3      	subs	r3, r2, r3
 800b928:	2b02      	cmp	r3, #2
 800b92a:	d901      	bls.n	800b930 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b92c:	2303      	movs	r3, #3
 800b92e:	e18b      	b.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b930:	4ba6      	ldr	r3, [pc, #664]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d1f0      	bne.n	800b91e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f003 0301 	and.w	r3, r3, #1
 800b944:	2b00      	cmp	r3, #0
 800b946:	d009      	beq.n	800b95c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	019a      	lsls	r2, r3, #6
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	071b      	lsls	r3, r3, #28
 800b954:	499d      	ldr	r1, [pc, #628]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b956:	4313      	orrs	r3, r2
 800b958:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f003 0302 	and.w	r3, r3, #2
 800b964:	2b00      	cmp	r3, #0
 800b966:	d01f      	beq.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800b968:	4b98      	ldr	r3, [pc, #608]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b96a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b96e:	0f1b      	lsrs	r3, r3, #28
 800b970:	f003 0307 	and.w	r3, r3, #7
 800b974:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	685b      	ldr	r3, [r3, #4]
 800b97a:	019a      	lsls	r2, r3, #6
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	68db      	ldr	r3, [r3, #12]
 800b980:	061b      	lsls	r3, r3, #24
 800b982:	431a      	orrs	r2, r3
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	071b      	lsls	r3, r3, #28
 800b988:	4990      	ldr	r1, [pc, #576]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b98a:	4313      	orrs	r3, r2
 800b98c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800b990:	4b8e      	ldr	r3, [pc, #568]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b992:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b996:	f023 021f 	bic.w	r2, r3, #31
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	69db      	ldr	r3, [r3, #28]
 800b99e:	3b01      	subs	r3, #1
 800b9a0:	498a      	ldr	r1, [pc, #552]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d00d      	beq.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	019a      	lsls	r2, r3, #6
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	68db      	ldr	r3, [r3, #12]
 800b9be:	061b      	lsls	r3, r3, #24
 800b9c0:	431a      	orrs	r2, r3
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	689b      	ldr	r3, [r3, #8]
 800b9c6:	071b      	lsls	r3, r3, #28
 800b9c8:	4980      	ldr	r1, [pc, #512]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b9ca:	4313      	orrs	r3, r2
 800b9cc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b9d0:	4b7d      	ldr	r3, [pc, #500]	; (800bbc8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800b9d2:	2201      	movs	r2, #1
 800b9d4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b9d6:	f7fd fa43 	bl	8008e60 <HAL_GetTick>
 800b9da:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b9dc:	e008      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b9de:	f7fd fa3f 	bl	8008e60 <HAL_GetTick>
 800b9e2:	4602      	mov	r2, r0
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	1ad3      	subs	r3, r2, r3
 800b9e8:	2b02      	cmp	r3, #2
 800b9ea:	d901      	bls.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b9ec:	2303      	movs	r3, #3
 800b9ee:	e12b      	b.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b9f0:	4b76      	ldr	r3, [pc, #472]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d0f0      	beq.n	800b9de <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f003 0304 	and.w	r3, r3, #4
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d105      	bne.n	800ba14 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d079      	beq.n	800bb08 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800ba14:	4b6e      	ldr	r3, [pc, #440]	; (800bbd0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ba16:	2200      	movs	r2, #0
 800ba18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800ba1a:	f7fd fa21 	bl	8008e60 <HAL_GetTick>
 800ba1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ba20:	e008      	b.n	800ba34 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800ba22:	f7fd fa1d 	bl	8008e60 <HAL_GetTick>
 800ba26:	4602      	mov	r2, r0
 800ba28:	697b      	ldr	r3, [r7, #20]
 800ba2a:	1ad3      	subs	r3, r2, r3
 800ba2c:	2b02      	cmp	r3, #2
 800ba2e:	d901      	bls.n	800ba34 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ba30:	2303      	movs	r3, #3
 800ba32:	e109      	b.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800ba34:	4b65      	ldr	r3, [pc, #404]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ba3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba40:	d0ef      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	f003 0304 	and.w	r3, r3, #4
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d020      	beq.n	800ba90 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ba4e:	4b5f      	ldr	r3, [pc, #380]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800ba50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba54:	0f1b      	lsrs	r3, r3, #28
 800ba56:	f003 0307 	and.w	r3, r3, #7
 800ba5a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	691b      	ldr	r3, [r3, #16]
 800ba60:	019a      	lsls	r2, r3, #6
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	695b      	ldr	r3, [r3, #20]
 800ba66:	061b      	lsls	r3, r3, #24
 800ba68:	431a      	orrs	r2, r3
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	071b      	lsls	r3, r3, #28
 800ba6e:	4957      	ldr	r1, [pc, #348]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800ba70:	4313      	orrs	r3, r2
 800ba72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800ba76:	4b55      	ldr	r3, [pc, #340]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800ba78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ba7c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	6a1b      	ldr	r3, [r3, #32]
 800ba84:	3b01      	subs	r3, #1
 800ba86:	021b      	lsls	r3, r3, #8
 800ba88:	4950      	ldr	r1, [pc, #320]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800ba8a:	4313      	orrs	r3, r2
 800ba8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	f003 0308 	and.w	r3, r3, #8
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d01e      	beq.n	800bada <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ba9c:	4b4b      	ldr	r3, [pc, #300]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800ba9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baa2:	0e1b      	lsrs	r3, r3, #24
 800baa4:	f003 030f 	and.w	r3, r3, #15
 800baa8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	691b      	ldr	r3, [r3, #16]
 800baae:	019a      	lsls	r2, r3, #6
 800bab0:	693b      	ldr	r3, [r7, #16]
 800bab2:	061b      	lsls	r3, r3, #24
 800bab4:	431a      	orrs	r2, r3
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	699b      	ldr	r3, [r3, #24]
 800baba:	071b      	lsls	r3, r3, #28
 800babc:	4943      	ldr	r1, [pc, #268]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800babe:	4313      	orrs	r3, r2
 800bac0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800bac4:	4b41      	ldr	r3, [pc, #260]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800baca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bad2:	493e      	ldr	r1, [pc, #248]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bad4:	4313      	orrs	r3, r2
 800bad6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800bada:	4b3d      	ldr	r3, [pc, #244]	; (800bbd0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800badc:	2201      	movs	r2, #1
 800bade:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800bae0:	f7fd f9be 	bl	8008e60 <HAL_GetTick>
 800bae4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bae6:	e008      	b.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800bae8:	f7fd f9ba 	bl	8008e60 <HAL_GetTick>
 800baec:	4602      	mov	r2, r0
 800baee:	697b      	ldr	r3, [r7, #20]
 800baf0:	1ad3      	subs	r3, r2, r3
 800baf2:	2b02      	cmp	r3, #2
 800baf4:	d901      	bls.n	800bafa <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800baf6:	2303      	movs	r3, #3
 800baf8:	e0a6      	b.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800bafa:	4b34      	ldr	r3, [pc, #208]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bb02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bb06:	d1ef      	bne.n	800bae8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	f003 0320 	and.w	r3, r3, #32
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	f000 808d 	beq.w	800bc30 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800bb16:	2300      	movs	r3, #0
 800bb18:	60fb      	str	r3, [r7, #12]
 800bb1a:	4b2c      	ldr	r3, [pc, #176]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bb1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb1e:	4a2b      	ldr	r2, [pc, #172]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bb20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb24:	6413      	str	r3, [r2, #64]	; 0x40
 800bb26:	4b29      	ldr	r3, [pc, #164]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bb28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb2e:	60fb      	str	r3, [r7, #12]
 800bb30:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800bb32:	4b28      	ldr	r3, [pc, #160]	; (800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	4a27      	ldr	r2, [pc, #156]	; (800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800bb38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb3c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bb3e:	f7fd f98f 	bl	8008e60 <HAL_GetTick>
 800bb42:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800bb44:	e008      	b.n	800bb58 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800bb46:	f7fd f98b 	bl	8008e60 <HAL_GetTick>
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	1ad3      	subs	r3, r2, r3
 800bb50:	2b02      	cmp	r3, #2
 800bb52:	d901      	bls.n	800bb58 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800bb54:	2303      	movs	r3, #3
 800bb56:	e077      	b.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800bb58:	4b1e      	ldr	r3, [pc, #120]	; (800bbd4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d0f0      	beq.n	800bb46 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bb64:	4b19      	ldr	r3, [pc, #100]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bb66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb6c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d039      	beq.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb7c:	693a      	ldr	r2, [r7, #16]
 800bb7e:	429a      	cmp	r2, r3
 800bb80:	d032      	beq.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bb82:	4b12      	ldr	r3, [pc, #72]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bb84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bb8a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800bb8c:	4b12      	ldr	r3, [pc, #72]	; (800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800bb8e:	2201      	movs	r2, #1
 800bb90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bb92:	4b11      	ldr	r3, [pc, #68]	; (800bbd8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800bb94:	2200      	movs	r2, #0
 800bb96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800bb98:	4a0c      	ldr	r2, [pc, #48]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bb9a:	693b      	ldr	r3, [r7, #16]
 800bb9c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800bb9e:	4b0b      	ldr	r3, [pc, #44]	; (800bbcc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800bba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bba2:	f003 0301 	and.w	r3, r3, #1
 800bba6:	2b01      	cmp	r3, #1
 800bba8:	d11e      	bne.n	800bbe8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800bbaa:	f7fd f959 	bl	8008e60 <HAL_GetTick>
 800bbae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bbb0:	e014      	b.n	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bbb2:	f7fd f955 	bl	8008e60 <HAL_GetTick>
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	697b      	ldr	r3, [r7, #20]
 800bbba:	1ad3      	subs	r3, r2, r3
 800bbbc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	d90b      	bls.n	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800bbc4:	2303      	movs	r3, #3
 800bbc6:	e03f      	b.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800bbc8:	42470068 	.word	0x42470068
 800bbcc:	40023800 	.word	0x40023800
 800bbd0:	42470070 	.word	0x42470070
 800bbd4:	40007000 	.word	0x40007000
 800bbd8:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bbdc:	4b1c      	ldr	r3, [pc, #112]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bbde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bbe0:	f003 0302 	and.w	r3, r3, #2
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d0e4      	beq.n	800bbb2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bbf0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bbf4:	d10d      	bne.n	800bc12 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800bbf6:	4b16      	ldr	r3, [pc, #88]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc02:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800bc06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bc0a:	4911      	ldr	r1, [pc, #68]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	608b      	str	r3, [r1, #8]
 800bc10:	e005      	b.n	800bc1e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800bc12:	4b0f      	ldr	r3, [pc, #60]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bc14:	689b      	ldr	r3, [r3, #8]
 800bc16:	4a0e      	ldr	r2, [pc, #56]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bc18:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800bc1c:	6093      	str	r3, [r2, #8]
 800bc1e:	4b0c      	ldr	r3, [pc, #48]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bc20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bc2a:	4909      	ldr	r1, [pc, #36]	; (800bc50 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800bc2c:	4313      	orrs	r3, r2
 800bc2e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	f003 0310 	and.w	r3, r3, #16
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d004      	beq.n	800bc46 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800bc42:	4b04      	ldr	r3, [pc, #16]	; (800bc54 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800bc44:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800bc46:	2300      	movs	r3, #0
}
 800bc48:	4618      	mov	r0, r3
 800bc4a:	3718      	adds	r7, #24
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	40023800 	.word	0x40023800
 800bc54:	424711e0 	.word	0x424711e0

0800bc58 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b082      	sub	sp, #8
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d101      	bne.n	800bc6a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800bc66:	2301      	movs	r3, #1
 800bc68:	e083      	b.n	800bd72 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	7f5b      	ldrb	r3, [r3, #29]
 800bc6e:	b2db      	uxtb	r3, r3
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d105      	bne.n	800bc80 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f7f6 ffb8 	bl	8002bf0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2202      	movs	r2, #2
 800bc84:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	22ca      	movs	r2, #202	; 0xca
 800bc8c:	625a      	str	r2, [r3, #36]	; 0x24
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2253      	movs	r2, #83	; 0x53
 800bc94:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 fc26 	bl	800c4e8 <RTC_EnterInitMode>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d008      	beq.n	800bcb4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	22ff      	movs	r2, #255	; 0xff
 800bca8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	2204      	movs	r2, #4
 800bcae:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e05e      	b.n	800bd72 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	689b      	ldr	r3, [r3, #8]
 800bcba:	687a      	ldr	r2, [r7, #4]
 800bcbc:	6812      	ldr	r2, [r2, #0]
 800bcbe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800bcc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bcc6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	6899      	ldr	r1, [r3, #8]
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	685a      	ldr	r2, [r3, #4]
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	691b      	ldr	r3, [r3, #16]
 800bcd6:	431a      	orrs	r2, r3
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	695b      	ldr	r3, [r3, #20]
 800bcdc:	431a      	orrs	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	430a      	orrs	r2, r1
 800bce4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	681b      	ldr	r3, [r3, #0]
 800bcea:	687a      	ldr	r2, [r7, #4]
 800bcec:	68d2      	ldr	r2, [r2, #12]
 800bcee:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	6919      	ldr	r1, [r3, #16]
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	689b      	ldr	r3, [r3, #8]
 800bcfa:	041a      	lsls	r2, r3, #16
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	430a      	orrs	r2, r1
 800bd02:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	681b      	ldr	r3, [r3, #0]
 800bd08:	68da      	ldr	r2, [r3, #12]
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bd12:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	689b      	ldr	r3, [r3, #8]
 800bd1a:	f003 0320 	and.w	r3, r3, #32
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d10e      	bne.n	800bd40 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bd22:	6878      	ldr	r0, [r7, #4]
 800bd24:	f000 fbb8 	bl	800c498 <HAL_RTC_WaitForSynchro>
 800bd28:	4603      	mov	r3, r0
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d008      	beq.n	800bd40 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	22ff      	movs	r2, #255	; 0xff
 800bd34:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2204      	movs	r2, #4
 800bd3a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	e018      	b.n	800bd72 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	681b      	ldr	r3, [r3, #0]
 800bd44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800bd4e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	699a      	ldr	r2, [r3, #24]
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	430a      	orrs	r2, r1
 800bd60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	22ff      	movs	r2, #255	; 0xff
 800bd68:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2201      	movs	r2, #1
 800bd6e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800bd70:	2300      	movs	r3, #0
  }
}
 800bd72:	4618      	mov	r0, r3
 800bd74:	3708      	adds	r7, #8
 800bd76:	46bd      	mov	sp, r7
 800bd78:	bd80      	pop	{r7, pc}

0800bd7a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bd7a:	b590      	push	{r4, r7, lr}
 800bd7c:	b087      	sub	sp, #28
 800bd7e:	af00      	add	r7, sp, #0
 800bd80:	60f8      	str	r0, [r7, #12]
 800bd82:	60b9      	str	r1, [r7, #8]
 800bd84:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bd86:	2300      	movs	r3, #0
 800bd88:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	7f1b      	ldrb	r3, [r3, #28]
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	d101      	bne.n	800bd96 <HAL_RTC_SetTime+0x1c>
 800bd92:	2302      	movs	r3, #2
 800bd94:	e0aa      	b.n	800beec <HAL_RTC_SetTime+0x172>
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2202      	movs	r2, #2
 800bda0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d126      	bne.n	800bdf6 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	689b      	ldr	r3, [r3, #8]
 800bdae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d102      	bne.n	800bdbc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	2200      	movs	r2, #0
 800bdba:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	781b      	ldrb	r3, [r3, #0]
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f000 fbbd 	bl	800c540 <RTC_ByteToBcd2>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800bdca:	68bb      	ldr	r3, [r7, #8]
 800bdcc:	785b      	ldrb	r3, [r3, #1]
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f000 fbb6 	bl	800c540 <RTC_ByteToBcd2>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800bdd8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800bdda:	68bb      	ldr	r3, [r7, #8]
 800bddc:	789b      	ldrb	r3, [r3, #2]
 800bdde:	4618      	mov	r0, r3
 800bde0:	f000 fbae 	bl	800c540 <RTC_ByteToBcd2>
 800bde4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800bde6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	78db      	ldrb	r3, [r3, #3]
 800bdee:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800bdf0:	4313      	orrs	r3, r2
 800bdf2:	617b      	str	r3, [r7, #20]
 800bdf4:	e018      	b.n	800be28 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be00:	2b00      	cmp	r3, #0
 800be02:	d102      	bne.n	800be0a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800be04:	68bb      	ldr	r3, [r7, #8]
 800be06:	2200      	movs	r2, #0
 800be08:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	781b      	ldrb	r3, [r3, #0]
 800be0e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800be10:	68bb      	ldr	r3, [r7, #8]
 800be12:	785b      	ldrb	r3, [r3, #1]
 800be14:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800be16:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800be18:	68ba      	ldr	r2, [r7, #8]
 800be1a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800be1c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800be1e:	68bb      	ldr	r3, [r7, #8]
 800be20:	78db      	ldrb	r3, [r3, #3]
 800be22:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800be24:	4313      	orrs	r3, r2
 800be26:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	22ca      	movs	r2, #202	; 0xca
 800be2e:	625a      	str	r2, [r3, #36]	; 0x24
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	2253      	movs	r2, #83	; 0x53
 800be36:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800be38:	68f8      	ldr	r0, [r7, #12]
 800be3a:	f000 fb55 	bl	800c4e8 <RTC_EnterInitMode>
 800be3e:	4603      	mov	r3, r0
 800be40:	2b00      	cmp	r3, #0
 800be42:	d00b      	beq.n	800be5c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	22ff      	movs	r2, #255	; 0xff
 800be4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	2204      	movs	r2, #4
 800be50:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	2200      	movs	r2, #0
 800be56:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800be58:	2301      	movs	r3, #1
 800be5a:	e047      	b.n	800beec <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	681a      	ldr	r2, [r3, #0]
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800be66:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800be6a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	689a      	ldr	r2, [r3, #8]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800be7a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	6899      	ldr	r1, [r3, #8]
 800be82:	68bb      	ldr	r3, [r7, #8]
 800be84:	68da      	ldr	r2, [r3, #12]
 800be86:	68bb      	ldr	r3, [r7, #8]
 800be88:	691b      	ldr	r3, [r3, #16]
 800be8a:	431a      	orrs	r2, r3
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	430a      	orrs	r2, r1
 800be92:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800be94:	68fb      	ldr	r3, [r7, #12]
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	68da      	ldr	r2, [r3, #12]
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bea2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	689b      	ldr	r3, [r3, #8]
 800beaa:	f003 0320 	and.w	r3, r3, #32
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d111      	bne.n	800bed6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800beb2:	68f8      	ldr	r0, [r7, #12]
 800beb4:	f000 faf0 	bl	800c498 <HAL_RTC_WaitForSynchro>
 800beb8:	4603      	mov	r3, r0
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d00b      	beq.n	800bed6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	22ff      	movs	r2, #255	; 0xff
 800bec4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	2204      	movs	r2, #4
 800beca:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2200      	movs	r2, #0
 800bed0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	e00a      	b.n	800beec <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	22ff      	movs	r2, #255	; 0xff
 800bedc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	2201      	movs	r2, #1
 800bee2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	2200      	movs	r2, #0
 800bee8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800beea:	2300      	movs	r3, #0
  }
}
 800beec:	4618      	mov	r0, r3
 800beee:	371c      	adds	r7, #28
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd90      	pop	{r4, r7, pc}

0800bef4 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b086      	sub	sp, #24
 800bef8:	af00      	add	r7, sp, #0
 800befa:	60f8      	str	r0, [r7, #12]
 800befc:	60b9      	str	r1, [r7, #8]
 800befe:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800bf00:	2300      	movs	r3, #0
 800bf02:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bf0a:	68bb      	ldr	r3, [r7, #8]
 800bf0c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	691b      	ldr	r3, [r3, #16]
 800bf14:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800bf26:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800bf2a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800bf2c:	697b      	ldr	r3, [r7, #20]
 800bf2e:	0c1b      	lsrs	r3, r3, #16
 800bf30:	b2db      	uxtb	r3, r3
 800bf32:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bf36:	b2da      	uxtb	r2, r3
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800bf3c:	697b      	ldr	r3, [r7, #20]
 800bf3e:	0a1b      	lsrs	r3, r3, #8
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf46:	b2da      	uxtb	r2, r3
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800bf4c:	697b      	ldr	r3, [r7, #20]
 800bf4e:	b2db      	uxtb	r3, r3
 800bf50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf54:	b2da      	uxtb	r2, r3
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800bf5a:	697b      	ldr	r3, [r7, #20]
 800bf5c:	0c1b      	lsrs	r3, r3, #16
 800bf5e:	b2db      	uxtb	r3, r3
 800bf60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf64:	b2da      	uxtb	r2, r3
 800bf66:	68bb      	ldr	r3, [r7, #8]
 800bf68:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d11a      	bne.n	800bfa6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	781b      	ldrb	r3, [r3, #0]
 800bf74:	4618      	mov	r0, r3
 800bf76:	f000 fb01 	bl	800c57c <RTC_Bcd2ToByte>
 800bf7a:	4603      	mov	r3, r0
 800bf7c:	461a      	mov	r2, r3
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	785b      	ldrb	r3, [r3, #1]
 800bf86:	4618      	mov	r0, r3
 800bf88:	f000 faf8 	bl	800c57c <RTC_Bcd2ToByte>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	461a      	mov	r2, r3
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	789b      	ldrb	r3, [r3, #2]
 800bf98:	4618      	mov	r0, r3
 800bf9a:	f000 faef 	bl	800c57c <RTC_Bcd2ToByte>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800bfa6:	2300      	movs	r3, #0
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	3718      	adds	r7, #24
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}

0800bfb0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800bfb0:	b590      	push	{r4, r7, lr}
 800bfb2:	b087      	sub	sp, #28
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	60f8      	str	r0, [r7, #12]
 800bfb8:	60b9      	str	r1, [r7, #8]
 800bfba:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	7f1b      	ldrb	r3, [r3, #28]
 800bfc4:	2b01      	cmp	r3, #1
 800bfc6:	d101      	bne.n	800bfcc <HAL_RTC_SetDate+0x1c>
 800bfc8:	2302      	movs	r3, #2
 800bfca:	e094      	b.n	800c0f6 <HAL_RTC_SetDate+0x146>
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2201      	movs	r2, #1
 800bfd0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	2202      	movs	r2, #2
 800bfd6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d10e      	bne.n	800bffc <HAL_RTC_SetDate+0x4c>
 800bfde:	68bb      	ldr	r3, [r7, #8]
 800bfe0:	785b      	ldrb	r3, [r3, #1]
 800bfe2:	f003 0310 	and.w	r3, r3, #16
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d008      	beq.n	800bffc <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	785b      	ldrb	r3, [r3, #1]
 800bfee:	f023 0310 	bic.w	r3, r3, #16
 800bff2:	b2db      	uxtb	r3, r3
 800bff4:	330a      	adds	r3, #10
 800bff6:	b2da      	uxtb	r2, r3
 800bff8:	68bb      	ldr	r3, [r7, #8]
 800bffa:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d11c      	bne.n	800c03c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	78db      	ldrb	r3, [r3, #3]
 800c006:	4618      	mov	r0, r3
 800c008:	f000 fa9a 	bl	800c540 <RTC_ByteToBcd2>
 800c00c:	4603      	mov	r3, r0
 800c00e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	785b      	ldrb	r3, [r3, #1]
 800c014:	4618      	mov	r0, r3
 800c016:	f000 fa93 	bl	800c540 <RTC_ByteToBcd2>
 800c01a:	4603      	mov	r3, r0
 800c01c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c01e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	789b      	ldrb	r3, [r3, #2]
 800c024:	4618      	mov	r0, r3
 800c026:	f000 fa8b 	bl	800c540 <RTC_ByteToBcd2>
 800c02a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800c02c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	781b      	ldrb	r3, [r3, #0]
 800c034:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800c036:	4313      	orrs	r3, r2
 800c038:	617b      	str	r3, [r7, #20]
 800c03a:	e00e      	b.n	800c05a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	78db      	ldrb	r3, [r3, #3]
 800c040:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800c042:	68bb      	ldr	r3, [r7, #8]
 800c044:	785b      	ldrb	r3, [r3, #1]
 800c046:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c048:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800c04a:	68ba      	ldr	r2, [r7, #8]
 800c04c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800c04e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	781b      	ldrb	r3, [r3, #0]
 800c054:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800c056:	4313      	orrs	r3, r2
 800c058:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c05a:	68fb      	ldr	r3, [r7, #12]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	22ca      	movs	r2, #202	; 0xca
 800c060:	625a      	str	r2, [r3, #36]	; 0x24
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	2253      	movs	r2, #83	; 0x53
 800c068:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c06a:	68f8      	ldr	r0, [r7, #12]
 800c06c:	f000 fa3c 	bl	800c4e8 <RTC_EnterInitMode>
 800c070:	4603      	mov	r3, r0
 800c072:	2b00      	cmp	r3, #0
 800c074:	d00b      	beq.n	800c08e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	22ff      	movs	r2, #255	; 0xff
 800c07c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2204      	movs	r2, #4
 800c082:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	2200      	movs	r2, #0
 800c088:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800c08a:	2301      	movs	r3, #1
 800c08c:	e033      	b.n	800c0f6 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	681a      	ldr	r2, [r3, #0]
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c098:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c09c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	68da      	ldr	r2, [r3, #12]
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c0ac:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	689b      	ldr	r3, [r3, #8]
 800c0b4:	f003 0320 	and.w	r3, r3, #32
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d111      	bne.n	800c0e0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c0bc:	68f8      	ldr	r0, [r7, #12]
 800c0be:	f000 f9eb 	bl	800c498 <HAL_RTC_WaitForSynchro>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d00b      	beq.n	800c0e0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	22ff      	movs	r2, #255	; 0xff
 800c0ce:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	2204      	movs	r2, #4
 800c0d4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	2200      	movs	r2, #0
 800c0da:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800c0dc:	2301      	movs	r3, #1
 800c0de:	e00a      	b.n	800c0f6 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	22ff      	movs	r2, #255	; 0xff
 800c0e6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	2201      	movs	r2, #1
 800c0ec:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800c0f4:	2300      	movs	r3, #0
  }
}
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	371c      	adds	r7, #28
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd90      	pop	{r4, r7, pc}

0800c0fe <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c0fe:	b580      	push	{r7, lr}
 800c100:	b086      	sub	sp, #24
 800c102:	af00      	add	r7, sp, #0
 800c104:	60f8      	str	r0, [r7, #12]
 800c106:	60b9      	str	r1, [r7, #8]
 800c108:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c10a:	2300      	movs	r3, #0
 800c10c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c118:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800c11c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	0c1b      	lsrs	r3, r3, #16
 800c122:	b2da      	uxtb	r2, r3
 800c124:	68bb      	ldr	r3, [r7, #8]
 800c126:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	0a1b      	lsrs	r3, r3, #8
 800c12c:	b2db      	uxtb	r3, r3
 800c12e:	f003 031f 	and.w	r3, r3, #31
 800c132:	b2da      	uxtb	r2, r3
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	b2db      	uxtb	r3, r3
 800c13c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c140:	b2da      	uxtb	r2, r3
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800c146:	697b      	ldr	r3, [r7, #20]
 800c148:	0b5b      	lsrs	r3, r3, #13
 800c14a:	b2db      	uxtb	r3, r3
 800c14c:	f003 0307 	and.w	r3, r3, #7
 800c150:	b2da      	uxtb	r2, r3
 800c152:	68bb      	ldr	r3, [r7, #8]
 800c154:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d11a      	bne.n	800c192 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c15c:	68bb      	ldr	r3, [r7, #8]
 800c15e:	78db      	ldrb	r3, [r3, #3]
 800c160:	4618      	mov	r0, r3
 800c162:	f000 fa0b 	bl	800c57c <RTC_Bcd2ToByte>
 800c166:	4603      	mov	r3, r0
 800c168:	461a      	mov	r2, r3
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	785b      	ldrb	r3, [r3, #1]
 800c172:	4618      	mov	r0, r3
 800c174:	f000 fa02 	bl	800c57c <RTC_Bcd2ToByte>
 800c178:	4603      	mov	r3, r0
 800c17a:	461a      	mov	r2, r3
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	789b      	ldrb	r3, [r3, #2]
 800c184:	4618      	mov	r0, r3
 800c186:	f000 f9f9 	bl	800c57c <RTC_Bcd2ToByte>
 800c18a:	4603      	mov	r3, r0
 800c18c:	461a      	mov	r2, r3
 800c18e:	68bb      	ldr	r3, [r7, #8]
 800c190:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c192:	2300      	movs	r3, #0
}
 800c194:	4618      	mov	r0, r3
 800c196:	3718      	adds	r7, #24
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c19c:	b590      	push	{r4, r7, lr}
 800c19e:	b089      	sub	sp, #36	; 0x24
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	60f8      	str	r0, [r7, #12]
 800c1a4:	60b9      	str	r1, [r7, #8]
 800c1a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	61fb      	str	r3, [r7, #28]
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800c1b0:	4b93      	ldr	r3, [pc, #588]	; (800c400 <HAL_RTC_SetAlarm_IT+0x264>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	4a93      	ldr	r2, [pc, #588]	; (800c404 <HAL_RTC_SetAlarm_IT+0x268>)
 800c1b6:	fba2 2303 	umull	r2, r3, r2, r3
 800c1ba:	0adb      	lsrs	r3, r3, #11
 800c1bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c1c0:	fb02 f303 	mul.w	r3, r2, r3
 800c1c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	7f1b      	ldrb	r3, [r3, #28]
 800c1ca:	2b01      	cmp	r3, #1
 800c1cc:	d101      	bne.n	800c1d2 <HAL_RTC_SetAlarm_IT+0x36>
 800c1ce:	2302      	movs	r3, #2
 800c1d0:	e111      	b.n	800c3f6 <HAL_RTC_SetAlarm_IT+0x25a>
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	2201      	movs	r2, #1
 800c1d6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2202      	movs	r2, #2
 800c1dc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d137      	bne.n	800c254 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	689b      	ldr	r3, [r3, #8]
 800c1ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d102      	bne.n	800c1f8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c1f2:	68bb      	ldr	r3, [r7, #8]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	781b      	ldrb	r3, [r3, #0]
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	f000 f99f 	bl	800c540 <RTC_ByteToBcd2>
 800c202:	4603      	mov	r3, r0
 800c204:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c206:	68bb      	ldr	r3, [r7, #8]
 800c208:	785b      	ldrb	r3, [r3, #1]
 800c20a:	4618      	mov	r0, r3
 800c20c:	f000 f998 	bl	800c540 <RTC_ByteToBcd2>
 800c210:	4603      	mov	r3, r0
 800c212:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800c214:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	789b      	ldrb	r3, [r3, #2]
 800c21a:	4618      	mov	r0, r3
 800c21c:	f000 f990 	bl	800c540 <RTC_ByteToBcd2>
 800c220:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c222:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	78db      	ldrb	r3, [r3, #3]
 800c22a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800c22c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c230:	68bb      	ldr	r3, [r7, #8]
 800c232:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c236:	4618      	mov	r0, r3
 800c238:	f000 f982 	bl	800c540 <RTC_ByteToBcd2>
 800c23c:	4603      	mov	r3, r0
 800c23e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c240:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c244:	68bb      	ldr	r3, [r7, #8]
 800c246:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c248:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800c24e:	4313      	orrs	r3, r2
 800c250:	61fb      	str	r3, [r7, #28]
 800c252:	e023      	b.n	800c29c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	689b      	ldr	r3, [r3, #8]
 800c25a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d102      	bne.n	800c268 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c262:	68bb      	ldr	r3, [r7, #8]
 800c264:	2200      	movs	r2, #0
 800c266:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800c268:	68bb      	ldr	r3, [r7, #8]
 800c26a:	781b      	ldrb	r3, [r3, #0]
 800c26c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	785b      	ldrb	r3, [r3, #1]
 800c272:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800c274:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800c276:	68ba      	ldr	r2, [r7, #8]
 800c278:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800c27a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c27c:	68bb      	ldr	r3, [r7, #8]
 800c27e:	78db      	ldrb	r3, [r3, #3]
 800c280:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800c282:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c284:	68bb      	ldr	r3, [r7, #8]
 800c286:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c28a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800c28c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800c292:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800c298:	4313      	orrs	r3, r2
 800c29a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	685a      	ldr	r2, [r3, #4]
 800c2a0:	68bb      	ldr	r3, [r7, #8]
 800c2a2:	699b      	ldr	r3, [r3, #24]
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	22ca      	movs	r2, #202	; 0xca
 800c2ae:	625a      	str	r2, [r3, #36]	; 0x24
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2253      	movs	r2, #83	; 0x53
 800c2b6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c2c0:	d141      	bne.n	800c346 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	689a      	ldr	r2, [r3, #8]
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c2d0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	68db      	ldr	r3, [r3, #12]
 800c2d8:	b2da      	uxtb	r2, r3
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800c2e2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800c2e4:	697b      	ldr	r3, [r7, #20]
 800c2e6:	1e5a      	subs	r2, r3, #1
 800c2e8:	617a      	str	r2, [r7, #20]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d10b      	bne.n	800c306 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	22ff      	movs	r2, #255	; 0xff
 800c2f4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2203      	movs	r2, #3
 800c2fa:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2200      	movs	r2, #0
 800c300:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c302:	2303      	movs	r3, #3
 800c304:	e077      	b.n	800c3f6 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	68db      	ldr	r3, [r3, #12]
 800c30c:	f003 0301 	and.w	r3, r3, #1
 800c310:	2b00      	cmp	r3, #0
 800c312:	d0e7      	beq.n	800c2e4 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	69fa      	ldr	r2, [r7, #28]
 800c31a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	69ba      	ldr	r2, [r7, #24]
 800c322:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	689a      	ldr	r2, [r3, #8]
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c332:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	689a      	ldr	r2, [r3, #8]
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c342:	609a      	str	r2, [r3, #8]
 800c344:	e040      	b.n	800c3c8 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	689a      	ldr	r2, [r3, #8]
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800c354:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	68db      	ldr	r3, [r3, #12]
 800c35c:	b2da      	uxtb	r2, r3
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	f462 7220 	orn	r2, r2, #640	; 0x280
 800c366:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800c368:	697b      	ldr	r3, [r7, #20]
 800c36a:	1e5a      	subs	r2, r3, #1
 800c36c:	617a      	str	r2, [r7, #20]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d10b      	bne.n	800c38a <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	22ff      	movs	r2, #255	; 0xff
 800c378:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	2203      	movs	r2, #3
 800c37e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c380:	68fb      	ldr	r3, [r7, #12]
 800c382:	2200      	movs	r2, #0
 800c384:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c386:	2303      	movs	r3, #3
 800c388:	e035      	b.n	800c3f6 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	68db      	ldr	r3, [r3, #12]
 800c390:	f003 0302 	and.w	r3, r3, #2
 800c394:	2b00      	cmp	r3, #0
 800c396:	d0e7      	beq.n	800c368 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	69fa      	ldr	r2, [r7, #28]
 800c39e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	69ba      	ldr	r2, [r7, #24]
 800c3a6:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	689a      	ldr	r2, [r3, #8]
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c3b6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c3c6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800c3c8:	4b0f      	ldr	r3, [pc, #60]	; (800c408 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	4a0e      	ldr	r2, [pc, #56]	; (800c408 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c3ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c3d2:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800c3d4:	4b0c      	ldr	r3, [pc, #48]	; (800c408 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c3d6:	689b      	ldr	r3, [r3, #8]
 800c3d8:	4a0b      	ldr	r2, [pc, #44]	; (800c408 <HAL_RTC_SetAlarm_IT+0x26c>)
 800c3da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c3de:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	22ff      	movs	r2, #255	; 0xff
 800c3e6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	2201      	movs	r2, #1
 800c3ec:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c3f4:	2300      	movs	r3, #0
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3724      	adds	r7, #36	; 0x24
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd90      	pop	{r4, r7, pc}
 800c3fe:	bf00      	nop
 800c400:	20000088 	.word	0x20000088
 800c404:	10624dd3 	.word	0x10624dd3
 800c408:	40013c00 	.word	0x40013c00

0800c40c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b082      	sub	sp, #8
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d012      	beq.n	800c448 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	68db      	ldr	r3, [r3, #12]
 800c428:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d00b      	beq.n	800c448 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f7f7 f919 	bl	8003668 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	68db      	ldr	r3, [r3, #12]
 800c43c:	b2da      	uxtb	r2, r3
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800c446:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	689b      	ldr	r3, [r3, #8]
 800c44e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c452:	2b00      	cmp	r3, #0
 800c454:	d012      	beq.n	800c47c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	68db      	ldr	r3, [r3, #12]
 800c45c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c460:	2b00      	cmp	r3, #0
 800c462:	d00b      	beq.n	800c47c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f7f7 f911 	bl	800368c <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	68db      	ldr	r3, [r3, #12]
 800c470:	b2da      	uxtb	r2, r3
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	f462 7220 	orn	r2, r2, #640	; 0x280
 800c47a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800c47c:	4b05      	ldr	r3, [pc, #20]	; (800c494 <HAL_RTC_AlarmIRQHandler+0x88>)
 800c47e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800c482:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2201      	movs	r2, #1
 800c488:	775a      	strb	r2, [r3, #29]
}
 800c48a:	bf00      	nop
 800c48c:	3708      	adds	r7, #8
 800c48e:	46bd      	mov	sp, r7
 800c490:	bd80      	pop	{r7, pc}
 800c492:	bf00      	nop
 800c494:	40013c00 	.word	0x40013c00

0800c498 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800c498:	b580      	push	{r7, lr}
 800c49a:	b084      	sub	sp, #16
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	68da      	ldr	r2, [r3, #12]
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c4b2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c4b4:	f7fc fcd4 	bl	8008e60 <HAL_GetTick>
 800c4b8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800c4ba:	e009      	b.n	800c4d0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800c4bc:	f7fc fcd0 	bl	8008e60 <HAL_GetTick>
 800c4c0:	4602      	mov	r2, r0
 800c4c2:	68fb      	ldr	r3, [r7, #12]
 800c4c4:	1ad3      	subs	r3, r2, r3
 800c4c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c4ca:	d901      	bls.n	800c4d0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	e007      	b.n	800c4e0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	68db      	ldr	r3, [r3, #12]
 800c4d6:	f003 0320 	and.w	r3, r3, #32
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d0ee      	beq.n	800c4bc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800c4de:	2300      	movs	r3, #0
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3710      	adds	r7, #16
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b084      	sub	sp, #16
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	68db      	ldr	r3, [r3, #12]
 800c4fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d119      	bne.n	800c536 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	f04f 32ff 	mov.w	r2, #4294967295
 800c50a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c50c:	f7fc fca8 	bl	8008e60 <HAL_GetTick>
 800c510:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800c512:	e009      	b.n	800c528 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800c514:	f7fc fca4 	bl	8008e60 <HAL_GetTick>
 800c518:	4602      	mov	r2, r0
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	1ad3      	subs	r3, r2, r3
 800c51e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c522:	d901      	bls.n	800c528 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800c524:	2303      	movs	r3, #3
 800c526:	e007      	b.n	800c538 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	68db      	ldr	r3, [r3, #12]
 800c52e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c532:	2b00      	cmp	r3, #0
 800c534:	d0ee      	beq.n	800c514 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800c536:	2300      	movs	r3, #0
}
 800c538:	4618      	mov	r0, r3
 800c53a:	3710      	adds	r7, #16
 800c53c:	46bd      	mov	sp, r7
 800c53e:	bd80      	pop	{r7, pc}

0800c540 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c540:	b480      	push	{r7}
 800c542:	b085      	sub	sp, #20
 800c544:	af00      	add	r7, sp, #0
 800c546:	4603      	mov	r3, r0
 800c548:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800c54a:	2300      	movs	r3, #0
 800c54c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800c54e:	e005      	b.n	800c55c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	3301      	adds	r3, #1
 800c554:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800c556:	79fb      	ldrb	r3, [r7, #7]
 800c558:	3b0a      	subs	r3, #10
 800c55a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800c55c:	79fb      	ldrb	r3, [r7, #7]
 800c55e:	2b09      	cmp	r3, #9
 800c560:	d8f6      	bhi.n	800c550 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	b2db      	uxtb	r3, r3
 800c566:	011b      	lsls	r3, r3, #4
 800c568:	b2da      	uxtb	r2, r3
 800c56a:	79fb      	ldrb	r3, [r7, #7]
 800c56c:	4313      	orrs	r3, r2
 800c56e:	b2db      	uxtb	r3, r3
}
 800c570:	4618      	mov	r0, r3
 800c572:	3714      	adds	r7, #20
 800c574:	46bd      	mov	sp, r7
 800c576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c57a:	4770      	bx	lr

0800c57c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800c57c:	b480      	push	{r7}
 800c57e:	b085      	sub	sp, #20
 800c580:	af00      	add	r7, sp, #0
 800c582:	4603      	mov	r3, r0
 800c584:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800c586:	2300      	movs	r3, #0
 800c588:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800c58a:	79fb      	ldrb	r3, [r7, #7]
 800c58c:	091b      	lsrs	r3, r3, #4
 800c58e:	b2db      	uxtb	r3, r3
 800c590:	461a      	mov	r2, r3
 800c592:	4613      	mov	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	4413      	add	r3, r2
 800c598:	005b      	lsls	r3, r3, #1
 800c59a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800c59c:	79fb      	ldrb	r3, [r7, #7]
 800c59e:	f003 030f 	and.w	r3, r3, #15
 800c5a2:	b2da      	uxtb	r2, r3
 800c5a4:	68fb      	ldr	r3, [r7, #12]
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	4413      	add	r3, r2
 800c5aa:	b2db      	uxtb	r3, r3
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3714      	adds	r7, #20
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b6:	4770      	bx	lr

0800c5b8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800c5b8:	b480      	push	{r7}
 800c5ba:	b087      	sub	sp, #28
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	60f8      	str	r0, [r7, #12]
 800c5c0:	60b9      	str	r1, [r7, #8]
 800c5c2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	7f1b      	ldrb	r3, [r3, #28]
 800c5c8:	2b01      	cmp	r3, #1
 800c5ca:	d101      	bne.n	800c5d0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800c5cc:	2302      	movs	r3, #2
 800c5ce:	e0a6      	b.n	800c71e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	2201      	movs	r2, #1
 800c5d4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	2202      	movs	r2, #2
 800c5da:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	22ca      	movs	r2, #202	; 0xca
 800c5e2:	625a      	str	r2, [r3, #36]	; 0x24
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	2253      	movs	r2, #83	; 0x53
 800c5ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	689b      	ldr	r3, [r3, #8]
 800c5f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d022      	beq.n	800c640 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800c5fa:	4b4c      	ldr	r3, [pc, #304]	; (800c72c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	4a4c      	ldr	r2, [pc, #304]	; (800c730 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800c600:	fba2 2303 	umull	r2, r3, r2, r3
 800c604:	0adb      	lsrs	r3, r3, #11
 800c606:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c60a:	fb02 f303 	mul.w	r3, r2, r3
 800c60e:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	1e5a      	subs	r2, r3, #1
 800c614:	617a      	str	r2, [r7, #20]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d10b      	bne.n	800c632 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c61a:	68fb      	ldr	r3, [r7, #12]
 800c61c:	681b      	ldr	r3, [r3, #0]
 800c61e:	22ff      	movs	r2, #255	; 0xff
 800c620:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	2203      	movs	r2, #3
 800c626:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2200      	movs	r2, #0
 800c62c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800c62e:	2303      	movs	r3, #3
 800c630:	e075      	b.n	800c71e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800c632:	68fb      	ldr	r3, [r7, #12]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	68db      	ldr	r3, [r3, #12]
 800c638:	f003 0304 	and.w	r3, r3, #4
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d1e7      	bne.n	800c610 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	689a      	ldr	r2, [r3, #8]
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c64e:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800c650:	4b36      	ldr	r3, [pc, #216]	; (800c72c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4a36      	ldr	r2, [pc, #216]	; (800c730 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800c656:	fba2 2303 	umull	r2, r3, r2, r3
 800c65a:	0adb      	lsrs	r3, r3, #11
 800c65c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c660:	fb02 f303 	mul.w	r3, r2, r3
 800c664:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800c666:	697b      	ldr	r3, [r7, #20]
 800c668:	1e5a      	subs	r2, r3, #1
 800c66a:	617a      	str	r2, [r7, #20]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d10b      	bne.n	800c688 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	22ff      	movs	r2, #255	; 0xff
 800c676:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2203      	movs	r2, #3
 800c67c:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	2200      	movs	r2, #0
 800c682:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800c684:	2303      	movs	r3, #3
 800c686:	e04a      	b.n	800c71e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	68db      	ldr	r3, [r3, #12]
 800c68e:	f003 0304 	and.w	r3, r3, #4
 800c692:	2b00      	cmp	r3, #0
 800c694:	d0e7      	beq.n	800c666 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	68ba      	ldr	r2, [r7, #8]
 800c69c:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	689a      	ldr	r2, [r3, #8]
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	f022 0207 	bic.w	r2, r2, #7
 800c6ac:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	6899      	ldr	r1, [r3, #8]
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	687a      	ldr	r2, [r7, #4]
 800c6ba:	430a      	orrs	r2, r1
 800c6bc:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800c6be:	4b1d      	ldr	r3, [pc, #116]	; (800c734 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	4a1c      	ldr	r2, [pc, #112]	; (800c734 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800c6c4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c6c8:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800c6ca:	4b1a      	ldr	r3, [pc, #104]	; (800c734 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	4a19      	ldr	r2, [pc, #100]	; (800c734 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800c6d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800c6d4:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	68db      	ldr	r3, [r3, #12]
 800c6dc:	b2da      	uxtb	r2, r3
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800c6e6:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	689a      	ldr	r2, [r3, #8]
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c6f6:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	689a      	ldr	r2, [r3, #8]
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800c706:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	22ff      	movs	r2, #255	; 0xff
 800c70e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	2201      	movs	r2, #1
 800c714:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2200      	movs	r2, #0
 800c71a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c71c:	2300      	movs	r3, #0
}
 800c71e:	4618      	mov	r0, r3
 800c720:	371c      	adds	r7, #28
 800c722:	46bd      	mov	sp, r7
 800c724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c728:	4770      	bx	lr
 800c72a:	bf00      	nop
 800c72c:	20000088 	.word	0x20000088
 800c730:	10624dd3 	.word	0x10624dd3
 800c734:	40013c00 	.word	0x40013c00

0800c738 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b084      	sub	sp, #16
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c740:	2300      	movs	r3, #0
 800c742:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	7f1b      	ldrb	r3, [r3, #28]
 800c748:	2b01      	cmp	r3, #1
 800c74a:	d101      	bne.n	800c750 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800c74c:	2302      	movs	r3, #2
 800c74e:	e047      	b.n	800c7e0 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2201      	movs	r2, #1
 800c754:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	2202      	movs	r2, #2
 800c75a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	22ca      	movs	r2, #202	; 0xca
 800c762:	625a      	str	r2, [r3, #36]	; 0x24
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	2253      	movs	r2, #83	; 0x53
 800c76a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	689a      	ldr	r2, [r3, #8]
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c77a:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	689a      	ldr	r2, [r3, #8]
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c78a:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c78c:	f7fc fb68 	bl	8008e60 <HAL_GetTick>
 800c790:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800c792:	e013      	b.n	800c7bc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800c794:	f7fc fb64 	bl	8008e60 <HAL_GetTick>
 800c798:	4602      	mov	r2, r0
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	1ad3      	subs	r3, r2, r3
 800c79e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c7a2:	d90b      	bls.n	800c7bc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	681b      	ldr	r3, [r3, #0]
 800c7a8:	22ff      	movs	r2, #255	; 0xff
 800c7aa:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2203      	movs	r2, #3
 800c7b0:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800c7b8:	2303      	movs	r3, #3
 800c7ba:	e011      	b.n	800c7e0 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	68db      	ldr	r3, [r3, #12]
 800c7c2:	f003 0304 	and.w	r3, r3, #4
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d0e4      	beq.n	800c794 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	22ff      	movs	r2, #255	; 0xff
 800c7d0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	2200      	movs	r2, #0
 800c7dc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800c7de:	2300      	movs	r3, #0
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3710      	adds	r7, #16
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b082      	sub	sp, #8
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != (uint32_t)RESET)
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	681b      	ldr	r3, [r3, #0]
 800c7f4:	68db      	ldr	r3, [r3, #12]
 800c7f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d00b      	beq.n	800c816 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2e>
  {
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 800c7fe:	6878      	ldr	r0, [r7, #4]
 800c800:	f7f6 ff56 	bl	80036b0 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	68db      	ldr	r3, [r3, #12]
 800c80a:	b2da      	uxtb	r2, r3
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800c814:	60da      	str	r2, [r3, #12]
  }

  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800c816:	4b05      	ldr	r3, [pc, #20]	; (800c82c <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 800c818:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800c81c:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2201      	movs	r2, #1
 800c822:	775a      	strb	r2, [r3, #29]
}
 800c824:	bf00      	nop
 800c826:	3708      	adds	r7, #8
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd80      	pop	{r7, pc}
 800c82c:	40013c00 	.word	0x40013c00

0800c830 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800c830:	b480      	push	{r7}
 800c832:	b087      	sub	sp, #28
 800c834:	af00      	add	r7, sp, #0
 800c836:	60f8      	str	r0, [r7, #12]
 800c838:	60b9      	str	r1, [r7, #8]
 800c83a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800c83c:	2300      	movs	r3, #0
 800c83e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800c840:	68fb      	ldr	r3, [r7, #12]
 800c842:	681b      	ldr	r3, [r3, #0]
 800c844:	3350      	adds	r3, #80	; 0x50
 800c846:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800c848:	68bb      	ldr	r3, [r7, #8]
 800c84a:	009b      	lsls	r3, r3, #2
 800c84c:	697a      	ldr	r2, [r7, #20]
 800c84e:	4413      	add	r3, r2
 800c850:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	687a      	ldr	r2, [r7, #4]
 800c856:	601a      	str	r2, [r3, #0]
}
 800c858:	bf00      	nop
 800c85a:	371c      	adds	r7, #28
 800c85c:	46bd      	mov	sp, r7
 800c85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c862:	4770      	bx	lr

0800c864 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800c864:	b480      	push	{r7}
 800c866:	b085      	sub	sp, #20
 800c868:	af00      	add	r7, sp, #0
 800c86a:	6078      	str	r0, [r7, #4]
 800c86c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800c86e:	2300      	movs	r3, #0
 800c870:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	3350      	adds	r3, #80	; 0x50
 800c878:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	009b      	lsls	r3, r3, #2
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	4413      	add	r3, r2
 800c882:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
}
 800c888:	4618      	mov	r0, r3
 800c88a:	3714      	adds	r7, #20
 800c88c:	46bd      	mov	sp, r7
 800c88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c892:	4770      	bx	lr

0800c894 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b082      	sub	sp, #8
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d101      	bne.n	800c8a6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	e07b      	b.n	800c99e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d108      	bne.n	800c8c0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c8b6:	d009      	beq.n	800c8cc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	61da      	str	r2, [r3, #28]
 800c8be:	e005      	b.n	800c8cc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c8d8:	b2db      	uxtb	r3, r3
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d106      	bne.n	800c8ec <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f7f6 fcec 	bl	80032c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2202      	movs	r2, #2
 800c8f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	681a      	ldr	r2, [r3, #0]
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c902:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	685b      	ldr	r3, [r3, #4]
 800c908:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	689b      	ldr	r3, [r3, #8]
 800c910:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800c914:	431a      	orrs	r2, r3
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	68db      	ldr	r3, [r3, #12]
 800c91a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c91e:	431a      	orrs	r2, r3
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	691b      	ldr	r3, [r3, #16]
 800c924:	f003 0302 	and.w	r3, r3, #2
 800c928:	431a      	orrs	r2, r3
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	695b      	ldr	r3, [r3, #20]
 800c92e:	f003 0301 	and.w	r3, r3, #1
 800c932:	431a      	orrs	r2, r3
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	699b      	ldr	r3, [r3, #24]
 800c938:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c93c:	431a      	orrs	r2, r3
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	69db      	ldr	r3, [r3, #28]
 800c942:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800c946:	431a      	orrs	r2, r3
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	6a1b      	ldr	r3, [r3, #32]
 800c94c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c950:	ea42 0103 	orr.w	r1, r2, r3
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c958:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	430a      	orrs	r2, r1
 800c962:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	699b      	ldr	r3, [r3, #24]
 800c968:	0c1b      	lsrs	r3, r3, #16
 800c96a:	f003 0104 	and.w	r1, r3, #4
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c972:	f003 0210 	and.w	r2, r3, #16
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	430a      	orrs	r2, r1
 800c97c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	69da      	ldr	r2, [r3, #28]
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c98c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	2200      	movs	r2, #0
 800c992:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	2201      	movs	r2, #1
 800c998:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c99c:	2300      	movs	r3, #0
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3708      	adds	r7, #8
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}

0800c9a6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c9a6:	b580      	push	{r7, lr}
 800c9a8:	b088      	sub	sp, #32
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	60f8      	str	r0, [r7, #12]
 800c9ae:	60b9      	str	r1, [r7, #8]
 800c9b0:	603b      	str	r3, [r7, #0]
 800c9b2:	4613      	mov	r3, r2
 800c9b4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c9ba:	68fb      	ldr	r3, [r7, #12]
 800c9bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d101      	bne.n	800c9c8 <HAL_SPI_Transmit+0x22>
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	e126      	b.n	800cc16 <HAL_SPI_Transmit+0x270>
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c9d0:	f7fc fa46 	bl	8008e60 <HAL_GetTick>
 800c9d4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c9d6:	88fb      	ldrh	r3, [r7, #6]
 800c9d8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c9e0:	b2db      	uxtb	r3, r3
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d002      	beq.n	800c9ec <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c9e6:	2302      	movs	r3, #2
 800c9e8:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c9ea:	e10b      	b.n	800cc04 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d002      	beq.n	800c9f8 <HAL_SPI_Transmit+0x52>
 800c9f2:	88fb      	ldrh	r3, [r7, #6]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d102      	bne.n	800c9fe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c9f8:	2301      	movs	r3, #1
 800c9fa:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c9fc:	e102      	b.n	800cc04 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	2203      	movs	r2, #3
 800ca02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2200      	movs	r2, #0
 800ca0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	68ba      	ldr	r2, [r7, #8]
 800ca10:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	88fa      	ldrh	r2, [r7, #6]
 800ca16:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	88fa      	ldrh	r2, [r7, #6]
 800ca1c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	2200      	movs	r2, #0
 800ca22:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800ca24:	68fb      	ldr	r3, [r7, #12]
 800ca26:	2200      	movs	r2, #0
 800ca28:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ca30:	68fb      	ldr	r3, [r7, #12]
 800ca32:	2200      	movs	r2, #0
 800ca34:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	2200      	movs	r2, #0
 800ca3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	689b      	ldr	r3, [r3, #8]
 800ca40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca44:	d10f      	bne.n	800ca66 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	681a      	ldr	r2, [r3, #0]
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ca54:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	681a      	ldr	r2, [r3, #0]
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ca64:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca70:	2b40      	cmp	r3, #64	; 0x40
 800ca72:	d007      	beq.n	800ca84 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	681a      	ldr	r2, [r3, #0]
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ca82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	68db      	ldr	r3, [r3, #12]
 800ca88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ca8c:	d14b      	bne.n	800cb26 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ca8e:	68fb      	ldr	r3, [r7, #12]
 800ca90:	685b      	ldr	r3, [r3, #4]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d002      	beq.n	800ca9c <HAL_SPI_Transmit+0xf6>
 800ca96:	8afb      	ldrh	r3, [r7, #22]
 800ca98:	2b01      	cmp	r3, #1
 800ca9a:	d13e      	bne.n	800cb1a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caa0:	881a      	ldrh	r2, [r3, #0]
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800caac:	1c9a      	adds	r2, r3, #2
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cab6:	b29b      	uxth	r3, r3
 800cab8:	3b01      	subs	r3, #1
 800caba:	b29a      	uxth	r2, r3
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800cac0:	e02b      	b.n	800cb1a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	689b      	ldr	r3, [r3, #8]
 800cac8:	f003 0302 	and.w	r3, r3, #2
 800cacc:	2b02      	cmp	r3, #2
 800cace:	d112      	bne.n	800caf6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cad4:	881a      	ldrh	r2, [r3, #0]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cae0:	1c9a      	adds	r2, r3, #2
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800caea:	b29b      	uxth	r3, r3
 800caec:	3b01      	subs	r3, #1
 800caee:	b29a      	uxth	r2, r3
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	86da      	strh	r2, [r3, #54]	; 0x36
 800caf4:	e011      	b.n	800cb1a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800caf6:	f7fc f9b3 	bl	8008e60 <HAL_GetTick>
 800cafa:	4602      	mov	r2, r0
 800cafc:	69bb      	ldr	r3, [r7, #24]
 800cafe:	1ad3      	subs	r3, r2, r3
 800cb00:	683a      	ldr	r2, [r7, #0]
 800cb02:	429a      	cmp	r2, r3
 800cb04:	d803      	bhi.n	800cb0e <HAL_SPI_Transmit+0x168>
 800cb06:	683b      	ldr	r3, [r7, #0]
 800cb08:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb0c:	d102      	bne.n	800cb14 <HAL_SPI_Transmit+0x16e>
 800cb0e:	683b      	ldr	r3, [r7, #0]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d102      	bne.n	800cb1a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800cb14:	2303      	movs	r3, #3
 800cb16:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cb18:	e074      	b.n	800cc04 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800cb1a:	68fb      	ldr	r3, [r7, #12]
 800cb1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d1ce      	bne.n	800cac2 <HAL_SPI_Transmit+0x11c>
 800cb24:	e04c      	b.n	800cbc0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	685b      	ldr	r3, [r3, #4]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d002      	beq.n	800cb34 <HAL_SPI_Transmit+0x18e>
 800cb2e:	8afb      	ldrh	r3, [r7, #22]
 800cb30:	2b01      	cmp	r3, #1
 800cb32:	d140      	bne.n	800cbb6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	330c      	adds	r3, #12
 800cb3e:	7812      	ldrb	r2, [r2, #0]
 800cb40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb46:	1c5a      	adds	r2, r3, #1
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb50:	b29b      	uxth	r3, r3
 800cb52:	3b01      	subs	r3, #1
 800cb54:	b29a      	uxth	r2, r3
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800cb5a:	e02c      	b.n	800cbb6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	689b      	ldr	r3, [r3, #8]
 800cb62:	f003 0302 	and.w	r3, r3, #2
 800cb66:	2b02      	cmp	r3, #2
 800cb68:	d113      	bne.n	800cb92 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	330c      	adds	r3, #12
 800cb74:	7812      	ldrb	r2, [r2, #0]
 800cb76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb7c:	1c5a      	adds	r2, r3, #1
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	3b01      	subs	r3, #1
 800cb8a:	b29a      	uxth	r2, r3
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	86da      	strh	r2, [r3, #54]	; 0x36
 800cb90:	e011      	b.n	800cbb6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cb92:	f7fc f965 	bl	8008e60 <HAL_GetTick>
 800cb96:	4602      	mov	r2, r0
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	1ad3      	subs	r3, r2, r3
 800cb9c:	683a      	ldr	r2, [r7, #0]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d803      	bhi.n	800cbaa <HAL_SPI_Transmit+0x204>
 800cba2:	683b      	ldr	r3, [r7, #0]
 800cba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cba8:	d102      	bne.n	800cbb0 <HAL_SPI_Transmit+0x20a>
 800cbaa:	683b      	ldr	r3, [r7, #0]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d102      	bne.n	800cbb6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800cbb0:	2303      	movs	r3, #3
 800cbb2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800cbb4:	e026      	b.n	800cc04 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800cbb6:	68fb      	ldr	r3, [r7, #12]
 800cbb8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cbba:	b29b      	uxth	r3, r3
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d1cd      	bne.n	800cb5c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800cbc0:	69ba      	ldr	r2, [r7, #24]
 800cbc2:	6839      	ldr	r1, [r7, #0]
 800cbc4:	68f8      	ldr	r0, [r7, #12]
 800cbc6:	f000 fbcb 	bl	800d360 <SPI_EndRxTxTransaction>
 800cbca:	4603      	mov	r3, r0
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d002      	beq.n	800cbd6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	2220      	movs	r2, #32
 800cbd4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	689b      	ldr	r3, [r3, #8]
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d10a      	bne.n	800cbf4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cbde:	2300      	movs	r3, #0
 800cbe0:	613b      	str	r3, [r7, #16]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	68db      	ldr	r3, [r3, #12]
 800cbe8:	613b      	str	r3, [r7, #16]
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	689b      	ldr	r3, [r3, #8]
 800cbf0:	613b      	str	r3, [r7, #16]
 800cbf2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d002      	beq.n	800cc02 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	77fb      	strb	r3, [r7, #31]
 800cc00:	e000      	b.n	800cc04 <HAL_SPI_Transmit+0x25e>
  }

error:
 800cc02:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	2201      	movs	r2, #1
 800cc08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cc14:	7ffb      	ldrb	r3, [r7, #31]
}
 800cc16:	4618      	mov	r0, r3
 800cc18:	3720      	adds	r7, #32
 800cc1a:	46bd      	mov	sp, r7
 800cc1c:	bd80      	pop	{r7, pc}

0800cc1e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cc1e:	b580      	push	{r7, lr}
 800cc20:	b088      	sub	sp, #32
 800cc22:	af02      	add	r7, sp, #8
 800cc24:	60f8      	str	r0, [r7, #12]
 800cc26:	60b9      	str	r1, [r7, #8]
 800cc28:	603b      	str	r3, [r7, #0]
 800cc2a:	4613      	mov	r3, r2
 800cc2c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800cc2e:	2300      	movs	r3, #0
 800cc30:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	685b      	ldr	r3, [r3, #4]
 800cc36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cc3a:	d112      	bne.n	800cc62 <HAL_SPI_Receive+0x44>
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	689b      	ldr	r3, [r3, #8]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d10e      	bne.n	800cc62 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	2204      	movs	r2, #4
 800cc48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800cc4c:	88fa      	ldrh	r2, [r7, #6]
 800cc4e:	683b      	ldr	r3, [r7, #0]
 800cc50:	9300      	str	r3, [sp, #0]
 800cc52:	4613      	mov	r3, r2
 800cc54:	68ba      	ldr	r2, [r7, #8]
 800cc56:	68b9      	ldr	r1, [r7, #8]
 800cc58:	68f8      	ldr	r0, [r7, #12]
 800cc5a:	f000 f8f1 	bl	800ce40 <HAL_SPI_TransmitReceive>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	e0ea      	b.n	800ce38 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800cc68:	2b01      	cmp	r3, #1
 800cc6a:	d101      	bne.n	800cc70 <HAL_SPI_Receive+0x52>
 800cc6c:	2302      	movs	r3, #2
 800cc6e:	e0e3      	b.n	800ce38 <HAL_SPI_Receive+0x21a>
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	2201      	movs	r2, #1
 800cc74:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cc78:	f7fc f8f2 	bl	8008e60 <HAL_GetTick>
 800cc7c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	2b01      	cmp	r3, #1
 800cc88:	d002      	beq.n	800cc90 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800cc8a:	2302      	movs	r3, #2
 800cc8c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cc8e:	e0ca      	b.n	800ce26 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800cc90:	68bb      	ldr	r3, [r7, #8]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d002      	beq.n	800cc9c <HAL_SPI_Receive+0x7e>
 800cc96:	88fb      	ldrh	r3, [r7, #6]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d102      	bne.n	800cca2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800cca0:	e0c1      	b.n	800ce26 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800cca2:	68fb      	ldr	r3, [r7, #12]
 800cca4:	2204      	movs	r2, #4
 800cca6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	2200      	movs	r2, #0
 800ccae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	68ba      	ldr	r2, [r7, #8]
 800ccb4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	88fa      	ldrh	r2, [r7, #6]
 800ccba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	88fa      	ldrh	r2, [r7, #6]
 800ccc0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	2200      	movs	r2, #0
 800cccc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	2200      	movs	r2, #0
 800ccd2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	2200      	movs	r2, #0
 800ccde:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	689b      	ldr	r3, [r3, #8]
 800cce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cce8:	d10f      	bne.n	800cd0a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	681a      	ldr	r2, [r3, #0]
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccf8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	681a      	ldr	r2, [r3, #0]
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800cd08:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cd14:	2b40      	cmp	r3, #64	; 0x40
 800cd16:	d007      	beq.n	800cd28 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	681a      	ldr	r2, [r3, #0]
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd26:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	68db      	ldr	r3, [r3, #12]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d162      	bne.n	800cdf6 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800cd30:	e02e      	b.n	800cd90 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	689b      	ldr	r3, [r3, #8]
 800cd38:	f003 0301 	and.w	r3, r3, #1
 800cd3c:	2b01      	cmp	r3, #1
 800cd3e:	d115      	bne.n	800cd6c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f103 020c 	add.w	r2, r3, #12
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd4c:	7812      	ldrb	r2, [r2, #0]
 800cd4e:	b2d2      	uxtb	r2, r2
 800cd50:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd56:	1c5a      	adds	r2, r3, #1
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd60:	b29b      	uxth	r3, r3
 800cd62:	3b01      	subs	r3, #1
 800cd64:	b29a      	uxth	r2, r3
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cd6a:	e011      	b.n	800cd90 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cd6c:	f7fc f878 	bl	8008e60 <HAL_GetTick>
 800cd70:	4602      	mov	r2, r0
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	1ad3      	subs	r3, r2, r3
 800cd76:	683a      	ldr	r2, [r7, #0]
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d803      	bhi.n	800cd84 <HAL_SPI_Receive+0x166>
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd82:	d102      	bne.n	800cd8a <HAL_SPI_Receive+0x16c>
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d102      	bne.n	800cd90 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800cd8a:	2303      	movs	r3, #3
 800cd8c:	75fb      	strb	r3, [r7, #23]
          goto error;
 800cd8e:	e04a      	b.n	800ce26 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cd94:	b29b      	uxth	r3, r3
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d1cb      	bne.n	800cd32 <HAL_SPI_Receive+0x114>
 800cd9a:	e031      	b.n	800ce00 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	689b      	ldr	r3, [r3, #8]
 800cda2:	f003 0301 	and.w	r3, r3, #1
 800cda6:	2b01      	cmp	r3, #1
 800cda8:	d113      	bne.n	800cdd2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	68da      	ldr	r2, [r3, #12]
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdb4:	b292      	uxth	r2, r2
 800cdb6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdbc:	1c9a      	adds	r2, r3, #2
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdc6:	b29b      	uxth	r3, r3
 800cdc8:	3b01      	subs	r3, #1
 800cdca:	b29a      	uxth	r2, r3
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800cdd0:	e011      	b.n	800cdf6 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cdd2:	f7fc f845 	bl	8008e60 <HAL_GetTick>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	693b      	ldr	r3, [r7, #16]
 800cdda:	1ad3      	subs	r3, r2, r3
 800cddc:	683a      	ldr	r2, [r7, #0]
 800cdde:	429a      	cmp	r2, r3
 800cde0:	d803      	bhi.n	800cdea <HAL_SPI_Receive+0x1cc>
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cde8:	d102      	bne.n	800cdf0 <HAL_SPI_Receive+0x1d2>
 800cdea:	683b      	ldr	r3, [r7, #0]
 800cdec:	2b00      	cmp	r3, #0
 800cdee:	d102      	bne.n	800cdf6 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800cdf0:	2303      	movs	r3, #3
 800cdf2:	75fb      	strb	r3, [r7, #23]
          goto error;
 800cdf4:	e017      	b.n	800ce26 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cdfa:	b29b      	uxth	r3, r3
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d1cd      	bne.n	800cd9c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ce00:	693a      	ldr	r2, [r7, #16]
 800ce02:	6839      	ldr	r1, [r7, #0]
 800ce04:	68f8      	ldr	r0, [r7, #12]
 800ce06:	f000 fa45 	bl	800d294 <SPI_EndRxTransaction>
 800ce0a:	4603      	mov	r3, r0
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d002      	beq.n	800ce16 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2220      	movs	r2, #32
 800ce14:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d002      	beq.n	800ce24 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800ce1e:	2301      	movs	r3, #1
 800ce20:	75fb      	strb	r3, [r7, #23]
 800ce22:	e000      	b.n	800ce26 <HAL_SPI_Receive+0x208>
  }

error :
 800ce24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	2201      	movs	r2, #1
 800ce2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	2200      	movs	r2, #0
 800ce32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ce36:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce38:	4618      	mov	r0, r3
 800ce3a:	3718      	adds	r7, #24
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}

0800ce40 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ce40:	b580      	push	{r7, lr}
 800ce42:	b08c      	sub	sp, #48	; 0x30
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	60f8      	str	r0, [r7, #12]
 800ce48:	60b9      	str	r1, [r7, #8]
 800ce4a:	607a      	str	r2, [r7, #4]
 800ce4c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ce4e:	2301      	movs	r3, #1
 800ce50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ce52:	2300      	movs	r3, #0
 800ce54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	d101      	bne.n	800ce66 <HAL_SPI_TransmitReceive+0x26>
 800ce62:	2302      	movs	r3, #2
 800ce64:	e18a      	b.n	800d17c <HAL_SPI_TransmitReceive+0x33c>
 800ce66:	68fb      	ldr	r3, [r7, #12]
 800ce68:	2201      	movs	r2, #1
 800ce6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ce6e:	f7fb fff7 	bl	8008e60 <HAL_GetTick>
 800ce72:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ce7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ce7e:	68fb      	ldr	r3, [r7, #12]
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ce84:	887b      	ldrh	r3, [r7, #2]
 800ce86:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ce88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d00f      	beq.n	800ceb0 <HAL_SPI_TransmitReceive+0x70>
 800ce90:	69fb      	ldr	r3, [r7, #28]
 800ce92:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ce96:	d107      	bne.n	800cea8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	689b      	ldr	r3, [r3, #8]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d103      	bne.n	800cea8 <HAL_SPI_TransmitReceive+0x68>
 800cea0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cea4:	2b04      	cmp	r3, #4
 800cea6:	d003      	beq.n	800ceb0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800cea8:	2302      	movs	r3, #2
 800ceaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ceae:	e15b      	b.n	800d168 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d005      	beq.n	800cec2 <HAL_SPI_TransmitReceive+0x82>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d002      	beq.n	800cec2 <HAL_SPI_TransmitReceive+0x82>
 800cebc:	887b      	ldrh	r3, [r7, #2]
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d103      	bne.n	800ceca <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800cec2:	2301      	movs	r3, #1
 800cec4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800cec8:	e14e      	b.n	800d168 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ced0:	b2db      	uxtb	r3, r3
 800ced2:	2b04      	cmp	r3, #4
 800ced4:	d003      	beq.n	800cede <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2205      	movs	r2, #5
 800ceda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	2200      	movs	r2, #0
 800cee2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	687a      	ldr	r2, [r7, #4]
 800cee8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	887a      	ldrh	r2, [r7, #2]
 800ceee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	887a      	ldrh	r2, [r7, #2]
 800cef4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cef6:	68fb      	ldr	r3, [r7, #12]
 800cef8:	68ba      	ldr	r2, [r7, #8]
 800cefa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	887a      	ldrh	r2, [r7, #2]
 800cf00:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	887a      	ldrh	r2, [r7, #2]
 800cf06:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	2200      	movs	r2, #0
 800cf12:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf1e:	2b40      	cmp	r3, #64	; 0x40
 800cf20:	d007      	beq.n	800cf32 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	681a      	ldr	r2, [r3, #0]
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cf30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	68db      	ldr	r3, [r3, #12]
 800cf36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cf3a:	d178      	bne.n	800d02e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d002      	beq.n	800cf4a <HAL_SPI_TransmitReceive+0x10a>
 800cf44:	8b7b      	ldrh	r3, [r7, #26]
 800cf46:	2b01      	cmp	r3, #1
 800cf48:	d166      	bne.n	800d018 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf4e:	881a      	ldrh	r2, [r3, #0]
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf5a:	1c9a      	adds	r2, r3, #2
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cf64:	b29b      	uxth	r3, r3
 800cf66:	3b01      	subs	r3, #1
 800cf68:	b29a      	uxth	r2, r3
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cf6e:	e053      	b.n	800d018 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	689b      	ldr	r3, [r3, #8]
 800cf76:	f003 0302 	and.w	r3, r3, #2
 800cf7a:	2b02      	cmp	r3, #2
 800cf7c:	d11b      	bne.n	800cfb6 <HAL_SPI_TransmitReceive+0x176>
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cf82:	b29b      	uxth	r3, r3
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d016      	beq.n	800cfb6 <HAL_SPI_TransmitReceive+0x176>
 800cf88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf8a:	2b01      	cmp	r3, #1
 800cf8c:	d113      	bne.n	800cfb6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf92:	881a      	ldrh	r2, [r3, #0]
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cf9e:	1c9a      	adds	r2, r3, #2
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cfa8:	b29b      	uxth	r3, r3
 800cfaa:	3b01      	subs	r3, #1
 800cfac:	b29a      	uxth	r2, r3
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	689b      	ldr	r3, [r3, #8]
 800cfbc:	f003 0301 	and.w	r3, r3, #1
 800cfc0:	2b01      	cmp	r3, #1
 800cfc2:	d119      	bne.n	800cff8 <HAL_SPI_TransmitReceive+0x1b8>
 800cfc4:	68fb      	ldr	r3, [r7, #12]
 800cfc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d014      	beq.n	800cff8 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	68da      	ldr	r2, [r3, #12]
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfd8:	b292      	uxth	r2, r2
 800cfda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfe0:	1c9a      	adds	r2, r3, #2
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cfea:	b29b      	uxth	r3, r3
 800cfec:	3b01      	subs	r3, #1
 800cfee:	b29a      	uxth	r2, r3
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cff4:	2301      	movs	r3, #1
 800cff6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cff8:	f7fb ff32 	bl	8008e60 <HAL_GetTick>
 800cffc:	4602      	mov	r2, r0
 800cffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d000:	1ad3      	subs	r3, r2, r3
 800d002:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d004:	429a      	cmp	r2, r3
 800d006:	d807      	bhi.n	800d018 <HAL_SPI_TransmitReceive+0x1d8>
 800d008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d00a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d00e:	d003      	beq.n	800d018 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800d010:	2303      	movs	r3, #3
 800d012:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d016:	e0a7      	b.n	800d168 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d018:	68fb      	ldr	r3, [r7, #12]
 800d01a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d01c:	b29b      	uxth	r3, r3
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d1a6      	bne.n	800cf70 <HAL_SPI_TransmitReceive+0x130>
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d026:	b29b      	uxth	r3, r3
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d1a1      	bne.n	800cf70 <HAL_SPI_TransmitReceive+0x130>
 800d02c:	e07c      	b.n	800d128 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	685b      	ldr	r3, [r3, #4]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d002      	beq.n	800d03c <HAL_SPI_TransmitReceive+0x1fc>
 800d036:	8b7b      	ldrh	r3, [r7, #26]
 800d038:	2b01      	cmp	r3, #1
 800d03a:	d16b      	bne.n	800d114 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	330c      	adds	r3, #12
 800d046:	7812      	ldrb	r2, [r2, #0]
 800d048:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d04e:	1c5a      	adds	r2, r3, #1
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d058:	b29b      	uxth	r3, r3
 800d05a:	3b01      	subs	r3, #1
 800d05c:	b29a      	uxth	r2, r3
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d062:	e057      	b.n	800d114 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	689b      	ldr	r3, [r3, #8]
 800d06a:	f003 0302 	and.w	r3, r3, #2
 800d06e:	2b02      	cmp	r3, #2
 800d070:	d11c      	bne.n	800d0ac <HAL_SPI_TransmitReceive+0x26c>
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d076:	b29b      	uxth	r3, r3
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d017      	beq.n	800d0ac <HAL_SPI_TransmitReceive+0x26c>
 800d07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d07e:	2b01      	cmp	r3, #1
 800d080:	d114      	bne.n	800d0ac <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	330c      	adds	r3, #12
 800d08c:	7812      	ldrb	r2, [r2, #0]
 800d08e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d094:	1c5a      	adds	r2, r3, #1
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d09e:	b29b      	uxth	r3, r3
 800d0a0:	3b01      	subs	r3, #1
 800d0a2:	b29a      	uxth	r2, r3
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	689b      	ldr	r3, [r3, #8]
 800d0b2:	f003 0301 	and.w	r3, r3, #1
 800d0b6:	2b01      	cmp	r3, #1
 800d0b8:	d119      	bne.n	800d0ee <HAL_SPI_TransmitReceive+0x2ae>
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d014      	beq.n	800d0ee <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	68da      	ldr	r2, [r3, #12]
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0ce:	b2d2      	uxtb	r2, r2
 800d0d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0d6:	1c5a      	adds	r2, r3, #1
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d0e0:	b29b      	uxth	r3, r3
 800d0e2:	3b01      	subs	r3, #1
 800d0e4:	b29a      	uxth	r2, r3
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d0ea:	2301      	movs	r3, #1
 800d0ec:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800d0ee:	f7fb feb7 	bl	8008e60 <HAL_GetTick>
 800d0f2:	4602      	mov	r2, r0
 800d0f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f6:	1ad3      	subs	r3, r2, r3
 800d0f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d0fa:	429a      	cmp	r2, r3
 800d0fc:	d803      	bhi.n	800d106 <HAL_SPI_TransmitReceive+0x2c6>
 800d0fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d100:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d104:	d102      	bne.n	800d10c <HAL_SPI_TransmitReceive+0x2cc>
 800d106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d103      	bne.n	800d114 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800d10c:	2303      	movs	r3, #3
 800d10e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800d112:	e029      	b.n	800d168 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d118:	b29b      	uxth	r3, r3
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d1a2      	bne.n	800d064 <HAL_SPI_TransmitReceive+0x224>
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d122:	b29b      	uxth	r3, r3
 800d124:	2b00      	cmp	r3, #0
 800d126:	d19d      	bne.n	800d064 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d128:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d12a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d12c:	68f8      	ldr	r0, [r7, #12]
 800d12e:	f000 f917 	bl	800d360 <SPI_EndRxTxTransaction>
 800d132:	4603      	mov	r3, r0
 800d134:	2b00      	cmp	r3, #0
 800d136:	d006      	beq.n	800d146 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2220      	movs	r2, #32
 800d142:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800d144:	e010      	b.n	800d168 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	689b      	ldr	r3, [r3, #8]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d10b      	bne.n	800d166 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d14e:	2300      	movs	r3, #0
 800d150:	617b      	str	r3, [r7, #20]
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	68db      	ldr	r3, [r3, #12]
 800d158:	617b      	str	r3, [r7, #20]
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	689b      	ldr	r3, [r3, #8]
 800d160:	617b      	str	r3, [r7, #20]
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	e000      	b.n	800d168 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800d166:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	2201      	movs	r2, #1
 800d16c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	2200      	movs	r2, #0
 800d174:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d178:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	3730      	adds	r7, #48	; 0x30
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}

0800d184 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b088      	sub	sp, #32
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	603b      	str	r3, [r7, #0]
 800d190:	4613      	mov	r3, r2
 800d192:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800d194:	f7fb fe64 	bl	8008e60 <HAL_GetTick>
 800d198:	4602      	mov	r2, r0
 800d19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d19c:	1a9b      	subs	r3, r3, r2
 800d19e:	683a      	ldr	r2, [r7, #0]
 800d1a0:	4413      	add	r3, r2
 800d1a2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800d1a4:	f7fb fe5c 	bl	8008e60 <HAL_GetTick>
 800d1a8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800d1aa:	4b39      	ldr	r3, [pc, #228]	; (800d290 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	015b      	lsls	r3, r3, #5
 800d1b0:	0d1b      	lsrs	r3, r3, #20
 800d1b2:	69fa      	ldr	r2, [r7, #28]
 800d1b4:	fb02 f303 	mul.w	r3, r2, r3
 800d1b8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d1ba:	e054      	b.n	800d266 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1c2:	d050      	beq.n	800d266 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800d1c4:	f7fb fe4c 	bl	8008e60 <HAL_GetTick>
 800d1c8:	4602      	mov	r2, r0
 800d1ca:	69bb      	ldr	r3, [r7, #24]
 800d1cc:	1ad3      	subs	r3, r2, r3
 800d1ce:	69fa      	ldr	r2, [r7, #28]
 800d1d0:	429a      	cmp	r2, r3
 800d1d2:	d902      	bls.n	800d1da <SPI_WaitFlagStateUntilTimeout+0x56>
 800d1d4:	69fb      	ldr	r3, [r7, #28]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d13d      	bne.n	800d256 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	685a      	ldr	r2, [r3, #4]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800d1e8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	685b      	ldr	r3, [r3, #4]
 800d1ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d1f2:	d111      	bne.n	800d218 <SPI_WaitFlagStateUntilTimeout+0x94>
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	689b      	ldr	r3, [r3, #8]
 800d1f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1fc:	d004      	beq.n	800d208 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	689b      	ldr	r3, [r3, #8]
 800d202:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d206:	d107      	bne.n	800d218 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	681a      	ldr	r2, [r3, #0]
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d216:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d21c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d220:	d10f      	bne.n	800d242 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	681a      	ldr	r2, [r3, #0]
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d230:	601a      	str	r2, [r3, #0]
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	681a      	ldr	r2, [r3, #0]
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d240:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2201      	movs	r2, #1
 800d246:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	2200      	movs	r2, #0
 800d24e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800d252:	2303      	movs	r3, #3
 800d254:	e017      	b.n	800d286 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d101      	bne.n	800d260 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800d25c:	2300      	movs	r3, #0
 800d25e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800d260:	697b      	ldr	r3, [r7, #20]
 800d262:	3b01      	subs	r3, #1
 800d264:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	689a      	ldr	r2, [r3, #8]
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	4013      	ands	r3, r2
 800d270:	68ba      	ldr	r2, [r7, #8]
 800d272:	429a      	cmp	r2, r3
 800d274:	bf0c      	ite	eq
 800d276:	2301      	moveq	r3, #1
 800d278:	2300      	movne	r3, #0
 800d27a:	b2db      	uxtb	r3, r3
 800d27c:	461a      	mov	r2, r3
 800d27e:	79fb      	ldrb	r3, [r7, #7]
 800d280:	429a      	cmp	r2, r3
 800d282:	d19b      	bne.n	800d1bc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800d284:	2300      	movs	r3, #0
}
 800d286:	4618      	mov	r0, r3
 800d288:	3720      	adds	r7, #32
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	20000088 	.word	0x20000088

0800d294 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b086      	sub	sp, #24
 800d298:	af02      	add	r7, sp, #8
 800d29a:	60f8      	str	r0, [r7, #12]
 800d29c:	60b9      	str	r1, [r7, #8]
 800d29e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	685b      	ldr	r3, [r3, #4]
 800d2a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d2a8:	d111      	bne.n	800d2ce <SPI_EndRxTransaction+0x3a>
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	689b      	ldr	r3, [r3, #8]
 800d2ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d2b2:	d004      	beq.n	800d2be <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	689b      	ldr	r3, [r3, #8]
 800d2b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d2bc:	d107      	bne.n	800d2ce <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	681a      	ldr	r2, [r3, #0]
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d2cc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	685b      	ldr	r3, [r3, #4]
 800d2d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d2d6:	d12a      	bne.n	800d32e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	689b      	ldr	r3, [r3, #8]
 800d2dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d2e0:	d012      	beq.n	800d308 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	9300      	str	r3, [sp, #0]
 800d2e6:	68bb      	ldr	r3, [r7, #8]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	2180      	movs	r1, #128	; 0x80
 800d2ec:	68f8      	ldr	r0, [r7, #12]
 800d2ee:	f7ff ff49 	bl	800d184 <SPI_WaitFlagStateUntilTimeout>
 800d2f2:	4603      	mov	r3, r0
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d02d      	beq.n	800d354 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d2fc:	f043 0220 	orr.w	r2, r3, #32
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800d304:	2303      	movs	r3, #3
 800d306:	e026      	b.n	800d356 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	9300      	str	r3, [sp, #0]
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	2200      	movs	r2, #0
 800d310:	2101      	movs	r1, #1
 800d312:	68f8      	ldr	r0, [r7, #12]
 800d314:	f7ff ff36 	bl	800d184 <SPI_WaitFlagStateUntilTimeout>
 800d318:	4603      	mov	r3, r0
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	d01a      	beq.n	800d354 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d322:	f043 0220 	orr.w	r2, r3, #32
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800d32a:	2303      	movs	r3, #3
 800d32c:	e013      	b.n	800d356 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	9300      	str	r3, [sp, #0]
 800d332:	68bb      	ldr	r3, [r7, #8]
 800d334:	2200      	movs	r2, #0
 800d336:	2101      	movs	r1, #1
 800d338:	68f8      	ldr	r0, [r7, #12]
 800d33a:	f7ff ff23 	bl	800d184 <SPI_WaitFlagStateUntilTimeout>
 800d33e:	4603      	mov	r3, r0
 800d340:	2b00      	cmp	r3, #0
 800d342:	d007      	beq.n	800d354 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d348:	f043 0220 	orr.w	r2, r3, #32
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d350:	2303      	movs	r3, #3
 800d352:	e000      	b.n	800d356 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800d354:	2300      	movs	r3, #0
}
 800d356:	4618      	mov	r0, r3
 800d358:	3710      	adds	r7, #16
 800d35a:	46bd      	mov	sp, r7
 800d35c:	bd80      	pop	{r7, pc}
	...

0800d360 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800d360:	b580      	push	{r7, lr}
 800d362:	b088      	sub	sp, #32
 800d364:	af02      	add	r7, sp, #8
 800d366:	60f8      	str	r0, [r7, #12]
 800d368:	60b9      	str	r1, [r7, #8]
 800d36a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800d36c:	4b1b      	ldr	r3, [pc, #108]	; (800d3dc <SPI_EndRxTxTransaction+0x7c>)
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	4a1b      	ldr	r2, [pc, #108]	; (800d3e0 <SPI_EndRxTxTransaction+0x80>)
 800d372:	fba2 2303 	umull	r2, r3, r2, r3
 800d376:	0d5b      	lsrs	r3, r3, #21
 800d378:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d37c:	fb02 f303 	mul.w	r3, r2, r3
 800d380:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	685b      	ldr	r3, [r3, #4]
 800d386:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d38a:	d112      	bne.n	800d3b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	9300      	str	r3, [sp, #0]
 800d390:	68bb      	ldr	r3, [r7, #8]
 800d392:	2200      	movs	r2, #0
 800d394:	2180      	movs	r1, #128	; 0x80
 800d396:	68f8      	ldr	r0, [r7, #12]
 800d398:	f7ff fef4 	bl	800d184 <SPI_WaitFlagStateUntilTimeout>
 800d39c:	4603      	mov	r3, r0
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d016      	beq.n	800d3d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d3a6:	f043 0220 	orr.w	r2, r3, #32
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800d3ae:	2303      	movs	r3, #3
 800d3b0:	e00f      	b.n	800d3d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800d3b2:	697b      	ldr	r3, [r7, #20]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d00a      	beq.n	800d3ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800d3b8:	697b      	ldr	r3, [r7, #20]
 800d3ba:	3b01      	subs	r3, #1
 800d3bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	689b      	ldr	r3, [r3, #8]
 800d3c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d3c8:	2b80      	cmp	r3, #128	; 0x80
 800d3ca:	d0f2      	beq.n	800d3b2 <SPI_EndRxTxTransaction+0x52>
 800d3cc:	e000      	b.n	800d3d0 <SPI_EndRxTxTransaction+0x70>
        break;
 800d3ce:	bf00      	nop
  }

  return HAL_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3718      	adds	r7, #24
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	20000088 	.word	0x20000088
 800d3e0:	165e9f81 	.word	0x165e9f81

0800d3e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d3e4:	b580      	push	{r7, lr}
 800d3e6:	b082      	sub	sp, #8
 800d3e8:	af00      	add	r7, sp, #0
 800d3ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d101      	bne.n	800d3f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d3f2:	2301      	movs	r3, #1
 800d3f4:	e041      	b.n	800d47a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d3fc:	b2db      	uxtb	r3, r3
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d106      	bne.n	800d410 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2200      	movs	r2, #0
 800d406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d40a:	6878      	ldr	r0, [r7, #4]
 800d40c:	f7f6 f9ea 	bl	80037e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	2202      	movs	r2, #2
 800d414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	681a      	ldr	r2, [r3, #0]
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	3304      	adds	r3, #4
 800d420:	4619      	mov	r1, r3
 800d422:	4610      	mov	r0, r2
 800d424:	f000 fcea 	bl	800ddfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	2201      	movs	r2, #1
 800d42c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	2201      	movs	r2, #1
 800d434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2201      	movs	r2, #1
 800d43c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	2201      	movs	r2, #1
 800d444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	2201      	movs	r2, #1
 800d44c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	2201      	movs	r2, #1
 800d454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2201      	movs	r2, #1
 800d45c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2201      	movs	r2, #1
 800d464:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	2201      	movs	r2, #1
 800d46c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	2201      	movs	r2, #1
 800d474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d478:	2300      	movs	r3, #0
}
 800d47a:	4618      	mov	r0, r3
 800d47c:	3708      	adds	r7, #8
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}
	...

0800d484 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d484:	b480      	push	{r7}
 800d486:	b085      	sub	sp, #20
 800d488:	af00      	add	r7, sp, #0
 800d48a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d492:	b2db      	uxtb	r3, r3
 800d494:	2b01      	cmp	r3, #1
 800d496:	d001      	beq.n	800d49c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d498:	2301      	movs	r3, #1
 800d49a:	e04e      	b.n	800d53a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	2202      	movs	r2, #2
 800d4a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	681b      	ldr	r3, [r3, #0]
 800d4a8:	68da      	ldr	r2, [r3, #12]
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	f042 0201 	orr.w	r2, r2, #1
 800d4b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	4a23      	ldr	r2, [pc, #140]	; (800d548 <HAL_TIM_Base_Start_IT+0xc4>)
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	d022      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4c6:	d01d      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	4a1f      	ldr	r2, [pc, #124]	; (800d54c <HAL_TIM_Base_Start_IT+0xc8>)
 800d4ce:	4293      	cmp	r3, r2
 800d4d0:	d018      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	4a1e      	ldr	r2, [pc, #120]	; (800d550 <HAL_TIM_Base_Start_IT+0xcc>)
 800d4d8:	4293      	cmp	r3, r2
 800d4da:	d013      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	4a1c      	ldr	r2, [pc, #112]	; (800d554 <HAL_TIM_Base_Start_IT+0xd0>)
 800d4e2:	4293      	cmp	r3, r2
 800d4e4:	d00e      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	4a1b      	ldr	r2, [pc, #108]	; (800d558 <HAL_TIM_Base_Start_IT+0xd4>)
 800d4ec:	4293      	cmp	r3, r2
 800d4ee:	d009      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	4a19      	ldr	r2, [pc, #100]	; (800d55c <HAL_TIM_Base_Start_IT+0xd8>)
 800d4f6:	4293      	cmp	r3, r2
 800d4f8:	d004      	beq.n	800d504 <HAL_TIM_Base_Start_IT+0x80>
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	4a18      	ldr	r2, [pc, #96]	; (800d560 <HAL_TIM_Base_Start_IT+0xdc>)
 800d500:	4293      	cmp	r3, r2
 800d502:	d111      	bne.n	800d528 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	689b      	ldr	r3, [r3, #8]
 800d50a:	f003 0307 	and.w	r3, r3, #7
 800d50e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	2b06      	cmp	r3, #6
 800d514:	d010      	beq.n	800d538 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	681a      	ldr	r2, [r3, #0]
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	681b      	ldr	r3, [r3, #0]
 800d520:	f042 0201 	orr.w	r2, r2, #1
 800d524:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d526:	e007      	b.n	800d538 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	681a      	ldr	r2, [r3, #0]
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	f042 0201 	orr.w	r2, r2, #1
 800d536:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d538:	2300      	movs	r3, #0
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3714      	adds	r7, #20
 800d53e:	46bd      	mov	sp, r7
 800d540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d544:	4770      	bx	lr
 800d546:	bf00      	nop
 800d548:	40010000 	.word	0x40010000
 800d54c:	40000400 	.word	0x40000400
 800d550:	40000800 	.word	0x40000800
 800d554:	40000c00 	.word	0x40000c00
 800d558:	40010400 	.word	0x40010400
 800d55c:	40014000 	.word	0x40014000
 800d560:	40001800 	.word	0x40001800

0800d564 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d564:	b580      	push	{r7, lr}
 800d566:	b082      	sub	sp, #8
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d101      	bne.n	800d576 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d572:	2301      	movs	r3, #1
 800d574:	e041      	b.n	800d5fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d57c:	b2db      	uxtb	r3, r3
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d106      	bne.n	800d590 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	2200      	movs	r2, #0
 800d586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f000 f839 	bl	800d602 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2202      	movs	r2, #2
 800d594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	681a      	ldr	r2, [r3, #0]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	3304      	adds	r3, #4
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	4610      	mov	r0, r2
 800d5a4:	f000 fc2a 	bl	800ddfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d5a8:	687b      	ldr	r3, [r7, #4]
 800d5aa:	2201      	movs	r2, #1
 800d5ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2201      	movs	r2, #1
 800d5b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	2201      	movs	r2, #1
 800d5cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2201      	movs	r2, #1
 800d5d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2201      	movs	r2, #1
 800d5dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	2201      	movs	r2, #1
 800d5e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d5f8:	2300      	movs	r3, #0
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3708      	adds	r7, #8
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}

0800d602 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800d602:	b480      	push	{r7}
 800d604:	b083      	sub	sp, #12
 800d606:	af00      	add	r7, sp, #0
 800d608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800d60a:	bf00      	nop
 800d60c:	370c      	adds	r7, #12
 800d60e:	46bd      	mov	sp, r7
 800d610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d614:	4770      	bx	lr
	...

0800d618 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b084      	sub	sp, #16
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	6078      	str	r0, [r7, #4]
 800d620:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	2b00      	cmp	r3, #0
 800d626:	d109      	bne.n	800d63c <HAL_TIM_PWM_Start+0x24>
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800d62e:	b2db      	uxtb	r3, r3
 800d630:	2b01      	cmp	r3, #1
 800d632:	bf14      	ite	ne
 800d634:	2301      	movne	r3, #1
 800d636:	2300      	moveq	r3, #0
 800d638:	b2db      	uxtb	r3, r3
 800d63a:	e022      	b.n	800d682 <HAL_TIM_PWM_Start+0x6a>
 800d63c:	683b      	ldr	r3, [r7, #0]
 800d63e:	2b04      	cmp	r3, #4
 800d640:	d109      	bne.n	800d656 <HAL_TIM_PWM_Start+0x3e>
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800d648:	b2db      	uxtb	r3, r3
 800d64a:	2b01      	cmp	r3, #1
 800d64c:	bf14      	ite	ne
 800d64e:	2301      	movne	r3, #1
 800d650:	2300      	moveq	r3, #0
 800d652:	b2db      	uxtb	r3, r3
 800d654:	e015      	b.n	800d682 <HAL_TIM_PWM_Start+0x6a>
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	2b08      	cmp	r3, #8
 800d65a:	d109      	bne.n	800d670 <HAL_TIM_PWM_Start+0x58>
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800d662:	b2db      	uxtb	r3, r3
 800d664:	2b01      	cmp	r3, #1
 800d666:	bf14      	ite	ne
 800d668:	2301      	movne	r3, #1
 800d66a:	2300      	moveq	r3, #0
 800d66c:	b2db      	uxtb	r3, r3
 800d66e:	e008      	b.n	800d682 <HAL_TIM_PWM_Start+0x6a>
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d676:	b2db      	uxtb	r3, r3
 800d678:	2b01      	cmp	r3, #1
 800d67a:	bf14      	ite	ne
 800d67c:	2301      	movne	r3, #1
 800d67e:	2300      	moveq	r3, #0
 800d680:	b2db      	uxtb	r3, r3
 800d682:	2b00      	cmp	r3, #0
 800d684:	d001      	beq.n	800d68a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800d686:	2301      	movs	r3, #1
 800d688:	e07c      	b.n	800d784 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800d68a:	683b      	ldr	r3, [r7, #0]
 800d68c:	2b00      	cmp	r3, #0
 800d68e:	d104      	bne.n	800d69a <HAL_TIM_PWM_Start+0x82>
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2202      	movs	r2, #2
 800d694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d698:	e013      	b.n	800d6c2 <HAL_TIM_PWM_Start+0xaa>
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	2b04      	cmp	r3, #4
 800d69e:	d104      	bne.n	800d6aa <HAL_TIM_PWM_Start+0x92>
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2202      	movs	r2, #2
 800d6a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d6a8:	e00b      	b.n	800d6c2 <HAL_TIM_PWM_Start+0xaa>
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	2b08      	cmp	r3, #8
 800d6ae:	d104      	bne.n	800d6ba <HAL_TIM_PWM_Start+0xa2>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	2202      	movs	r2, #2
 800d6b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d6b8:	e003      	b.n	800d6c2 <HAL_TIM_PWM_Start+0xaa>
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2202      	movs	r2, #2
 800d6be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	6839      	ldr	r1, [r7, #0]
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	f000 fe80 	bl	800e3d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	4a2d      	ldr	r2, [pc, #180]	; (800d78c <HAL_TIM_PWM_Start+0x174>)
 800d6d6:	4293      	cmp	r3, r2
 800d6d8:	d004      	beq.n	800d6e4 <HAL_TIM_PWM_Start+0xcc>
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	4a2c      	ldr	r2, [pc, #176]	; (800d790 <HAL_TIM_PWM_Start+0x178>)
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d101      	bne.n	800d6e8 <HAL_TIM_PWM_Start+0xd0>
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	e000      	b.n	800d6ea <HAL_TIM_PWM_Start+0xd2>
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d007      	beq.n	800d6fe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d6fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	4a22      	ldr	r2, [pc, #136]	; (800d78c <HAL_TIM_PWM_Start+0x174>)
 800d704:	4293      	cmp	r3, r2
 800d706:	d022      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d710:	d01d      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	4a1f      	ldr	r2, [pc, #124]	; (800d794 <HAL_TIM_PWM_Start+0x17c>)
 800d718:	4293      	cmp	r3, r2
 800d71a:	d018      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	4a1d      	ldr	r2, [pc, #116]	; (800d798 <HAL_TIM_PWM_Start+0x180>)
 800d722:	4293      	cmp	r3, r2
 800d724:	d013      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	4a1c      	ldr	r2, [pc, #112]	; (800d79c <HAL_TIM_PWM_Start+0x184>)
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d00e      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	4a16      	ldr	r2, [pc, #88]	; (800d790 <HAL_TIM_PWM_Start+0x178>)
 800d736:	4293      	cmp	r3, r2
 800d738:	d009      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	4a18      	ldr	r2, [pc, #96]	; (800d7a0 <HAL_TIM_PWM_Start+0x188>)
 800d740:	4293      	cmp	r3, r2
 800d742:	d004      	beq.n	800d74e <HAL_TIM_PWM_Start+0x136>
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a16      	ldr	r2, [pc, #88]	; (800d7a4 <HAL_TIM_PWM_Start+0x18c>)
 800d74a:	4293      	cmp	r3, r2
 800d74c:	d111      	bne.n	800d772 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	689b      	ldr	r3, [r3, #8]
 800d754:	f003 0307 	and.w	r3, r3, #7
 800d758:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	2b06      	cmp	r3, #6
 800d75e:	d010      	beq.n	800d782 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	681a      	ldr	r2, [r3, #0]
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	f042 0201 	orr.w	r2, r2, #1
 800d76e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d770:	e007      	b.n	800d782 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	f042 0201 	orr.w	r2, r2, #1
 800d780:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d782:	2300      	movs	r3, #0
}
 800d784:	4618      	mov	r0, r3
 800d786:	3710      	adds	r7, #16
 800d788:	46bd      	mov	sp, r7
 800d78a:	bd80      	pop	{r7, pc}
 800d78c:	40010000 	.word	0x40010000
 800d790:	40010400 	.word	0x40010400
 800d794:	40000400 	.word	0x40000400
 800d798:	40000800 	.word	0x40000800
 800d79c:	40000c00 	.word	0x40000c00
 800d7a0:	40014000 	.word	0x40014000
 800d7a4:	40001800 	.word	0x40001800

0800d7a8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b082      	sub	sp, #8
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
 800d7b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	6839      	ldr	r1, [r7, #0]
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f000 fe08 	bl	800e3d0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4a2e      	ldr	r2, [pc, #184]	; (800d880 <HAL_TIM_PWM_Stop+0xd8>)
 800d7c6:	4293      	cmp	r3, r2
 800d7c8:	d004      	beq.n	800d7d4 <HAL_TIM_PWM_Stop+0x2c>
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	4a2d      	ldr	r2, [pc, #180]	; (800d884 <HAL_TIM_PWM_Stop+0xdc>)
 800d7d0:	4293      	cmp	r3, r2
 800d7d2:	d101      	bne.n	800d7d8 <HAL_TIM_PWM_Stop+0x30>
 800d7d4:	2301      	movs	r3, #1
 800d7d6:	e000      	b.n	800d7da <HAL_TIM_PWM_Stop+0x32>
 800d7d8:	2300      	movs	r3, #0
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d017      	beq.n	800d80e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	6a1a      	ldr	r2, [r3, #32]
 800d7e4:	f241 1311 	movw	r3, #4369	; 0x1111
 800d7e8:	4013      	ands	r3, r2
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d10f      	bne.n	800d80e <HAL_TIM_PWM_Stop+0x66>
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	6a1a      	ldr	r2, [r3, #32]
 800d7f4:	f240 4344 	movw	r3, #1092	; 0x444
 800d7f8:	4013      	ands	r3, r2
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d107      	bne.n	800d80e <HAL_TIM_PWM_Stop+0x66>
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d80c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	6a1a      	ldr	r2, [r3, #32]
 800d814:	f241 1311 	movw	r3, #4369	; 0x1111
 800d818:	4013      	ands	r3, r2
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d10f      	bne.n	800d83e <HAL_TIM_PWM_Stop+0x96>
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	6a1a      	ldr	r2, [r3, #32]
 800d824:	f240 4344 	movw	r3, #1092	; 0x444
 800d828:	4013      	ands	r3, r2
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	d107      	bne.n	800d83e <HAL_TIM_PWM_Stop+0x96>
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	681a      	ldr	r2, [r3, #0]
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	f022 0201 	bic.w	r2, r2, #1
 800d83c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d104      	bne.n	800d84e <HAL_TIM_PWM_Stop+0xa6>
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	2201      	movs	r2, #1
 800d848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d84c:	e013      	b.n	800d876 <HAL_TIM_PWM_Stop+0xce>
 800d84e:	683b      	ldr	r3, [r7, #0]
 800d850:	2b04      	cmp	r3, #4
 800d852:	d104      	bne.n	800d85e <HAL_TIM_PWM_Stop+0xb6>
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2201      	movs	r2, #1
 800d858:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d85c:	e00b      	b.n	800d876 <HAL_TIM_PWM_Stop+0xce>
 800d85e:	683b      	ldr	r3, [r7, #0]
 800d860:	2b08      	cmp	r3, #8
 800d862:	d104      	bne.n	800d86e <HAL_TIM_PWM_Stop+0xc6>
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2201      	movs	r2, #1
 800d868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d86c:	e003      	b.n	800d876 <HAL_TIM_PWM_Stop+0xce>
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	2201      	movs	r2, #1
 800d872:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800d876:	2300      	movs	r3, #0
}
 800d878:	4618      	mov	r0, r3
 800d87a:	3708      	adds	r7, #8
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}
 800d880:	40010000 	.word	0x40010000
 800d884:	40010400 	.word	0x40010400

0800d888 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d888:	b580      	push	{r7, lr}
 800d88a:	b082      	sub	sp, #8
 800d88c:	af00      	add	r7, sp, #0
 800d88e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	691b      	ldr	r3, [r3, #16]
 800d896:	f003 0302 	and.w	r3, r3, #2
 800d89a:	2b02      	cmp	r3, #2
 800d89c:	d122      	bne.n	800d8e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	68db      	ldr	r3, [r3, #12]
 800d8a4:	f003 0302 	and.w	r3, r3, #2
 800d8a8:	2b02      	cmp	r3, #2
 800d8aa:	d11b      	bne.n	800d8e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	f06f 0202 	mvn.w	r2, #2
 800d8b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2201      	movs	r2, #1
 800d8ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	699b      	ldr	r3, [r3, #24]
 800d8c2:	f003 0303 	and.w	r3, r3, #3
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d003      	beq.n	800d8d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d8ca:	6878      	ldr	r0, [r7, #4]
 800d8cc:	f000 fa77 	bl	800ddbe <HAL_TIM_IC_CaptureCallback>
 800d8d0:	e005      	b.n	800d8de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d8d2:	6878      	ldr	r0, [r7, #4]
 800d8d4:	f000 fa69 	bl	800ddaa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d8d8:	6878      	ldr	r0, [r7, #4]
 800d8da:	f000 fa7a 	bl	800ddd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	2200      	movs	r2, #0
 800d8e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	691b      	ldr	r3, [r3, #16]
 800d8ea:	f003 0304 	and.w	r3, r3, #4
 800d8ee:	2b04      	cmp	r3, #4
 800d8f0:	d122      	bne.n	800d938 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	68db      	ldr	r3, [r3, #12]
 800d8f8:	f003 0304 	and.w	r3, r3, #4
 800d8fc:	2b04      	cmp	r3, #4
 800d8fe:	d11b      	bne.n	800d938 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	f06f 0204 	mvn.w	r2, #4
 800d908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	2202      	movs	r2, #2
 800d90e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	699b      	ldr	r3, [r3, #24]
 800d916:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d003      	beq.n	800d926 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d91e:	6878      	ldr	r0, [r7, #4]
 800d920:	f000 fa4d 	bl	800ddbe <HAL_TIM_IC_CaptureCallback>
 800d924:	e005      	b.n	800d932 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d926:	6878      	ldr	r0, [r7, #4]
 800d928:	f000 fa3f 	bl	800ddaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f000 fa50 	bl	800ddd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	2200      	movs	r2, #0
 800d936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	691b      	ldr	r3, [r3, #16]
 800d93e:	f003 0308 	and.w	r3, r3, #8
 800d942:	2b08      	cmp	r3, #8
 800d944:	d122      	bne.n	800d98c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	68db      	ldr	r3, [r3, #12]
 800d94c:	f003 0308 	and.w	r3, r3, #8
 800d950:	2b08      	cmp	r3, #8
 800d952:	d11b      	bne.n	800d98c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	f06f 0208 	mvn.w	r2, #8
 800d95c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	2204      	movs	r2, #4
 800d962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	69db      	ldr	r3, [r3, #28]
 800d96a:	f003 0303 	and.w	r3, r3, #3
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d003      	beq.n	800d97a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d972:	6878      	ldr	r0, [r7, #4]
 800d974:	f000 fa23 	bl	800ddbe <HAL_TIM_IC_CaptureCallback>
 800d978:	e005      	b.n	800d986 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 fa15 	bl	800ddaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d980:	6878      	ldr	r0, [r7, #4]
 800d982:	f000 fa26 	bl	800ddd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	2200      	movs	r2, #0
 800d98a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	691b      	ldr	r3, [r3, #16]
 800d992:	f003 0310 	and.w	r3, r3, #16
 800d996:	2b10      	cmp	r3, #16
 800d998:	d122      	bne.n	800d9e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	68db      	ldr	r3, [r3, #12]
 800d9a0:	f003 0310 	and.w	r3, r3, #16
 800d9a4:	2b10      	cmp	r3, #16
 800d9a6:	d11b      	bne.n	800d9e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f06f 0210 	mvn.w	r2, #16
 800d9b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	2208      	movs	r2, #8
 800d9b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	69db      	ldr	r3, [r3, #28]
 800d9be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d003      	beq.n	800d9ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 f9f9 	bl	800ddbe <HAL_TIM_IC_CaptureCallback>
 800d9cc:	e005      	b.n	800d9da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 f9eb 	bl	800ddaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d9d4:	6878      	ldr	r0, [r7, #4]
 800d9d6:	f000 f9fc 	bl	800ddd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2200      	movs	r2, #0
 800d9de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	691b      	ldr	r3, [r3, #16]
 800d9e6:	f003 0301 	and.w	r3, r3, #1
 800d9ea:	2b01      	cmp	r3, #1
 800d9ec:	d10e      	bne.n	800da0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d9ee:	687b      	ldr	r3, [r7, #4]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	68db      	ldr	r3, [r3, #12]
 800d9f4:	f003 0301 	and.w	r3, r3, #1
 800d9f8:	2b01      	cmp	r3, #1
 800d9fa:	d107      	bne.n	800da0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	f06f 0201 	mvn.w	r2, #1
 800da04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800da06:	6878      	ldr	r0, [r7, #4]
 800da08:	f7f5 f82c 	bl	8002a64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	691b      	ldr	r3, [r3, #16]
 800da12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da16:	2b80      	cmp	r3, #128	; 0x80
 800da18:	d10e      	bne.n	800da38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	68db      	ldr	r3, [r3, #12]
 800da20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800da24:	2b80      	cmp	r3, #128	; 0x80
 800da26:	d107      	bne.n	800da38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800da30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800da32:	6878      	ldr	r0, [r7, #4]
 800da34:	f000 fd78 	bl	800e528 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	691b      	ldr	r3, [r3, #16]
 800da3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da42:	2b40      	cmp	r3, #64	; 0x40
 800da44:	d10e      	bne.n	800da64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	681b      	ldr	r3, [r3, #0]
 800da4a:	68db      	ldr	r3, [r3, #12]
 800da4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da50:	2b40      	cmp	r3, #64	; 0x40
 800da52:	d107      	bne.n	800da64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800da5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f000 f9c1 	bl	800dde6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800da64:	687b      	ldr	r3, [r7, #4]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	691b      	ldr	r3, [r3, #16]
 800da6a:	f003 0320 	and.w	r3, r3, #32
 800da6e:	2b20      	cmp	r3, #32
 800da70:	d10e      	bne.n	800da90 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	68db      	ldr	r3, [r3, #12]
 800da78:	f003 0320 	and.w	r3, r3, #32
 800da7c:	2b20      	cmp	r3, #32
 800da7e:	d107      	bne.n	800da90 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	f06f 0220 	mvn.w	r2, #32
 800da88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800da8a:	6878      	ldr	r0, [r7, #4]
 800da8c:	f000 fd42 	bl	800e514 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800da90:	bf00      	nop
 800da92:	3708      	adds	r7, #8
 800da94:	46bd      	mov	sp, r7
 800da96:	bd80      	pop	{r7, pc}

0800da98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800da98:	b580      	push	{r7, lr}
 800da9a:	b086      	sub	sp, #24
 800da9c:	af00      	add	r7, sp, #0
 800da9e:	60f8      	str	r0, [r7, #12]
 800daa0:	60b9      	str	r1, [r7, #8]
 800daa2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800daa4:	2300      	movs	r3, #0
 800daa6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800daae:	2b01      	cmp	r3, #1
 800dab0:	d101      	bne.n	800dab6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800dab2:	2302      	movs	r3, #2
 800dab4:	e0ae      	b.n	800dc14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2201      	movs	r2, #1
 800daba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	2b0c      	cmp	r3, #12
 800dac2:	f200 809f 	bhi.w	800dc04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800dac6:	a201      	add	r2, pc, #4	; (adr r2, 800dacc <HAL_TIM_PWM_ConfigChannel+0x34>)
 800dac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dacc:	0800db01 	.word	0x0800db01
 800dad0:	0800dc05 	.word	0x0800dc05
 800dad4:	0800dc05 	.word	0x0800dc05
 800dad8:	0800dc05 	.word	0x0800dc05
 800dadc:	0800db41 	.word	0x0800db41
 800dae0:	0800dc05 	.word	0x0800dc05
 800dae4:	0800dc05 	.word	0x0800dc05
 800dae8:	0800dc05 	.word	0x0800dc05
 800daec:	0800db83 	.word	0x0800db83
 800daf0:	0800dc05 	.word	0x0800dc05
 800daf4:	0800dc05 	.word	0x0800dc05
 800daf8:	0800dc05 	.word	0x0800dc05
 800dafc:	0800dbc3 	.word	0x0800dbc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	68b9      	ldr	r1, [r7, #8]
 800db06:	4618      	mov	r0, r3
 800db08:	f000 fa18 	bl	800df3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	699a      	ldr	r2, [r3, #24]
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	f042 0208 	orr.w	r2, r2, #8
 800db1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	699a      	ldr	r2, [r3, #24]
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	f022 0204 	bic.w	r2, r2, #4
 800db2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	6999      	ldr	r1, [r3, #24]
 800db32:	68bb      	ldr	r3, [r7, #8]
 800db34:	691a      	ldr	r2, [r3, #16]
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	430a      	orrs	r2, r1
 800db3c:	619a      	str	r2, [r3, #24]
      break;
 800db3e:	e064      	b.n	800dc0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	68b9      	ldr	r1, [r7, #8]
 800db46:	4618      	mov	r0, r3
 800db48:	f000 fa68 	bl	800e01c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	681b      	ldr	r3, [r3, #0]
 800db50:	699a      	ldr	r2, [r3, #24]
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800db5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	699a      	ldr	r2, [r3, #24]
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800db6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	6999      	ldr	r1, [r3, #24]
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	691b      	ldr	r3, [r3, #16]
 800db76:	021a      	lsls	r2, r3, #8
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	430a      	orrs	r2, r1
 800db7e:	619a      	str	r2, [r3, #24]
      break;
 800db80:	e043      	b.n	800dc0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	68b9      	ldr	r1, [r7, #8]
 800db88:	4618      	mov	r0, r3
 800db8a:	f000 fabd 	bl	800e108 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	69da      	ldr	r2, [r3, #28]
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	f042 0208 	orr.w	r2, r2, #8
 800db9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	69da      	ldr	r2, [r3, #28]
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	f022 0204 	bic.w	r2, r2, #4
 800dbac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	69d9      	ldr	r1, [r3, #28]
 800dbb4:	68bb      	ldr	r3, [r7, #8]
 800dbb6:	691a      	ldr	r2, [r3, #16]
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	430a      	orrs	r2, r1
 800dbbe:	61da      	str	r2, [r3, #28]
      break;
 800dbc0:	e023      	b.n	800dc0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	68b9      	ldr	r1, [r7, #8]
 800dbc8:	4618      	mov	r0, r3
 800dbca:	f000 fb11 	bl	800e1f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	69da      	ldr	r2, [r3, #28]
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	681b      	ldr	r3, [r3, #0]
 800dbd8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800dbdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	69da      	ldr	r2, [r3, #28]
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800dbec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	681b      	ldr	r3, [r3, #0]
 800dbf2:	69d9      	ldr	r1, [r3, #28]
 800dbf4:	68bb      	ldr	r3, [r7, #8]
 800dbf6:	691b      	ldr	r3, [r3, #16]
 800dbf8:	021a      	lsls	r2, r3, #8
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	430a      	orrs	r2, r1
 800dc00:	61da      	str	r2, [r3, #28]
      break;
 800dc02:	e002      	b.n	800dc0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800dc04:	2301      	movs	r3, #1
 800dc06:	75fb      	strb	r3, [r7, #23]
      break;
 800dc08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	2200      	movs	r2, #0
 800dc0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800dc12:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	3718      	adds	r7, #24
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	bd80      	pop	{r7, pc}

0800dc1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b084      	sub	sp, #16
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	6078      	str	r0, [r7, #4]
 800dc24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dc26:	2300      	movs	r3, #0
 800dc28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800dc30:	2b01      	cmp	r3, #1
 800dc32:	d101      	bne.n	800dc38 <HAL_TIM_ConfigClockSource+0x1c>
 800dc34:	2302      	movs	r3, #2
 800dc36:	e0b4      	b.n	800dda2 <HAL_TIM_ConfigClockSource+0x186>
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	2201      	movs	r2, #1
 800dc3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2202      	movs	r2, #2
 800dc44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	689b      	ldr	r3, [r3, #8]
 800dc4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800dc50:	68bb      	ldr	r3, [r7, #8]
 800dc52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800dc56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800dc58:	68bb      	ldr	r3, [r7, #8]
 800dc5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800dc5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	68ba      	ldr	r2, [r7, #8]
 800dc66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dc70:	d03e      	beq.n	800dcf0 <HAL_TIM_ConfigClockSource+0xd4>
 800dc72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dc76:	f200 8087 	bhi.w	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dc7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dc7e:	f000 8086 	beq.w	800dd8e <HAL_TIM_ConfigClockSource+0x172>
 800dc82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dc86:	d87f      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dc88:	2b70      	cmp	r3, #112	; 0x70
 800dc8a:	d01a      	beq.n	800dcc2 <HAL_TIM_ConfigClockSource+0xa6>
 800dc8c:	2b70      	cmp	r3, #112	; 0x70
 800dc8e:	d87b      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dc90:	2b60      	cmp	r3, #96	; 0x60
 800dc92:	d050      	beq.n	800dd36 <HAL_TIM_ConfigClockSource+0x11a>
 800dc94:	2b60      	cmp	r3, #96	; 0x60
 800dc96:	d877      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dc98:	2b50      	cmp	r3, #80	; 0x50
 800dc9a:	d03c      	beq.n	800dd16 <HAL_TIM_ConfigClockSource+0xfa>
 800dc9c:	2b50      	cmp	r3, #80	; 0x50
 800dc9e:	d873      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dca0:	2b40      	cmp	r3, #64	; 0x40
 800dca2:	d058      	beq.n	800dd56 <HAL_TIM_ConfigClockSource+0x13a>
 800dca4:	2b40      	cmp	r3, #64	; 0x40
 800dca6:	d86f      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dca8:	2b30      	cmp	r3, #48	; 0x30
 800dcaa:	d064      	beq.n	800dd76 <HAL_TIM_ConfigClockSource+0x15a>
 800dcac:	2b30      	cmp	r3, #48	; 0x30
 800dcae:	d86b      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dcb0:	2b20      	cmp	r3, #32
 800dcb2:	d060      	beq.n	800dd76 <HAL_TIM_ConfigClockSource+0x15a>
 800dcb4:	2b20      	cmp	r3, #32
 800dcb6:	d867      	bhi.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d05c      	beq.n	800dd76 <HAL_TIM_ConfigClockSource+0x15a>
 800dcbc:	2b10      	cmp	r3, #16
 800dcbe:	d05a      	beq.n	800dd76 <HAL_TIM_ConfigClockSource+0x15a>
 800dcc0:	e062      	b.n	800dd88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6818      	ldr	r0, [r3, #0]
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	6899      	ldr	r1, [r3, #8]
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	685a      	ldr	r2, [r3, #4]
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	68db      	ldr	r3, [r3, #12]
 800dcd2:	f000 fb5d 	bl	800e390 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	689b      	ldr	r3, [r3, #8]
 800dcdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800dce4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	68ba      	ldr	r2, [r7, #8]
 800dcec:	609a      	str	r2, [r3, #8]
      break;
 800dcee:	e04f      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6818      	ldr	r0, [r3, #0]
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	6899      	ldr	r1, [r3, #8]
 800dcf8:	683b      	ldr	r3, [r7, #0]
 800dcfa:	685a      	ldr	r2, [r3, #4]
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	68db      	ldr	r3, [r3, #12]
 800dd00:	f000 fb46 	bl	800e390 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	689a      	ldr	r2, [r3, #8]
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800dd12:	609a      	str	r2, [r3, #8]
      break;
 800dd14:	e03c      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	6818      	ldr	r0, [r3, #0]
 800dd1a:	683b      	ldr	r3, [r7, #0]
 800dd1c:	6859      	ldr	r1, [r3, #4]
 800dd1e:	683b      	ldr	r3, [r7, #0]
 800dd20:	68db      	ldr	r3, [r3, #12]
 800dd22:	461a      	mov	r2, r3
 800dd24:	f000 faba 	bl	800e29c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	2150      	movs	r1, #80	; 0x50
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f000 fb13 	bl	800e35a <TIM_ITRx_SetConfig>
      break;
 800dd34:	e02c      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6818      	ldr	r0, [r3, #0]
 800dd3a:	683b      	ldr	r3, [r7, #0]
 800dd3c:	6859      	ldr	r1, [r3, #4]
 800dd3e:	683b      	ldr	r3, [r7, #0]
 800dd40:	68db      	ldr	r3, [r3, #12]
 800dd42:	461a      	mov	r2, r3
 800dd44:	f000 fad9 	bl	800e2fa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	2160      	movs	r1, #96	; 0x60
 800dd4e:	4618      	mov	r0, r3
 800dd50:	f000 fb03 	bl	800e35a <TIM_ITRx_SetConfig>
      break;
 800dd54:	e01c      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6818      	ldr	r0, [r3, #0]
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	6859      	ldr	r1, [r3, #4]
 800dd5e:	683b      	ldr	r3, [r7, #0]
 800dd60:	68db      	ldr	r3, [r3, #12]
 800dd62:	461a      	mov	r2, r3
 800dd64:	f000 fa9a 	bl	800e29c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	2140      	movs	r1, #64	; 0x40
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f000 faf3 	bl	800e35a <TIM_ITRx_SetConfig>
      break;
 800dd74:	e00c      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681a      	ldr	r2, [r3, #0]
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	4619      	mov	r1, r3
 800dd80:	4610      	mov	r0, r2
 800dd82:	f000 faea 	bl	800e35a <TIM_ITRx_SetConfig>
      break;
 800dd86:	e003      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800dd88:	2301      	movs	r3, #1
 800dd8a:	73fb      	strb	r3, [r7, #15]
      break;
 800dd8c:	e000      	b.n	800dd90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800dd8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	2201      	movs	r2, #1
 800dd94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800dda0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ddaa:	b480      	push	{r7}
 800ddac:	b083      	sub	sp, #12
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ddb2:	bf00      	nop
 800ddb4:	370c      	adds	r7, #12
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbc:	4770      	bx	lr

0800ddbe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ddbe:	b480      	push	{r7}
 800ddc0:	b083      	sub	sp, #12
 800ddc2:	af00      	add	r7, sp, #0
 800ddc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ddc6:	bf00      	nop
 800ddc8:	370c      	adds	r7, #12
 800ddca:	46bd      	mov	sp, r7
 800ddcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddd0:	4770      	bx	lr

0800ddd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ddd2:	b480      	push	{r7}
 800ddd4:	b083      	sub	sp, #12
 800ddd6:	af00      	add	r7, sp, #0
 800ddd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ddda:	bf00      	nop
 800dddc:	370c      	adds	r7, #12
 800ddde:	46bd      	mov	sp, r7
 800dde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde4:	4770      	bx	lr

0800dde6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800dde6:	b480      	push	{r7}
 800dde8:	b083      	sub	sp, #12
 800ddea:	af00      	add	r7, sp, #0
 800ddec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ddee:	bf00      	nop
 800ddf0:	370c      	adds	r7, #12
 800ddf2:	46bd      	mov	sp, r7
 800ddf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf8:	4770      	bx	lr
	...

0800ddfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ddfc:	b480      	push	{r7}
 800ddfe:	b085      	sub	sp, #20
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
 800de04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	4a40      	ldr	r2, [pc, #256]	; (800df10 <TIM_Base_SetConfig+0x114>)
 800de10:	4293      	cmp	r3, r2
 800de12:	d013      	beq.n	800de3c <TIM_Base_SetConfig+0x40>
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800de1a:	d00f      	beq.n	800de3c <TIM_Base_SetConfig+0x40>
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	4a3d      	ldr	r2, [pc, #244]	; (800df14 <TIM_Base_SetConfig+0x118>)
 800de20:	4293      	cmp	r3, r2
 800de22:	d00b      	beq.n	800de3c <TIM_Base_SetConfig+0x40>
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	4a3c      	ldr	r2, [pc, #240]	; (800df18 <TIM_Base_SetConfig+0x11c>)
 800de28:	4293      	cmp	r3, r2
 800de2a:	d007      	beq.n	800de3c <TIM_Base_SetConfig+0x40>
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	4a3b      	ldr	r2, [pc, #236]	; (800df1c <TIM_Base_SetConfig+0x120>)
 800de30:	4293      	cmp	r3, r2
 800de32:	d003      	beq.n	800de3c <TIM_Base_SetConfig+0x40>
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	4a3a      	ldr	r2, [pc, #232]	; (800df20 <TIM_Base_SetConfig+0x124>)
 800de38:	4293      	cmp	r3, r2
 800de3a:	d108      	bne.n	800de4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800de3c:	68fb      	ldr	r3, [r7, #12]
 800de3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800de44:	683b      	ldr	r3, [r7, #0]
 800de46:	685b      	ldr	r3, [r3, #4]
 800de48:	68fa      	ldr	r2, [r7, #12]
 800de4a:	4313      	orrs	r3, r2
 800de4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	4a2f      	ldr	r2, [pc, #188]	; (800df10 <TIM_Base_SetConfig+0x114>)
 800de52:	4293      	cmp	r3, r2
 800de54:	d02b      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800de5c:	d027      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	4a2c      	ldr	r2, [pc, #176]	; (800df14 <TIM_Base_SetConfig+0x118>)
 800de62:	4293      	cmp	r3, r2
 800de64:	d023      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	4a2b      	ldr	r2, [pc, #172]	; (800df18 <TIM_Base_SetConfig+0x11c>)
 800de6a:	4293      	cmp	r3, r2
 800de6c:	d01f      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	4a2a      	ldr	r2, [pc, #168]	; (800df1c <TIM_Base_SetConfig+0x120>)
 800de72:	4293      	cmp	r3, r2
 800de74:	d01b      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	4a29      	ldr	r2, [pc, #164]	; (800df20 <TIM_Base_SetConfig+0x124>)
 800de7a:	4293      	cmp	r3, r2
 800de7c:	d017      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	4a28      	ldr	r2, [pc, #160]	; (800df24 <TIM_Base_SetConfig+0x128>)
 800de82:	4293      	cmp	r3, r2
 800de84:	d013      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	4a27      	ldr	r2, [pc, #156]	; (800df28 <TIM_Base_SetConfig+0x12c>)
 800de8a:	4293      	cmp	r3, r2
 800de8c:	d00f      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	4a26      	ldr	r2, [pc, #152]	; (800df2c <TIM_Base_SetConfig+0x130>)
 800de92:	4293      	cmp	r3, r2
 800de94:	d00b      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	4a25      	ldr	r2, [pc, #148]	; (800df30 <TIM_Base_SetConfig+0x134>)
 800de9a:	4293      	cmp	r3, r2
 800de9c:	d007      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	4a24      	ldr	r2, [pc, #144]	; (800df34 <TIM_Base_SetConfig+0x138>)
 800dea2:	4293      	cmp	r3, r2
 800dea4:	d003      	beq.n	800deae <TIM_Base_SetConfig+0xb2>
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	4a23      	ldr	r2, [pc, #140]	; (800df38 <TIM_Base_SetConfig+0x13c>)
 800deaa:	4293      	cmp	r3, r2
 800deac:	d108      	bne.n	800dec0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800deb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800deb6:	683b      	ldr	r3, [r7, #0]
 800deb8:	68db      	ldr	r3, [r3, #12]
 800deba:	68fa      	ldr	r2, [r7, #12]
 800debc:	4313      	orrs	r3, r2
 800debe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800dec6:	683b      	ldr	r3, [r7, #0]
 800dec8:	695b      	ldr	r3, [r3, #20]
 800deca:	4313      	orrs	r3, r2
 800decc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	68fa      	ldr	r2, [r7, #12]
 800ded2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	689a      	ldr	r2, [r3, #8]
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800dedc:	683b      	ldr	r3, [r7, #0]
 800dede:	681a      	ldr	r2, [r3, #0]
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	4a0a      	ldr	r2, [pc, #40]	; (800df10 <TIM_Base_SetConfig+0x114>)
 800dee8:	4293      	cmp	r3, r2
 800deea:	d003      	beq.n	800def4 <TIM_Base_SetConfig+0xf8>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	4a0c      	ldr	r2, [pc, #48]	; (800df20 <TIM_Base_SetConfig+0x124>)
 800def0:	4293      	cmp	r3, r2
 800def2:	d103      	bne.n	800defc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800def4:	683b      	ldr	r3, [r7, #0]
 800def6:	691a      	ldr	r2, [r3, #16]
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2201      	movs	r2, #1
 800df00:	615a      	str	r2, [r3, #20]
}
 800df02:	bf00      	nop
 800df04:	3714      	adds	r7, #20
 800df06:	46bd      	mov	sp, r7
 800df08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0c:	4770      	bx	lr
 800df0e:	bf00      	nop
 800df10:	40010000 	.word	0x40010000
 800df14:	40000400 	.word	0x40000400
 800df18:	40000800 	.word	0x40000800
 800df1c:	40000c00 	.word	0x40000c00
 800df20:	40010400 	.word	0x40010400
 800df24:	40014000 	.word	0x40014000
 800df28:	40014400 	.word	0x40014400
 800df2c:	40014800 	.word	0x40014800
 800df30:	40001800 	.word	0x40001800
 800df34:	40001c00 	.word	0x40001c00
 800df38:	40002000 	.word	0x40002000

0800df3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800df3c:	b480      	push	{r7}
 800df3e:	b087      	sub	sp, #28
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
 800df44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6a1b      	ldr	r3, [r3, #32]
 800df4a:	f023 0201 	bic.w	r2, r3, #1
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	6a1b      	ldr	r3, [r3, #32]
 800df56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	685b      	ldr	r3, [r3, #4]
 800df5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	699b      	ldr	r3, [r3, #24]
 800df62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800df6c:	68fb      	ldr	r3, [r7, #12]
 800df6e:	f023 0303 	bic.w	r3, r3, #3
 800df72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	68fa      	ldr	r2, [r7, #12]
 800df7a:	4313      	orrs	r3, r2
 800df7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800df7e:	697b      	ldr	r3, [r7, #20]
 800df80:	f023 0302 	bic.w	r3, r3, #2
 800df84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	689b      	ldr	r3, [r3, #8]
 800df8a:	697a      	ldr	r2, [r7, #20]
 800df8c:	4313      	orrs	r3, r2
 800df8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	4a20      	ldr	r2, [pc, #128]	; (800e014 <TIM_OC1_SetConfig+0xd8>)
 800df94:	4293      	cmp	r3, r2
 800df96:	d003      	beq.n	800dfa0 <TIM_OC1_SetConfig+0x64>
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	4a1f      	ldr	r2, [pc, #124]	; (800e018 <TIM_OC1_SetConfig+0xdc>)
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d10c      	bne.n	800dfba <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800dfa0:	697b      	ldr	r3, [r7, #20]
 800dfa2:	f023 0308 	bic.w	r3, r3, #8
 800dfa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	68db      	ldr	r3, [r3, #12]
 800dfac:	697a      	ldr	r2, [r7, #20]
 800dfae:	4313      	orrs	r3, r2
 800dfb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800dfb2:	697b      	ldr	r3, [r7, #20]
 800dfb4:	f023 0304 	bic.w	r3, r3, #4
 800dfb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	4a15      	ldr	r2, [pc, #84]	; (800e014 <TIM_OC1_SetConfig+0xd8>)
 800dfbe:	4293      	cmp	r3, r2
 800dfc0:	d003      	beq.n	800dfca <TIM_OC1_SetConfig+0x8e>
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	4a14      	ldr	r2, [pc, #80]	; (800e018 <TIM_OC1_SetConfig+0xdc>)
 800dfc6:	4293      	cmp	r3, r2
 800dfc8:	d111      	bne.n	800dfee <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dfca:	693b      	ldr	r3, [r7, #16]
 800dfcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dfd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dfd2:	693b      	ldr	r3, [r7, #16]
 800dfd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800dfd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dfda:	683b      	ldr	r3, [r7, #0]
 800dfdc:	695b      	ldr	r3, [r3, #20]
 800dfde:	693a      	ldr	r2, [r7, #16]
 800dfe0:	4313      	orrs	r3, r2
 800dfe2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dfe4:	683b      	ldr	r3, [r7, #0]
 800dfe6:	699b      	ldr	r3, [r3, #24]
 800dfe8:	693a      	ldr	r2, [r7, #16]
 800dfea:	4313      	orrs	r3, r2
 800dfec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	693a      	ldr	r2, [r7, #16]
 800dff2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	68fa      	ldr	r2, [r7, #12]
 800dff8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	685a      	ldr	r2, [r3, #4]
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	697a      	ldr	r2, [r7, #20]
 800e006:	621a      	str	r2, [r3, #32]
}
 800e008:	bf00      	nop
 800e00a:	371c      	adds	r7, #28
 800e00c:	46bd      	mov	sp, r7
 800e00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e012:	4770      	bx	lr
 800e014:	40010000 	.word	0x40010000
 800e018:	40010400 	.word	0x40010400

0800e01c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e01c:	b480      	push	{r7}
 800e01e:	b087      	sub	sp, #28
 800e020:	af00      	add	r7, sp, #0
 800e022:	6078      	str	r0, [r7, #4]
 800e024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6a1b      	ldr	r3, [r3, #32]
 800e02a:	f023 0210 	bic.w	r2, r3, #16
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6a1b      	ldr	r3, [r3, #32]
 800e036:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	685b      	ldr	r3, [r3, #4]
 800e03c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	699b      	ldr	r3, [r3, #24]
 800e042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e04a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e052:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	021b      	lsls	r3, r3, #8
 800e05a:	68fa      	ldr	r2, [r7, #12]
 800e05c:	4313      	orrs	r3, r2
 800e05e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e060:	697b      	ldr	r3, [r7, #20]
 800e062:	f023 0320 	bic.w	r3, r3, #32
 800e066:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	689b      	ldr	r3, [r3, #8]
 800e06c:	011b      	lsls	r3, r3, #4
 800e06e:	697a      	ldr	r2, [r7, #20]
 800e070:	4313      	orrs	r3, r2
 800e072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	4a22      	ldr	r2, [pc, #136]	; (800e100 <TIM_OC2_SetConfig+0xe4>)
 800e078:	4293      	cmp	r3, r2
 800e07a:	d003      	beq.n	800e084 <TIM_OC2_SetConfig+0x68>
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	4a21      	ldr	r2, [pc, #132]	; (800e104 <TIM_OC2_SetConfig+0xe8>)
 800e080:	4293      	cmp	r3, r2
 800e082:	d10d      	bne.n	800e0a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e084:	697b      	ldr	r3, [r7, #20]
 800e086:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e08a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e08c:	683b      	ldr	r3, [r7, #0]
 800e08e:	68db      	ldr	r3, [r3, #12]
 800e090:	011b      	lsls	r3, r3, #4
 800e092:	697a      	ldr	r2, [r7, #20]
 800e094:	4313      	orrs	r3, r2
 800e096:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e098:	697b      	ldr	r3, [r7, #20]
 800e09a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e09e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	4a17      	ldr	r2, [pc, #92]	; (800e100 <TIM_OC2_SetConfig+0xe4>)
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	d003      	beq.n	800e0b0 <TIM_OC2_SetConfig+0x94>
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	4a16      	ldr	r2, [pc, #88]	; (800e104 <TIM_OC2_SetConfig+0xe8>)
 800e0ac:	4293      	cmp	r3, r2
 800e0ae:	d113      	bne.n	800e0d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e0b0:	693b      	ldr	r3, [r7, #16]
 800e0b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e0b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e0b8:	693b      	ldr	r3, [r7, #16]
 800e0ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e0be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	695b      	ldr	r3, [r3, #20]
 800e0c4:	009b      	lsls	r3, r3, #2
 800e0c6:	693a      	ldr	r2, [r7, #16]
 800e0c8:	4313      	orrs	r3, r2
 800e0ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	699b      	ldr	r3, [r3, #24]
 800e0d0:	009b      	lsls	r3, r3, #2
 800e0d2:	693a      	ldr	r2, [r7, #16]
 800e0d4:	4313      	orrs	r3, r2
 800e0d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	693a      	ldr	r2, [r7, #16]
 800e0dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	68fa      	ldr	r2, [r7, #12]
 800e0e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	685a      	ldr	r2, [r3, #4]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	697a      	ldr	r2, [r7, #20]
 800e0f0:	621a      	str	r2, [r3, #32]
}
 800e0f2:	bf00      	nop
 800e0f4:	371c      	adds	r7, #28
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fc:	4770      	bx	lr
 800e0fe:	bf00      	nop
 800e100:	40010000 	.word	0x40010000
 800e104:	40010400 	.word	0x40010400

0800e108 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e108:	b480      	push	{r7}
 800e10a:	b087      	sub	sp, #28
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	6078      	str	r0, [r7, #4]
 800e110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	6a1b      	ldr	r3, [r3, #32]
 800e116:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	6a1b      	ldr	r3, [r3, #32]
 800e122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	685b      	ldr	r3, [r3, #4]
 800e128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	69db      	ldr	r3, [r3, #28]
 800e12e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e130:	68fb      	ldr	r3, [r7, #12]
 800e132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	f023 0303 	bic.w	r3, r3, #3
 800e13e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	68fa      	ldr	r2, [r7, #12]
 800e146:	4313      	orrs	r3, r2
 800e148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e14a:	697b      	ldr	r3, [r7, #20]
 800e14c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e152:	683b      	ldr	r3, [r7, #0]
 800e154:	689b      	ldr	r3, [r3, #8]
 800e156:	021b      	lsls	r3, r3, #8
 800e158:	697a      	ldr	r2, [r7, #20]
 800e15a:	4313      	orrs	r3, r2
 800e15c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	4a21      	ldr	r2, [pc, #132]	; (800e1e8 <TIM_OC3_SetConfig+0xe0>)
 800e162:	4293      	cmp	r3, r2
 800e164:	d003      	beq.n	800e16e <TIM_OC3_SetConfig+0x66>
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	4a20      	ldr	r2, [pc, #128]	; (800e1ec <TIM_OC3_SetConfig+0xe4>)
 800e16a:	4293      	cmp	r3, r2
 800e16c:	d10d      	bne.n	800e18a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e16e:	697b      	ldr	r3, [r7, #20]
 800e170:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e174:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	68db      	ldr	r3, [r3, #12]
 800e17a:	021b      	lsls	r3, r3, #8
 800e17c:	697a      	ldr	r2, [r7, #20]
 800e17e:	4313      	orrs	r3, r2
 800e180:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e182:	697b      	ldr	r3, [r7, #20]
 800e184:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e188:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	4a16      	ldr	r2, [pc, #88]	; (800e1e8 <TIM_OC3_SetConfig+0xe0>)
 800e18e:	4293      	cmp	r3, r2
 800e190:	d003      	beq.n	800e19a <TIM_OC3_SetConfig+0x92>
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	4a15      	ldr	r2, [pc, #84]	; (800e1ec <TIM_OC3_SetConfig+0xe4>)
 800e196:	4293      	cmp	r3, r2
 800e198:	d113      	bne.n	800e1c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e19a:	693b      	ldr	r3, [r7, #16]
 800e19c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e1a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e1a2:	693b      	ldr	r3, [r7, #16]
 800e1a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e1a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	695b      	ldr	r3, [r3, #20]
 800e1ae:	011b      	lsls	r3, r3, #4
 800e1b0:	693a      	ldr	r2, [r7, #16]
 800e1b2:	4313      	orrs	r3, r2
 800e1b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	699b      	ldr	r3, [r3, #24]
 800e1ba:	011b      	lsls	r3, r3, #4
 800e1bc:	693a      	ldr	r2, [r7, #16]
 800e1be:	4313      	orrs	r3, r2
 800e1c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	693a      	ldr	r2, [r7, #16]
 800e1c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	68fa      	ldr	r2, [r7, #12]
 800e1cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	685a      	ldr	r2, [r3, #4]
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	697a      	ldr	r2, [r7, #20]
 800e1da:	621a      	str	r2, [r3, #32]
}
 800e1dc:	bf00      	nop
 800e1de:	371c      	adds	r7, #28
 800e1e0:	46bd      	mov	sp, r7
 800e1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e6:	4770      	bx	lr
 800e1e8:	40010000 	.word	0x40010000
 800e1ec:	40010400 	.word	0x40010400

0800e1f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e1f0:	b480      	push	{r7}
 800e1f2:	b087      	sub	sp, #28
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	6a1b      	ldr	r3, [r3, #32]
 800e1fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	6a1b      	ldr	r3, [r3, #32]
 800e20a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	685b      	ldr	r3, [r3, #4]
 800e210:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	69db      	ldr	r3, [r3, #28]
 800e216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e21e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e226:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e228:	683b      	ldr	r3, [r7, #0]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	021b      	lsls	r3, r3, #8
 800e22e:	68fa      	ldr	r2, [r7, #12]
 800e230:	4313      	orrs	r3, r2
 800e232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e234:	693b      	ldr	r3, [r7, #16]
 800e236:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e23a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	689b      	ldr	r3, [r3, #8]
 800e240:	031b      	lsls	r3, r3, #12
 800e242:	693a      	ldr	r2, [r7, #16]
 800e244:	4313      	orrs	r3, r2
 800e246:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	4a12      	ldr	r2, [pc, #72]	; (800e294 <TIM_OC4_SetConfig+0xa4>)
 800e24c:	4293      	cmp	r3, r2
 800e24e:	d003      	beq.n	800e258 <TIM_OC4_SetConfig+0x68>
 800e250:	687b      	ldr	r3, [r7, #4]
 800e252:	4a11      	ldr	r2, [pc, #68]	; (800e298 <TIM_OC4_SetConfig+0xa8>)
 800e254:	4293      	cmp	r3, r2
 800e256:	d109      	bne.n	800e26c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e25e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	695b      	ldr	r3, [r3, #20]
 800e264:	019b      	lsls	r3, r3, #6
 800e266:	697a      	ldr	r2, [r7, #20]
 800e268:	4313      	orrs	r3, r2
 800e26a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	697a      	ldr	r2, [r7, #20]
 800e270:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	68fa      	ldr	r2, [r7, #12]
 800e276:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e278:	683b      	ldr	r3, [r7, #0]
 800e27a:	685a      	ldr	r2, [r3, #4]
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	693a      	ldr	r2, [r7, #16]
 800e284:	621a      	str	r2, [r3, #32]
}
 800e286:	bf00      	nop
 800e288:	371c      	adds	r7, #28
 800e28a:	46bd      	mov	sp, r7
 800e28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e290:	4770      	bx	lr
 800e292:	bf00      	nop
 800e294:	40010000 	.word	0x40010000
 800e298:	40010400 	.word	0x40010400

0800e29c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e29c:	b480      	push	{r7}
 800e29e:	b087      	sub	sp, #28
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	60f8      	str	r0, [r7, #12]
 800e2a4:	60b9      	str	r1, [r7, #8]
 800e2a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	6a1b      	ldr	r3, [r3, #32]
 800e2ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	6a1b      	ldr	r3, [r3, #32]
 800e2b2:	f023 0201 	bic.w	r2, r3, #1
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	699b      	ldr	r3, [r3, #24]
 800e2be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800e2c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	011b      	lsls	r3, r3, #4
 800e2cc:	693a      	ldr	r2, [r7, #16]
 800e2ce:	4313      	orrs	r3, r2
 800e2d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	f023 030a 	bic.w	r3, r3, #10
 800e2d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800e2da:	697a      	ldr	r2, [r7, #20]
 800e2dc:	68bb      	ldr	r3, [r7, #8]
 800e2de:	4313      	orrs	r3, r2
 800e2e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	693a      	ldr	r2, [r7, #16]
 800e2e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	697a      	ldr	r2, [r7, #20]
 800e2ec:	621a      	str	r2, [r3, #32]
}
 800e2ee:	bf00      	nop
 800e2f0:	371c      	adds	r7, #28
 800e2f2:	46bd      	mov	sp, r7
 800e2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f8:	4770      	bx	lr

0800e2fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800e2fa:	b480      	push	{r7}
 800e2fc:	b087      	sub	sp, #28
 800e2fe:	af00      	add	r7, sp, #0
 800e300:	60f8      	str	r0, [r7, #12]
 800e302:	60b9      	str	r1, [r7, #8]
 800e304:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	6a1b      	ldr	r3, [r3, #32]
 800e30a:	f023 0210 	bic.w	r2, r3, #16
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	699b      	ldr	r3, [r3, #24]
 800e316:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	6a1b      	ldr	r3, [r3, #32]
 800e31c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800e31e:	697b      	ldr	r3, [r7, #20]
 800e320:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800e324:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	031b      	lsls	r3, r3, #12
 800e32a:	697a      	ldr	r2, [r7, #20]
 800e32c:	4313      	orrs	r3, r2
 800e32e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800e330:	693b      	ldr	r3, [r7, #16]
 800e332:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800e336:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800e338:	68bb      	ldr	r3, [r7, #8]
 800e33a:	011b      	lsls	r3, r3, #4
 800e33c:	693a      	ldr	r2, [r7, #16]
 800e33e:	4313      	orrs	r3, r2
 800e340:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	697a      	ldr	r2, [r7, #20]
 800e346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	693a      	ldr	r2, [r7, #16]
 800e34c:	621a      	str	r2, [r3, #32]
}
 800e34e:	bf00      	nop
 800e350:	371c      	adds	r7, #28
 800e352:	46bd      	mov	sp, r7
 800e354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e358:	4770      	bx	lr

0800e35a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800e35a:	b480      	push	{r7}
 800e35c:	b085      	sub	sp, #20
 800e35e:	af00      	add	r7, sp, #0
 800e360:	6078      	str	r0, [r7, #4]
 800e362:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	689b      	ldr	r3, [r3, #8]
 800e368:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e370:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800e372:	683a      	ldr	r2, [r7, #0]
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	4313      	orrs	r3, r2
 800e378:	f043 0307 	orr.w	r3, r3, #7
 800e37c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	68fa      	ldr	r2, [r7, #12]
 800e382:	609a      	str	r2, [r3, #8]
}
 800e384:	bf00      	nop
 800e386:	3714      	adds	r7, #20
 800e388:	46bd      	mov	sp, r7
 800e38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e38e:	4770      	bx	lr

0800e390 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800e390:	b480      	push	{r7}
 800e392:	b087      	sub	sp, #28
 800e394:	af00      	add	r7, sp, #0
 800e396:	60f8      	str	r0, [r7, #12]
 800e398:	60b9      	str	r1, [r7, #8]
 800e39a:	607a      	str	r2, [r7, #4]
 800e39c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	689b      	ldr	r3, [r3, #8]
 800e3a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e3a4:	697b      	ldr	r3, [r7, #20]
 800e3a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e3aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800e3ac:	683b      	ldr	r3, [r7, #0]
 800e3ae:	021a      	lsls	r2, r3, #8
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	431a      	orrs	r2, r3
 800e3b4:	68bb      	ldr	r3, [r7, #8]
 800e3b6:	4313      	orrs	r3, r2
 800e3b8:	697a      	ldr	r2, [r7, #20]
 800e3ba:	4313      	orrs	r3, r2
 800e3bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	697a      	ldr	r2, [r7, #20]
 800e3c2:	609a      	str	r2, [r3, #8]
}
 800e3c4:	bf00      	nop
 800e3c6:	371c      	adds	r7, #28
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ce:	4770      	bx	lr

0800e3d0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800e3d0:	b480      	push	{r7}
 800e3d2:	b087      	sub	sp, #28
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	60f8      	str	r0, [r7, #12]
 800e3d8:	60b9      	str	r1, [r7, #8]
 800e3da:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800e3dc:	68bb      	ldr	r3, [r7, #8]
 800e3de:	f003 031f 	and.w	r3, r3, #31
 800e3e2:	2201      	movs	r2, #1
 800e3e4:	fa02 f303 	lsl.w	r3, r2, r3
 800e3e8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	6a1a      	ldr	r2, [r3, #32]
 800e3ee:	697b      	ldr	r3, [r7, #20]
 800e3f0:	43db      	mvns	r3, r3
 800e3f2:	401a      	ands	r2, r3
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	6a1a      	ldr	r2, [r3, #32]
 800e3fc:	68bb      	ldr	r3, [r7, #8]
 800e3fe:	f003 031f 	and.w	r3, r3, #31
 800e402:	6879      	ldr	r1, [r7, #4]
 800e404:	fa01 f303 	lsl.w	r3, r1, r3
 800e408:	431a      	orrs	r2, r3
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	621a      	str	r2, [r3, #32]
}
 800e40e:	bf00      	nop
 800e410:	371c      	adds	r7, #28
 800e412:	46bd      	mov	sp, r7
 800e414:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e418:	4770      	bx	lr
	...

0800e41c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e41c:	b480      	push	{r7}
 800e41e:	b085      	sub	sp, #20
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e42c:	2b01      	cmp	r3, #1
 800e42e:	d101      	bne.n	800e434 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e430:	2302      	movs	r3, #2
 800e432:	e05a      	b.n	800e4ea <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	2201      	movs	r2, #1
 800e438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	2202      	movs	r2, #2
 800e440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	685b      	ldr	r3, [r3, #4]
 800e44a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e45a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	68fa      	ldr	r2, [r7, #12]
 800e462:	4313      	orrs	r3, r2
 800e464:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	68fa      	ldr	r2, [r7, #12]
 800e46c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	4a21      	ldr	r2, [pc, #132]	; (800e4f8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800e474:	4293      	cmp	r3, r2
 800e476:	d022      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e480:	d01d      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	4a1d      	ldr	r2, [pc, #116]	; (800e4fc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d018      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	4a1b      	ldr	r2, [pc, #108]	; (800e500 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800e492:	4293      	cmp	r3, r2
 800e494:	d013      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	4a1a      	ldr	r2, [pc, #104]	; (800e504 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800e49c:	4293      	cmp	r3, r2
 800e49e:	d00e      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	4a18      	ldr	r2, [pc, #96]	; (800e508 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800e4a6:	4293      	cmp	r3, r2
 800e4a8:	d009      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	681b      	ldr	r3, [r3, #0]
 800e4ae:	4a17      	ldr	r2, [pc, #92]	; (800e50c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d004      	beq.n	800e4be <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	4a15      	ldr	r2, [pc, #84]	; (800e510 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800e4ba:	4293      	cmp	r3, r2
 800e4bc:	d10c      	bne.n	800e4d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e4c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e4c6:	683b      	ldr	r3, [r7, #0]
 800e4c8:	685b      	ldr	r3, [r3, #4]
 800e4ca:	68ba      	ldr	r2, [r7, #8]
 800e4cc:	4313      	orrs	r3, r2
 800e4ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	68ba      	ldr	r2, [r7, #8]
 800e4d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	2201      	movs	r2, #1
 800e4dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e4e8:	2300      	movs	r3, #0
}
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	3714      	adds	r7, #20
 800e4ee:	46bd      	mov	sp, r7
 800e4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f4:	4770      	bx	lr
 800e4f6:	bf00      	nop
 800e4f8:	40010000 	.word	0x40010000
 800e4fc:	40000400 	.word	0x40000400
 800e500:	40000800 	.word	0x40000800
 800e504:	40000c00 	.word	0x40000c00
 800e508:	40010400 	.word	0x40010400
 800e50c:	40014000 	.word	0x40014000
 800e510:	40001800 	.word	0x40001800

0800e514 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e514:	b480      	push	{r7}
 800e516:	b083      	sub	sp, #12
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e51c:	bf00      	nop
 800e51e:	370c      	adds	r7, #12
 800e520:	46bd      	mov	sp, r7
 800e522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e526:	4770      	bx	lr

0800e528 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e528:	b480      	push	{r7}
 800e52a:	b083      	sub	sp, #12
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e530:	bf00      	nop
 800e532:	370c      	adds	r7, #12
 800e534:	46bd      	mov	sp, r7
 800e536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e53a:	4770      	bx	lr

0800e53c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b082      	sub	sp, #8
 800e540:	af00      	add	r7, sp, #0
 800e542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2b00      	cmp	r3, #0
 800e548:	d101      	bne.n	800e54e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e54a:	2301      	movs	r3, #1
 800e54c:	e03f      	b.n	800e5ce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800e54e:	687b      	ldr	r3, [r7, #4]
 800e550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e554:	b2db      	uxtb	r3, r3
 800e556:	2b00      	cmp	r3, #0
 800e558:	d106      	bne.n	800e568 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	2200      	movs	r2, #0
 800e55e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e562:	6878      	ldr	r0, [r7, #4]
 800e564:	f7f5 fa14 	bl	8003990 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2224      	movs	r2, #36	; 0x24
 800e56c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	68da      	ldr	r2, [r3, #12]
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	681b      	ldr	r3, [r3, #0]
 800e57a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e57e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800e580:	6878      	ldr	r0, [r7, #4]
 800e582:	f000 f9cb 	bl	800e91c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	691a      	ldr	r2, [r3, #16]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e594:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	695a      	ldr	r2, [r3, #20]
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e5a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	68da      	ldr	r2, [r3, #12]
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800e5b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	2220      	movs	r2, #32
 800e5c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	2220      	movs	r2, #32
 800e5c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800e5cc:	2300      	movs	r3, #0
}
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	3708      	adds	r7, #8
 800e5d2:	46bd      	mov	sp, r7
 800e5d4:	bd80      	pop	{r7, pc}

0800e5d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e5d6:	b580      	push	{r7, lr}
 800e5d8:	b08a      	sub	sp, #40	; 0x28
 800e5da:	af02      	add	r7, sp, #8
 800e5dc:	60f8      	str	r0, [r7, #12]
 800e5de:	60b9      	str	r1, [r7, #8]
 800e5e0:	603b      	str	r3, [r7, #0]
 800e5e2:	4613      	mov	r3, r2
 800e5e4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e5ea:	68fb      	ldr	r3, [r7, #12]
 800e5ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e5f0:	b2db      	uxtb	r3, r3
 800e5f2:	2b20      	cmp	r3, #32
 800e5f4:	d17c      	bne.n	800e6f0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800e5f6:	68bb      	ldr	r3, [r7, #8]
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d002      	beq.n	800e602 <HAL_UART_Transmit+0x2c>
 800e5fc:	88fb      	ldrh	r3, [r7, #6]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d101      	bne.n	800e606 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800e602:	2301      	movs	r3, #1
 800e604:	e075      	b.n	800e6f2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e60c:	2b01      	cmp	r3, #1
 800e60e:	d101      	bne.n	800e614 <HAL_UART_Transmit+0x3e>
 800e610:	2302      	movs	r3, #2
 800e612:	e06e      	b.n	800e6f2 <HAL_UART_Transmit+0x11c>
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	2201      	movs	r2, #1
 800e618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	2200      	movs	r2, #0
 800e620:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	2221      	movs	r2, #33	; 0x21
 800e626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e62a:	f7fa fc19 	bl	8008e60 <HAL_GetTick>
 800e62e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	88fa      	ldrh	r2, [r7, #6]
 800e634:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	88fa      	ldrh	r2, [r7, #6]
 800e63a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	689b      	ldr	r3, [r3, #8]
 800e640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e644:	d108      	bne.n	800e658 <HAL_UART_Transmit+0x82>
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	691b      	ldr	r3, [r3, #16]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d104      	bne.n	800e658 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800e64e:	2300      	movs	r3, #0
 800e650:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e652:	68bb      	ldr	r3, [r7, #8]
 800e654:	61bb      	str	r3, [r7, #24]
 800e656:	e003      	b.n	800e660 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800e658:	68bb      	ldr	r3, [r7, #8]
 800e65a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e65c:	2300      	movs	r3, #0
 800e65e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	2200      	movs	r2, #0
 800e664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800e668:	e02a      	b.n	800e6c0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e66a:	683b      	ldr	r3, [r7, #0]
 800e66c:	9300      	str	r3, [sp, #0]
 800e66e:	697b      	ldr	r3, [r7, #20]
 800e670:	2200      	movs	r2, #0
 800e672:	2180      	movs	r1, #128	; 0x80
 800e674:	68f8      	ldr	r0, [r7, #12]
 800e676:	f000 f8e2 	bl	800e83e <UART_WaitOnFlagUntilTimeout>
 800e67a:	4603      	mov	r3, r0
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	d001      	beq.n	800e684 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800e680:	2303      	movs	r3, #3
 800e682:	e036      	b.n	800e6f2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800e684:	69fb      	ldr	r3, [r7, #28]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d10b      	bne.n	800e6a2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e68a:	69bb      	ldr	r3, [r7, #24]
 800e68c:	881b      	ldrh	r3, [r3, #0]
 800e68e:	461a      	mov	r2, r3
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e698:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800e69a:	69bb      	ldr	r3, [r7, #24]
 800e69c:	3302      	adds	r3, #2
 800e69e:	61bb      	str	r3, [r7, #24]
 800e6a0:	e007      	b.n	800e6b2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800e6a2:	69fb      	ldr	r3, [r7, #28]
 800e6a4:	781a      	ldrb	r2, [r3, #0]
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800e6ac:	69fb      	ldr	r3, [r7, #28]
 800e6ae:	3301      	adds	r3, #1
 800e6b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e6b6:	b29b      	uxth	r3, r3
 800e6b8:	3b01      	subs	r3, #1
 800e6ba:	b29a      	uxth	r2, r3
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800e6c4:	b29b      	uxth	r3, r3
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d1cf      	bne.n	800e66a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e6ca:	683b      	ldr	r3, [r7, #0]
 800e6cc:	9300      	str	r3, [sp, #0]
 800e6ce:	697b      	ldr	r3, [r7, #20]
 800e6d0:	2200      	movs	r2, #0
 800e6d2:	2140      	movs	r1, #64	; 0x40
 800e6d4:	68f8      	ldr	r0, [r7, #12]
 800e6d6:	f000 f8b2 	bl	800e83e <UART_WaitOnFlagUntilTimeout>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d001      	beq.n	800e6e4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800e6e0:	2303      	movs	r3, #3
 800e6e2:	e006      	b.n	800e6f2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	2220      	movs	r2, #32
 800e6e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	e000      	b.n	800e6f2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800e6f0:	2302      	movs	r3, #2
  }
}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3720      	adds	r7, #32
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}

0800e6fa <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e6fa:	b580      	push	{r7, lr}
 800e6fc:	b08a      	sub	sp, #40	; 0x28
 800e6fe:	af02      	add	r7, sp, #8
 800e700:	60f8      	str	r0, [r7, #12]
 800e702:	60b9      	str	r1, [r7, #8]
 800e704:	603b      	str	r3, [r7, #0]
 800e706:	4613      	mov	r3, r2
 800e708:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800e70a:	2300      	movs	r3, #0
 800e70c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e714:	b2db      	uxtb	r3, r3
 800e716:	2b20      	cmp	r3, #32
 800e718:	f040 808c 	bne.w	800e834 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800e71c:	68bb      	ldr	r3, [r7, #8]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d002      	beq.n	800e728 <HAL_UART_Receive+0x2e>
 800e722:	88fb      	ldrh	r3, [r7, #6]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d101      	bne.n	800e72c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800e728:	2301      	movs	r3, #1
 800e72a:	e084      	b.n	800e836 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e732:	2b01      	cmp	r3, #1
 800e734:	d101      	bne.n	800e73a <HAL_UART_Receive+0x40>
 800e736:	2302      	movs	r3, #2
 800e738:	e07d      	b.n	800e836 <HAL_UART_Receive+0x13c>
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	2201      	movs	r2, #1
 800e73e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e742:	68fb      	ldr	r3, [r7, #12]
 800e744:	2200      	movs	r2, #0
 800e746:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	2222      	movs	r2, #34	; 0x22
 800e74c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	2200      	movs	r2, #0
 800e754:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e756:	f7fa fb83 	bl	8008e60 <HAL_GetTick>
 800e75a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	88fa      	ldrh	r2, [r7, #6]
 800e760:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	88fa      	ldrh	r2, [r7, #6]
 800e766:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e768:	68fb      	ldr	r3, [r7, #12]
 800e76a:	689b      	ldr	r3, [r3, #8]
 800e76c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e770:	d108      	bne.n	800e784 <HAL_UART_Receive+0x8a>
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	691b      	ldr	r3, [r3, #16]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d104      	bne.n	800e784 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800e77a:	2300      	movs	r3, #0
 800e77c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800e77e:	68bb      	ldr	r3, [r7, #8]
 800e780:	61bb      	str	r3, [r7, #24]
 800e782:	e003      	b.n	800e78c <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800e784:	68bb      	ldr	r3, [r7, #8]
 800e786:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e788:	2300      	movs	r3, #0
 800e78a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	2200      	movs	r2, #0
 800e790:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800e794:	e043      	b.n	800e81e <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	9300      	str	r3, [sp, #0]
 800e79a:	697b      	ldr	r3, [r7, #20]
 800e79c:	2200      	movs	r2, #0
 800e79e:	2120      	movs	r1, #32
 800e7a0:	68f8      	ldr	r0, [r7, #12]
 800e7a2:	f000 f84c 	bl	800e83e <UART_WaitOnFlagUntilTimeout>
 800e7a6:	4603      	mov	r3, r0
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d001      	beq.n	800e7b0 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800e7ac:	2303      	movs	r3, #3
 800e7ae:	e042      	b.n	800e836 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800e7b0:	69fb      	ldr	r3, [r7, #28]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d10c      	bne.n	800e7d0 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	685b      	ldr	r3, [r3, #4]
 800e7bc:	b29b      	uxth	r3, r3
 800e7be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e7c2:	b29a      	uxth	r2, r3
 800e7c4:	69bb      	ldr	r3, [r7, #24]
 800e7c6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800e7c8:	69bb      	ldr	r3, [r7, #24]
 800e7ca:	3302      	adds	r3, #2
 800e7cc:	61bb      	str	r3, [r7, #24]
 800e7ce:	e01f      	b.n	800e810 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	689b      	ldr	r3, [r3, #8]
 800e7d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e7d8:	d007      	beq.n	800e7ea <HAL_UART_Receive+0xf0>
 800e7da:	68fb      	ldr	r3, [r7, #12]
 800e7dc:	689b      	ldr	r3, [r3, #8]
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d10a      	bne.n	800e7f8 <HAL_UART_Receive+0xfe>
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	691b      	ldr	r3, [r3, #16]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d106      	bne.n	800e7f8 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	685b      	ldr	r3, [r3, #4]
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	69fb      	ldr	r3, [r7, #28]
 800e7f4:	701a      	strb	r2, [r3, #0]
 800e7f6:	e008      	b.n	800e80a <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	685b      	ldr	r3, [r3, #4]
 800e7fe:	b2db      	uxtb	r3, r3
 800e800:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e804:	b2da      	uxtb	r2, r3
 800e806:	69fb      	ldr	r3, [r7, #28]
 800e808:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800e80a:	69fb      	ldr	r3, [r7, #28]
 800e80c:	3301      	adds	r3, #1
 800e80e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e814:	b29b      	uxth	r3, r3
 800e816:	3b01      	subs	r3, #1
 800e818:	b29a      	uxth	r2, r3
 800e81a:	68fb      	ldr	r3, [r7, #12]
 800e81c:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800e822:	b29b      	uxth	r3, r3
 800e824:	2b00      	cmp	r3, #0
 800e826:	d1b6      	bne.n	800e796 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	2220      	movs	r2, #32
 800e82c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800e830:	2300      	movs	r3, #0
 800e832:	e000      	b.n	800e836 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800e834:	2302      	movs	r3, #2
  }
}
 800e836:	4618      	mov	r0, r3
 800e838:	3720      	adds	r7, #32
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}

0800e83e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800e83e:	b580      	push	{r7, lr}
 800e840:	b090      	sub	sp, #64	; 0x40
 800e842:	af00      	add	r7, sp, #0
 800e844:	60f8      	str	r0, [r7, #12]
 800e846:	60b9      	str	r1, [r7, #8]
 800e848:	603b      	str	r3, [r7, #0]
 800e84a:	4613      	mov	r3, r2
 800e84c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e84e:	e050      	b.n	800e8f2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e850:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e852:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e856:	d04c      	beq.n	800e8f2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800e858:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d007      	beq.n	800e86e <UART_WaitOnFlagUntilTimeout+0x30>
 800e85e:	f7fa faff 	bl	8008e60 <HAL_GetTick>
 800e862:	4602      	mov	r2, r0
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	1ad3      	subs	r3, r2, r3
 800e868:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800e86a:	429a      	cmp	r2, r3
 800e86c:	d241      	bcs.n	800e8f2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	330c      	adds	r3, #12
 800e874:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e878:	e853 3f00 	ldrex	r3, [r3]
 800e87c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800e87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e880:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800e884:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	330c      	adds	r3, #12
 800e88c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800e88e:	637a      	str	r2, [r7, #52]	; 0x34
 800e890:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e892:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800e894:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e896:	e841 2300 	strex	r3, r2, [r1]
 800e89a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800e89c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	d1e5      	bne.n	800e86e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	3314      	adds	r3, #20
 800e8a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8aa:	697b      	ldr	r3, [r7, #20]
 800e8ac:	e853 3f00 	ldrex	r3, [r3]
 800e8b0:	613b      	str	r3, [r7, #16]
   return(result);
 800e8b2:	693b      	ldr	r3, [r7, #16]
 800e8b4:	f023 0301 	bic.w	r3, r3, #1
 800e8b8:	63bb      	str	r3, [r7, #56]	; 0x38
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	3314      	adds	r3, #20
 800e8c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e8c2:	623a      	str	r2, [r7, #32]
 800e8c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8c6:	69f9      	ldr	r1, [r7, #28]
 800e8c8:	6a3a      	ldr	r2, [r7, #32]
 800e8ca:	e841 2300 	strex	r3, r2, [r1]
 800e8ce:	61bb      	str	r3, [r7, #24]
   return(result);
 800e8d0:	69bb      	ldr	r3, [r7, #24]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d1e5      	bne.n	800e8a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	2220      	movs	r2, #32
 800e8da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	2220      	movs	r2, #32
 800e8e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	2200      	movs	r2, #0
 800e8ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800e8ee:	2303      	movs	r3, #3
 800e8f0:	e00f      	b.n	800e912 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	681b      	ldr	r3, [r3, #0]
 800e8f6:	681a      	ldr	r2, [r3, #0]
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	4013      	ands	r3, r2
 800e8fc:	68ba      	ldr	r2, [r7, #8]
 800e8fe:	429a      	cmp	r2, r3
 800e900:	bf0c      	ite	eq
 800e902:	2301      	moveq	r3, #1
 800e904:	2300      	movne	r3, #0
 800e906:	b2db      	uxtb	r3, r3
 800e908:	461a      	mov	r2, r3
 800e90a:	79fb      	ldrb	r3, [r7, #7]
 800e90c:	429a      	cmp	r2, r3
 800e90e:	d09f      	beq.n	800e850 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800e910:	2300      	movs	r3, #0
}
 800e912:	4618      	mov	r0, r3
 800e914:	3740      	adds	r7, #64	; 0x40
 800e916:	46bd      	mov	sp, r7
 800e918:	bd80      	pop	{r7, pc}
	...

0800e91c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e920:	b09f      	sub	sp, #124	; 0x7c
 800e922:	af00      	add	r7, sp, #0
 800e924:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e926:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	691b      	ldr	r3, [r3, #16]
 800e92c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800e930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e932:	68d9      	ldr	r1, [r3, #12]
 800e934:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e936:	681a      	ldr	r2, [r3, #0]
 800e938:	ea40 0301 	orr.w	r3, r0, r1
 800e93c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e93e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e940:	689a      	ldr	r2, [r3, #8]
 800e942:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e944:	691b      	ldr	r3, [r3, #16]
 800e946:	431a      	orrs	r2, r3
 800e948:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e94a:	695b      	ldr	r3, [r3, #20]
 800e94c:	431a      	orrs	r2, r3
 800e94e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e950:	69db      	ldr	r3, [r3, #28]
 800e952:	4313      	orrs	r3, r2
 800e954:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800e956:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	68db      	ldr	r3, [r3, #12]
 800e95c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800e960:	f021 010c 	bic.w	r1, r1, #12
 800e964:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e966:	681a      	ldr	r2, [r3, #0]
 800e968:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e96a:	430b      	orrs	r3, r1
 800e96c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e96e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e970:	681b      	ldr	r3, [r3, #0]
 800e972:	695b      	ldr	r3, [r3, #20]
 800e974:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800e978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e97a:	6999      	ldr	r1, [r3, #24]
 800e97c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e97e:	681a      	ldr	r2, [r3, #0]
 800e980:	ea40 0301 	orr.w	r3, r0, r1
 800e984:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e988:	681a      	ldr	r2, [r3, #0]
 800e98a:	4bc5      	ldr	r3, [pc, #788]	; (800eca0 <UART_SetConfig+0x384>)
 800e98c:	429a      	cmp	r2, r3
 800e98e:	d004      	beq.n	800e99a <UART_SetConfig+0x7e>
 800e990:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e992:	681a      	ldr	r2, [r3, #0]
 800e994:	4bc3      	ldr	r3, [pc, #780]	; (800eca4 <UART_SetConfig+0x388>)
 800e996:	429a      	cmp	r2, r3
 800e998:	d103      	bne.n	800e9a2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800e99a:	f7fc ff59 	bl	800b850 <HAL_RCC_GetPCLK2Freq>
 800e99e:	6778      	str	r0, [r7, #116]	; 0x74
 800e9a0:	e002      	b.n	800e9a8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800e9a2:	f7fc ff41 	bl	800b828 <HAL_RCC_GetPCLK1Freq>
 800e9a6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e9a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9aa:	69db      	ldr	r3, [r3, #28]
 800e9ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9b0:	f040 80b6 	bne.w	800eb20 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800e9b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800e9b6:	461c      	mov	r4, r3
 800e9b8:	f04f 0500 	mov.w	r5, #0
 800e9bc:	4622      	mov	r2, r4
 800e9be:	462b      	mov	r3, r5
 800e9c0:	1891      	adds	r1, r2, r2
 800e9c2:	6439      	str	r1, [r7, #64]	; 0x40
 800e9c4:	415b      	adcs	r3, r3
 800e9c6:	647b      	str	r3, [r7, #68]	; 0x44
 800e9c8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e9cc:	1912      	adds	r2, r2, r4
 800e9ce:	eb45 0303 	adc.w	r3, r5, r3
 800e9d2:	f04f 0000 	mov.w	r0, #0
 800e9d6:	f04f 0100 	mov.w	r1, #0
 800e9da:	00d9      	lsls	r1, r3, #3
 800e9dc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800e9e0:	00d0      	lsls	r0, r2, #3
 800e9e2:	4602      	mov	r2, r0
 800e9e4:	460b      	mov	r3, r1
 800e9e6:	1911      	adds	r1, r2, r4
 800e9e8:	6639      	str	r1, [r7, #96]	; 0x60
 800e9ea:	416b      	adcs	r3, r5
 800e9ec:	667b      	str	r3, [r7, #100]	; 0x64
 800e9ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e9f0:	685b      	ldr	r3, [r3, #4]
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	f04f 0300 	mov.w	r3, #0
 800e9f8:	1891      	adds	r1, r2, r2
 800e9fa:	63b9      	str	r1, [r7, #56]	; 0x38
 800e9fc:	415b      	adcs	r3, r3
 800e9fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ea00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ea04:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800ea08:	f7f2 f95e 	bl	8000cc8 <__aeabi_uldivmod>
 800ea0c:	4602      	mov	r2, r0
 800ea0e:	460b      	mov	r3, r1
 800ea10:	4ba5      	ldr	r3, [pc, #660]	; (800eca8 <UART_SetConfig+0x38c>)
 800ea12:	fba3 2302 	umull	r2, r3, r3, r2
 800ea16:	095b      	lsrs	r3, r3, #5
 800ea18:	011e      	lsls	r6, r3, #4
 800ea1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ea1c:	461c      	mov	r4, r3
 800ea1e:	f04f 0500 	mov.w	r5, #0
 800ea22:	4622      	mov	r2, r4
 800ea24:	462b      	mov	r3, r5
 800ea26:	1891      	adds	r1, r2, r2
 800ea28:	6339      	str	r1, [r7, #48]	; 0x30
 800ea2a:	415b      	adcs	r3, r3
 800ea2c:	637b      	str	r3, [r7, #52]	; 0x34
 800ea2e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ea32:	1912      	adds	r2, r2, r4
 800ea34:	eb45 0303 	adc.w	r3, r5, r3
 800ea38:	f04f 0000 	mov.w	r0, #0
 800ea3c:	f04f 0100 	mov.w	r1, #0
 800ea40:	00d9      	lsls	r1, r3, #3
 800ea42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ea46:	00d0      	lsls	r0, r2, #3
 800ea48:	4602      	mov	r2, r0
 800ea4a:	460b      	mov	r3, r1
 800ea4c:	1911      	adds	r1, r2, r4
 800ea4e:	65b9      	str	r1, [r7, #88]	; 0x58
 800ea50:	416b      	adcs	r3, r5
 800ea52:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ea54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ea56:	685b      	ldr	r3, [r3, #4]
 800ea58:	461a      	mov	r2, r3
 800ea5a:	f04f 0300 	mov.w	r3, #0
 800ea5e:	1891      	adds	r1, r2, r2
 800ea60:	62b9      	str	r1, [r7, #40]	; 0x28
 800ea62:	415b      	adcs	r3, r3
 800ea64:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ea66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ea6a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ea6e:	f7f2 f92b 	bl	8000cc8 <__aeabi_uldivmod>
 800ea72:	4602      	mov	r2, r0
 800ea74:	460b      	mov	r3, r1
 800ea76:	4b8c      	ldr	r3, [pc, #560]	; (800eca8 <UART_SetConfig+0x38c>)
 800ea78:	fba3 1302 	umull	r1, r3, r3, r2
 800ea7c:	095b      	lsrs	r3, r3, #5
 800ea7e:	2164      	movs	r1, #100	; 0x64
 800ea80:	fb01 f303 	mul.w	r3, r1, r3
 800ea84:	1ad3      	subs	r3, r2, r3
 800ea86:	00db      	lsls	r3, r3, #3
 800ea88:	3332      	adds	r3, #50	; 0x32
 800ea8a:	4a87      	ldr	r2, [pc, #540]	; (800eca8 <UART_SetConfig+0x38c>)
 800ea8c:	fba2 2303 	umull	r2, r3, r2, r3
 800ea90:	095b      	lsrs	r3, r3, #5
 800ea92:	005b      	lsls	r3, r3, #1
 800ea94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ea98:	441e      	add	r6, r3
 800ea9a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	f04f 0100 	mov.w	r1, #0
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	1894      	adds	r4, r2, r2
 800eaa8:	623c      	str	r4, [r7, #32]
 800eaaa:	415b      	adcs	r3, r3
 800eaac:	627b      	str	r3, [r7, #36]	; 0x24
 800eaae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eab2:	1812      	adds	r2, r2, r0
 800eab4:	eb41 0303 	adc.w	r3, r1, r3
 800eab8:	f04f 0400 	mov.w	r4, #0
 800eabc:	f04f 0500 	mov.w	r5, #0
 800eac0:	00dd      	lsls	r5, r3, #3
 800eac2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800eac6:	00d4      	lsls	r4, r2, #3
 800eac8:	4622      	mov	r2, r4
 800eaca:	462b      	mov	r3, r5
 800eacc:	1814      	adds	r4, r2, r0
 800eace:	653c      	str	r4, [r7, #80]	; 0x50
 800ead0:	414b      	adcs	r3, r1
 800ead2:	657b      	str	r3, [r7, #84]	; 0x54
 800ead4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ead6:	685b      	ldr	r3, [r3, #4]
 800ead8:	461a      	mov	r2, r3
 800eada:	f04f 0300 	mov.w	r3, #0
 800eade:	1891      	adds	r1, r2, r2
 800eae0:	61b9      	str	r1, [r7, #24]
 800eae2:	415b      	adcs	r3, r3
 800eae4:	61fb      	str	r3, [r7, #28]
 800eae6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800eaea:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800eaee:	f7f2 f8eb 	bl	8000cc8 <__aeabi_uldivmod>
 800eaf2:	4602      	mov	r2, r0
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	4b6c      	ldr	r3, [pc, #432]	; (800eca8 <UART_SetConfig+0x38c>)
 800eaf8:	fba3 1302 	umull	r1, r3, r3, r2
 800eafc:	095b      	lsrs	r3, r3, #5
 800eafe:	2164      	movs	r1, #100	; 0x64
 800eb00:	fb01 f303 	mul.w	r3, r1, r3
 800eb04:	1ad3      	subs	r3, r2, r3
 800eb06:	00db      	lsls	r3, r3, #3
 800eb08:	3332      	adds	r3, #50	; 0x32
 800eb0a:	4a67      	ldr	r2, [pc, #412]	; (800eca8 <UART_SetConfig+0x38c>)
 800eb0c:	fba2 2303 	umull	r2, r3, r2, r3
 800eb10:	095b      	lsrs	r3, r3, #5
 800eb12:	f003 0207 	and.w	r2, r3, #7
 800eb16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb18:	681b      	ldr	r3, [r3, #0]
 800eb1a:	4432      	add	r2, r6
 800eb1c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800eb1e:	e0b9      	b.n	800ec94 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800eb20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eb22:	461c      	mov	r4, r3
 800eb24:	f04f 0500 	mov.w	r5, #0
 800eb28:	4622      	mov	r2, r4
 800eb2a:	462b      	mov	r3, r5
 800eb2c:	1891      	adds	r1, r2, r2
 800eb2e:	6139      	str	r1, [r7, #16]
 800eb30:	415b      	adcs	r3, r3
 800eb32:	617b      	str	r3, [r7, #20]
 800eb34:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800eb38:	1912      	adds	r2, r2, r4
 800eb3a:	eb45 0303 	adc.w	r3, r5, r3
 800eb3e:	f04f 0000 	mov.w	r0, #0
 800eb42:	f04f 0100 	mov.w	r1, #0
 800eb46:	00d9      	lsls	r1, r3, #3
 800eb48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800eb4c:	00d0      	lsls	r0, r2, #3
 800eb4e:	4602      	mov	r2, r0
 800eb50:	460b      	mov	r3, r1
 800eb52:	eb12 0804 	adds.w	r8, r2, r4
 800eb56:	eb43 0905 	adc.w	r9, r3, r5
 800eb5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb5c:	685b      	ldr	r3, [r3, #4]
 800eb5e:	4618      	mov	r0, r3
 800eb60:	f04f 0100 	mov.w	r1, #0
 800eb64:	f04f 0200 	mov.w	r2, #0
 800eb68:	f04f 0300 	mov.w	r3, #0
 800eb6c:	008b      	lsls	r3, r1, #2
 800eb6e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800eb72:	0082      	lsls	r2, r0, #2
 800eb74:	4640      	mov	r0, r8
 800eb76:	4649      	mov	r1, r9
 800eb78:	f7f2 f8a6 	bl	8000cc8 <__aeabi_uldivmod>
 800eb7c:	4602      	mov	r2, r0
 800eb7e:	460b      	mov	r3, r1
 800eb80:	4b49      	ldr	r3, [pc, #292]	; (800eca8 <UART_SetConfig+0x38c>)
 800eb82:	fba3 2302 	umull	r2, r3, r3, r2
 800eb86:	095b      	lsrs	r3, r3, #5
 800eb88:	011e      	lsls	r6, r3, #4
 800eb8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	f04f 0100 	mov.w	r1, #0
 800eb92:	4602      	mov	r2, r0
 800eb94:	460b      	mov	r3, r1
 800eb96:	1894      	adds	r4, r2, r2
 800eb98:	60bc      	str	r4, [r7, #8]
 800eb9a:	415b      	adcs	r3, r3
 800eb9c:	60fb      	str	r3, [r7, #12]
 800eb9e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800eba2:	1812      	adds	r2, r2, r0
 800eba4:	eb41 0303 	adc.w	r3, r1, r3
 800eba8:	f04f 0400 	mov.w	r4, #0
 800ebac:	f04f 0500 	mov.w	r5, #0
 800ebb0:	00dd      	lsls	r5, r3, #3
 800ebb2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ebb6:	00d4      	lsls	r4, r2, #3
 800ebb8:	4622      	mov	r2, r4
 800ebba:	462b      	mov	r3, r5
 800ebbc:	1814      	adds	r4, r2, r0
 800ebbe:	64bc      	str	r4, [r7, #72]	; 0x48
 800ebc0:	414b      	adcs	r3, r1
 800ebc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ebc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ebc6:	685b      	ldr	r3, [r3, #4]
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f04f 0100 	mov.w	r1, #0
 800ebce:	f04f 0200 	mov.w	r2, #0
 800ebd2:	f04f 0300 	mov.w	r3, #0
 800ebd6:	008b      	lsls	r3, r1, #2
 800ebd8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ebdc:	0082      	lsls	r2, r0, #2
 800ebde:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800ebe2:	f7f2 f871 	bl	8000cc8 <__aeabi_uldivmod>
 800ebe6:	4602      	mov	r2, r0
 800ebe8:	460b      	mov	r3, r1
 800ebea:	4b2f      	ldr	r3, [pc, #188]	; (800eca8 <UART_SetConfig+0x38c>)
 800ebec:	fba3 1302 	umull	r1, r3, r3, r2
 800ebf0:	095b      	lsrs	r3, r3, #5
 800ebf2:	2164      	movs	r1, #100	; 0x64
 800ebf4:	fb01 f303 	mul.w	r3, r1, r3
 800ebf8:	1ad3      	subs	r3, r2, r3
 800ebfa:	011b      	lsls	r3, r3, #4
 800ebfc:	3332      	adds	r3, #50	; 0x32
 800ebfe:	4a2a      	ldr	r2, [pc, #168]	; (800eca8 <UART_SetConfig+0x38c>)
 800ec00:	fba2 2303 	umull	r2, r3, r2, r3
 800ec04:	095b      	lsrs	r3, r3, #5
 800ec06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ec0a:	441e      	add	r6, r3
 800ec0c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ec0e:	4618      	mov	r0, r3
 800ec10:	f04f 0100 	mov.w	r1, #0
 800ec14:	4602      	mov	r2, r0
 800ec16:	460b      	mov	r3, r1
 800ec18:	1894      	adds	r4, r2, r2
 800ec1a:	603c      	str	r4, [r7, #0]
 800ec1c:	415b      	adcs	r3, r3
 800ec1e:	607b      	str	r3, [r7, #4]
 800ec20:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ec24:	1812      	adds	r2, r2, r0
 800ec26:	eb41 0303 	adc.w	r3, r1, r3
 800ec2a:	f04f 0400 	mov.w	r4, #0
 800ec2e:	f04f 0500 	mov.w	r5, #0
 800ec32:	00dd      	lsls	r5, r3, #3
 800ec34:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800ec38:	00d4      	lsls	r4, r2, #3
 800ec3a:	4622      	mov	r2, r4
 800ec3c:	462b      	mov	r3, r5
 800ec3e:	eb12 0a00 	adds.w	sl, r2, r0
 800ec42:	eb43 0b01 	adc.w	fp, r3, r1
 800ec46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ec48:	685b      	ldr	r3, [r3, #4]
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	f04f 0100 	mov.w	r1, #0
 800ec50:	f04f 0200 	mov.w	r2, #0
 800ec54:	f04f 0300 	mov.w	r3, #0
 800ec58:	008b      	lsls	r3, r1, #2
 800ec5a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800ec5e:	0082      	lsls	r2, r0, #2
 800ec60:	4650      	mov	r0, sl
 800ec62:	4659      	mov	r1, fp
 800ec64:	f7f2 f830 	bl	8000cc8 <__aeabi_uldivmod>
 800ec68:	4602      	mov	r2, r0
 800ec6a:	460b      	mov	r3, r1
 800ec6c:	4b0e      	ldr	r3, [pc, #56]	; (800eca8 <UART_SetConfig+0x38c>)
 800ec6e:	fba3 1302 	umull	r1, r3, r3, r2
 800ec72:	095b      	lsrs	r3, r3, #5
 800ec74:	2164      	movs	r1, #100	; 0x64
 800ec76:	fb01 f303 	mul.w	r3, r1, r3
 800ec7a:	1ad3      	subs	r3, r2, r3
 800ec7c:	011b      	lsls	r3, r3, #4
 800ec7e:	3332      	adds	r3, #50	; 0x32
 800ec80:	4a09      	ldr	r2, [pc, #36]	; (800eca8 <UART_SetConfig+0x38c>)
 800ec82:	fba2 2303 	umull	r2, r3, r2, r3
 800ec86:	095b      	lsrs	r3, r3, #5
 800ec88:	f003 020f 	and.w	r2, r3, #15
 800ec8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	4432      	add	r2, r6
 800ec92:	609a      	str	r2, [r3, #8]
}
 800ec94:	bf00      	nop
 800ec96:	377c      	adds	r7, #124	; 0x7c
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec9e:	bf00      	nop
 800eca0:	40011000 	.word	0x40011000
 800eca4:	40011400 	.word	0x40011400
 800eca8:	51eb851f 	.word	0x51eb851f

0800ecac <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800ecb0:	4904      	ldr	r1, [pc, #16]	; (800ecc4 <MX_FATFS_Init+0x18>)
 800ecb2:	4805      	ldr	r0, [pc, #20]	; (800ecc8 <MX_FATFS_Init+0x1c>)
 800ecb4:	f003 fb9e 	bl	80123f4 <FATFS_LinkDriver>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	461a      	mov	r2, r3
 800ecbc:	4b03      	ldr	r3, [pc, #12]	; (800eccc <MX_FATFS_Init+0x20>)
 800ecbe:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ecc0:	bf00      	nop
 800ecc2:	bd80      	pop	{r7, pc}
 800ecc4:	2000cc08 	.word	0x2000cc08
 800ecc8:	200000d4 	.word	0x200000d4
 800eccc:	2000cc0c 	.word	0x2000cc0c

0800ecd0 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ecd0:	b480      	push	{r7}
 800ecd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ecd4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	46bd      	mov	sp, r7
 800ecda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecde:	4770      	bx	lr

0800ece0 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800ece0:	b580      	push	{r7, lr}
 800ece2:	b082      	sub	sp, #8
 800ece4:	af00      	add	r7, sp, #0
 800ece6:	4603      	mov	r3, r0
 800ece8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800ecea:	79fb      	ldrb	r3, [r7, #7]
 800ecec:	4618      	mov	r0, r3
 800ecee:	f000 f9dd 	bl	800f0ac <USER_SPI_initialize>
 800ecf2:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	3708      	adds	r7, #8
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}

0800ecfc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b082      	sub	sp, #8
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	4603      	mov	r3, r0
 800ed04:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800ed06:	79fb      	ldrb	r3, [r7, #7]
 800ed08:	4618      	mov	r0, r3
 800ed0a:	f000 fab9 	bl	800f280 <USER_SPI_status>
 800ed0e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3708      	adds	r7, #8
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}

0800ed18 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b084      	sub	sp, #16
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	60b9      	str	r1, [r7, #8]
 800ed20:	607a      	str	r2, [r7, #4]
 800ed22:	603b      	str	r3, [r7, #0]
 800ed24:	4603      	mov	r3, r0
 800ed26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800ed28:	7bf8      	ldrb	r0, [r7, #15]
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	687a      	ldr	r2, [r7, #4]
 800ed2e:	68b9      	ldr	r1, [r7, #8]
 800ed30:	f000 fabc 	bl	800f2ac <USER_SPI_read>
 800ed34:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	3710      	adds	r7, #16
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bd80      	pop	{r7, pc}

0800ed3e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800ed3e:	b580      	push	{r7, lr}
 800ed40:	b084      	sub	sp, #16
 800ed42:	af00      	add	r7, sp, #0
 800ed44:	60b9      	str	r1, [r7, #8]
 800ed46:	607a      	str	r2, [r7, #4]
 800ed48:	603b      	str	r3, [r7, #0]
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800ed4e:	7bf8      	ldrb	r0, [r7, #15]
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	687a      	ldr	r2, [r7, #4]
 800ed54:	68b9      	ldr	r1, [r7, #8]
 800ed56:	f000 fb0f 	bl	800f378 <USER_SPI_write>
 800ed5a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800ed5c:	4618      	mov	r0, r3
 800ed5e:	3710      	adds	r7, #16
 800ed60:	46bd      	mov	sp, r7
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	b082      	sub	sp, #8
 800ed68:	af00      	add	r7, sp, #0
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	603a      	str	r2, [r7, #0]
 800ed6e:	71fb      	strb	r3, [r7, #7]
 800ed70:	460b      	mov	r3, r1
 800ed72:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800ed74:	79b9      	ldrb	r1, [r7, #6]
 800ed76:	79fb      	ldrb	r3, [r7, #7]
 800ed78:	683a      	ldr	r2, [r7, #0]
 800ed7a:	4618      	mov	r0, r3
 800ed7c:	f000 fb78 	bl	800f470 <USER_SPI_ioctl>
 800ed80:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800ed82:	4618      	mov	r0, r3
 800ed84:	3708      	adds	r7, #8
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}
	...

0800ed8c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800ed8c:	b580      	push	{r7, lr}
 800ed8e:	b082      	sub	sp, #8
 800ed90:	af00      	add	r7, sp, #0
 800ed92:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800ed94:	f7fa f864 	bl	8008e60 <HAL_GetTick>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	4a04      	ldr	r2, [pc, #16]	; (800edac <SPI_Timer_On+0x20>)
 800ed9c:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800ed9e:	4a04      	ldr	r2, [pc, #16]	; (800edb0 <SPI_Timer_On+0x24>)
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	6013      	str	r3, [r2, #0]
}
 800eda4:	bf00      	nop
 800eda6:	3708      	adds	r7, #8
 800eda8:	46bd      	mov	sp, r7
 800edaa:	bd80      	pop	{r7, pc}
 800edac:	2000d074 	.word	0x2000d074
 800edb0:	2000d078 	.word	0x2000d078

0800edb4 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800edb4:	b580      	push	{r7, lr}
 800edb6:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800edb8:	f7fa f852 	bl	8008e60 <HAL_GetTick>
 800edbc:	4602      	mov	r2, r0
 800edbe:	4b06      	ldr	r3, [pc, #24]	; (800edd8 <SPI_Timer_Status+0x24>)
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	1ad2      	subs	r2, r2, r3
 800edc4:	4b05      	ldr	r3, [pc, #20]	; (800eddc <SPI_Timer_Status+0x28>)
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	429a      	cmp	r2, r3
 800edca:	bf34      	ite	cc
 800edcc:	2301      	movcc	r3, #1
 800edce:	2300      	movcs	r3, #0
 800edd0:	b2db      	uxtb	r3, r3
}
 800edd2:	4618      	mov	r0, r3
 800edd4:	bd80      	pop	{r7, pc}
 800edd6:	bf00      	nop
 800edd8:	2000d074 	.word	0x2000d074
 800eddc:	2000d078 	.word	0x2000d078

0800ede0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b086      	sub	sp, #24
 800ede4:	af02      	add	r7, sp, #8
 800ede6:	4603      	mov	r3, r0
 800ede8:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800edea:	f107 020f 	add.w	r2, r7, #15
 800edee:	1df9      	adds	r1, r7, #7
 800edf0:	2332      	movs	r3, #50	; 0x32
 800edf2:	9300      	str	r3, [sp, #0]
 800edf4:	2301      	movs	r3, #1
 800edf6:	4804      	ldr	r0, [pc, #16]	; (800ee08 <xchg_spi+0x28>)
 800edf8:	f7fe f822 	bl	800ce40 <HAL_SPI_TransmitReceive>
    return rxDat;
 800edfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800edfe:	4618      	mov	r0, r3
 800ee00:	3710      	adds	r7, #16
 800ee02:	46bd      	mov	sp, r7
 800ee04:	bd80      	pop	{r7, pc}
 800ee06:	bf00      	nop
 800ee08:	2000bba4 	.word	0x2000bba4

0800ee0c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800ee0c:	b590      	push	{r4, r7, lr}
 800ee0e:	b085      	sub	sp, #20
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
 800ee14:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800ee16:	2300      	movs	r3, #0
 800ee18:	60fb      	str	r3, [r7, #12]
 800ee1a:	e00a      	b.n	800ee32 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800ee1c:	687a      	ldr	r2, [r7, #4]
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	18d4      	adds	r4, r2, r3
 800ee22:	20ff      	movs	r0, #255	; 0xff
 800ee24:	f7ff ffdc 	bl	800ede0 <xchg_spi>
 800ee28:	4603      	mov	r3, r0
 800ee2a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	3301      	adds	r3, #1
 800ee30:	60fb      	str	r3, [r7, #12]
 800ee32:	68fa      	ldr	r2, [r7, #12]
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	429a      	cmp	r2, r3
 800ee38:	d3f0      	bcc.n	800ee1c <rcvr_spi_multi+0x10>
	}
}
 800ee3a:	bf00      	nop
 800ee3c:	bf00      	nop
 800ee3e:	3714      	adds	r7, #20
 800ee40:	46bd      	mov	sp, r7
 800ee42:	bd90      	pop	{r4, r7, pc}

0800ee44 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b084      	sub	sp, #16
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
 800ee4c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800ee4e:	2300      	movs	r3, #0
 800ee50:	60fb      	str	r3, [r7, #12]
 800ee52:	e009      	b.n	800ee68 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800ee54:	687a      	ldr	r2, [r7, #4]
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	4413      	add	r3, r2
 800ee5a:	781b      	ldrb	r3, [r3, #0]
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	f7ff ffbf 	bl	800ede0 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	3301      	adds	r3, #1
 800ee66:	60fb      	str	r3, [r7, #12]
 800ee68:	68fa      	ldr	r2, [r7, #12]
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	429a      	cmp	r2, r3
 800ee6e:	d3f1      	bcc.n	800ee54 <xmit_spi_multi+0x10>
	}
}
 800ee70:	bf00      	nop
 800ee72:	bf00      	nop
 800ee74:	3710      	adds	r7, #16
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}

0800ee7a <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800ee7a:	b580      	push	{r7, lr}
 800ee7c:	b086      	sub	sp, #24
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800ee82:	f7f9 ffed 	bl	8008e60 <HAL_GetTick>
 800ee86:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800ee8c:	20ff      	movs	r0, #255	; 0xff
 800ee8e:	f7ff ffa7 	bl	800ede0 <xchg_spi>
 800ee92:	4603      	mov	r3, r0
 800ee94:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800ee96:	7bfb      	ldrb	r3, [r7, #15]
 800ee98:	2bff      	cmp	r3, #255	; 0xff
 800ee9a:	d007      	beq.n	800eeac <wait_ready+0x32>
 800ee9c:	f7f9 ffe0 	bl	8008e60 <HAL_GetTick>
 800eea0:	4602      	mov	r2, r0
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	1ad3      	subs	r3, r2, r3
 800eea6:	693a      	ldr	r2, [r7, #16]
 800eea8:	429a      	cmp	r2, r3
 800eeaa:	d8ef      	bhi.n	800ee8c <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800eeac:	7bfb      	ldrb	r3, [r7, #15]
 800eeae:	2bff      	cmp	r3, #255	; 0xff
 800eeb0:	bf0c      	ite	eq
 800eeb2:	2301      	moveq	r3, #1
 800eeb4:	2300      	movne	r3, #0
 800eeb6:	b2db      	uxtb	r3, r3
}
 800eeb8:	4618      	mov	r0, r3
 800eeba:	3718      	adds	r7, #24
 800eebc:	46bd      	mov	sp, r7
 800eebe:	bd80      	pop	{r7, pc}

0800eec0 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800eec4:	2201      	movs	r2, #1
 800eec6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800eeca:	4804      	ldr	r0, [pc, #16]	; (800eedc <despiselect+0x1c>)
 800eecc:	f7fa fee0 	bl	8009c90 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800eed0:	20ff      	movs	r0, #255	; 0xff
 800eed2:	f7ff ff85 	bl	800ede0 <xchg_spi>

}
 800eed6:	bf00      	nop
 800eed8:	bd80      	pop	{r7, pc}
 800eeda:	bf00      	nop
 800eedc:	40021400 	.word	0x40021400

0800eee0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800eee4:	2200      	movs	r2, #0
 800eee6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800eeea:	480a      	ldr	r0, [pc, #40]	; (800ef14 <spiselect+0x34>)
 800eeec:	f7fa fed0 	bl	8009c90 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800eef0:	20ff      	movs	r0, #255	; 0xff
 800eef2:	f7ff ff75 	bl	800ede0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800eef6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800eefa:	f7ff ffbe 	bl	800ee7a <wait_ready>
 800eefe:	4603      	mov	r3, r0
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d001      	beq.n	800ef08 <spiselect+0x28>
 800ef04:	2301      	movs	r3, #1
 800ef06:	e002      	b.n	800ef0e <spiselect+0x2e>

	despiselect();
 800ef08:	f7ff ffda 	bl	800eec0 <despiselect>
	return 0;	/* Timeout */
 800ef0c:	2300      	movs	r3, #0
}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	bd80      	pop	{r7, pc}
 800ef12:	bf00      	nop
 800ef14:	40021400 	.word	0x40021400

0800ef18 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800ef18:	b580      	push	{r7, lr}
 800ef1a:	b084      	sub	sp, #16
 800ef1c:	af00      	add	r7, sp, #0
 800ef1e:	6078      	str	r0, [r7, #4]
 800ef20:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800ef22:	20c8      	movs	r0, #200	; 0xc8
 800ef24:	f7ff ff32 	bl	800ed8c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800ef28:	20ff      	movs	r0, #255	; 0xff
 800ef2a:	f7ff ff59 	bl	800ede0 <xchg_spi>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800ef32:	7bfb      	ldrb	r3, [r7, #15]
 800ef34:	2bff      	cmp	r3, #255	; 0xff
 800ef36:	d104      	bne.n	800ef42 <rcvr_datablock+0x2a>
 800ef38:	f7ff ff3c 	bl	800edb4 <SPI_Timer_Status>
 800ef3c:	4603      	mov	r3, r0
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d1f2      	bne.n	800ef28 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800ef42:	7bfb      	ldrb	r3, [r7, #15]
 800ef44:	2bfe      	cmp	r3, #254	; 0xfe
 800ef46:	d001      	beq.n	800ef4c <rcvr_datablock+0x34>
 800ef48:	2300      	movs	r3, #0
 800ef4a:	e00a      	b.n	800ef62 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800ef4c:	6839      	ldr	r1, [r7, #0]
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	f7ff ff5c 	bl	800ee0c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800ef54:	20ff      	movs	r0, #255	; 0xff
 800ef56:	f7ff ff43 	bl	800ede0 <xchg_spi>
 800ef5a:	20ff      	movs	r0, #255	; 0xff
 800ef5c:	f7ff ff40 	bl	800ede0 <xchg_spi>

	return 1;						/* Function succeeded */
 800ef60:	2301      	movs	r3, #1
}
 800ef62:	4618      	mov	r0, r3
 800ef64:	3710      	adds	r7, #16
 800ef66:	46bd      	mov	sp, r7
 800ef68:	bd80      	pop	{r7, pc}

0800ef6a <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800ef6a:	b580      	push	{r7, lr}
 800ef6c:	b084      	sub	sp, #16
 800ef6e:	af00      	add	r7, sp, #0
 800ef70:	6078      	str	r0, [r7, #4]
 800ef72:	460b      	mov	r3, r1
 800ef74:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800ef76:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800ef7a:	f7ff ff7e 	bl	800ee7a <wait_ready>
 800ef7e:	4603      	mov	r3, r0
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d101      	bne.n	800ef88 <xmit_datablock+0x1e>
 800ef84:	2300      	movs	r3, #0
 800ef86:	e01e      	b.n	800efc6 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800ef88:	78fb      	ldrb	r3, [r7, #3]
 800ef8a:	4618      	mov	r0, r3
 800ef8c:	f7ff ff28 	bl	800ede0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800ef90:	78fb      	ldrb	r3, [r7, #3]
 800ef92:	2bfd      	cmp	r3, #253	; 0xfd
 800ef94:	d016      	beq.n	800efc4 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800ef96:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ef9a:	6878      	ldr	r0, [r7, #4]
 800ef9c:	f7ff ff52 	bl	800ee44 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800efa0:	20ff      	movs	r0, #255	; 0xff
 800efa2:	f7ff ff1d 	bl	800ede0 <xchg_spi>
 800efa6:	20ff      	movs	r0, #255	; 0xff
 800efa8:	f7ff ff1a 	bl	800ede0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800efac:	20ff      	movs	r0, #255	; 0xff
 800efae:	f7ff ff17 	bl	800ede0 <xchg_spi>
 800efb2:	4603      	mov	r3, r0
 800efb4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800efb6:	7bfb      	ldrb	r3, [r7, #15]
 800efb8:	f003 031f 	and.w	r3, r3, #31
 800efbc:	2b05      	cmp	r3, #5
 800efbe:	d001      	beq.n	800efc4 <xmit_datablock+0x5a>
 800efc0:	2300      	movs	r3, #0
 800efc2:	e000      	b.n	800efc6 <xmit_datablock+0x5c>
	}
	return 1;
 800efc4:	2301      	movs	r3, #1
}
 800efc6:	4618      	mov	r0, r3
 800efc8:	3710      	adds	r7, #16
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}

0800efce <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800efce:	b580      	push	{r7, lr}
 800efd0:	b084      	sub	sp, #16
 800efd2:	af00      	add	r7, sp, #0
 800efd4:	4603      	mov	r3, r0
 800efd6:	6039      	str	r1, [r7, #0]
 800efd8:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800efda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	da0e      	bge.n	800f000 <send_cmd+0x32>
		cmd &= 0x7F;
 800efe2:	79fb      	ldrb	r3, [r7, #7]
 800efe4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800efe8:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800efea:	2100      	movs	r1, #0
 800efec:	2037      	movs	r0, #55	; 0x37
 800efee:	f7ff ffee 	bl	800efce <send_cmd>
 800eff2:	4603      	mov	r3, r0
 800eff4:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800eff6:	7bbb      	ldrb	r3, [r7, #14]
 800eff8:	2b01      	cmp	r3, #1
 800effa:	d901      	bls.n	800f000 <send_cmd+0x32>
 800effc:	7bbb      	ldrb	r3, [r7, #14]
 800effe:	e051      	b.n	800f0a4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800f000:	79fb      	ldrb	r3, [r7, #7]
 800f002:	2b0c      	cmp	r3, #12
 800f004:	d008      	beq.n	800f018 <send_cmd+0x4a>
		despiselect();
 800f006:	f7ff ff5b 	bl	800eec0 <despiselect>
		if (!spiselect()) return 0xFF;
 800f00a:	f7ff ff69 	bl	800eee0 <spiselect>
 800f00e:	4603      	mov	r3, r0
 800f010:	2b00      	cmp	r3, #0
 800f012:	d101      	bne.n	800f018 <send_cmd+0x4a>
 800f014:	23ff      	movs	r3, #255	; 0xff
 800f016:	e045      	b.n	800f0a4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800f018:	79fb      	ldrb	r3, [r7, #7]
 800f01a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f01e:	b2db      	uxtb	r3, r3
 800f020:	4618      	mov	r0, r3
 800f022:	f7ff fedd 	bl	800ede0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800f026:	683b      	ldr	r3, [r7, #0]
 800f028:	0e1b      	lsrs	r3, r3, #24
 800f02a:	b2db      	uxtb	r3, r3
 800f02c:	4618      	mov	r0, r3
 800f02e:	f7ff fed7 	bl	800ede0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800f032:	683b      	ldr	r3, [r7, #0]
 800f034:	0c1b      	lsrs	r3, r3, #16
 800f036:	b2db      	uxtb	r3, r3
 800f038:	4618      	mov	r0, r3
 800f03a:	f7ff fed1 	bl	800ede0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	0a1b      	lsrs	r3, r3, #8
 800f042:	b2db      	uxtb	r3, r3
 800f044:	4618      	mov	r0, r3
 800f046:	f7ff fecb 	bl	800ede0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800f04a:	683b      	ldr	r3, [r7, #0]
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	4618      	mov	r0, r3
 800f050:	f7ff fec6 	bl	800ede0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800f054:	2301      	movs	r3, #1
 800f056:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800f058:	79fb      	ldrb	r3, [r7, #7]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d101      	bne.n	800f062 <send_cmd+0x94>
 800f05e:	2395      	movs	r3, #149	; 0x95
 800f060:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800f062:	79fb      	ldrb	r3, [r7, #7]
 800f064:	2b08      	cmp	r3, #8
 800f066:	d101      	bne.n	800f06c <send_cmd+0x9e>
 800f068:	2387      	movs	r3, #135	; 0x87
 800f06a:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800f06c:	7bfb      	ldrb	r3, [r7, #15]
 800f06e:	4618      	mov	r0, r3
 800f070:	f7ff feb6 	bl	800ede0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800f074:	79fb      	ldrb	r3, [r7, #7]
 800f076:	2b0c      	cmp	r3, #12
 800f078:	d102      	bne.n	800f080 <send_cmd+0xb2>
 800f07a:	20ff      	movs	r0, #255	; 0xff
 800f07c:	f7ff feb0 	bl	800ede0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800f080:	230a      	movs	r3, #10
 800f082:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800f084:	20ff      	movs	r0, #255	; 0xff
 800f086:	f7ff feab 	bl	800ede0 <xchg_spi>
 800f08a:	4603      	mov	r3, r0
 800f08c:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800f08e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f092:	2b00      	cmp	r3, #0
 800f094:	da05      	bge.n	800f0a2 <send_cmd+0xd4>
 800f096:	7bfb      	ldrb	r3, [r7, #15]
 800f098:	3b01      	subs	r3, #1
 800f09a:	73fb      	strb	r3, [r7, #15]
 800f09c:	7bfb      	ldrb	r3, [r7, #15]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d1f0      	bne.n	800f084 <send_cmd+0xb6>

	return res;							/* Return received response */
 800f0a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3710      	adds	r7, #16
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800f0ac:	b590      	push	{r4, r7, lr}
 800f0ae:	b085      	sub	sp, #20
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800f0b6:	79fb      	ldrb	r3, [r7, #7]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d001      	beq.n	800f0c0 <USER_SPI_initialize+0x14>
 800f0bc:	2301      	movs	r3, #1
 800f0be:	e0d4      	b.n	800f26a <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800f0c0:	4b6c      	ldr	r3, [pc, #432]	; (800f274 <USER_SPI_initialize+0x1c8>)
 800f0c2:	781b      	ldrb	r3, [r3, #0]
 800f0c4:	b2db      	uxtb	r3, r3
 800f0c6:	f003 0302 	and.w	r3, r3, #2
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d003      	beq.n	800f0d6 <USER_SPI_initialize+0x2a>
 800f0ce:	4b69      	ldr	r3, [pc, #420]	; (800f274 <USER_SPI_initialize+0x1c8>)
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	b2db      	uxtb	r3, r3
 800f0d4:	e0c9      	b.n	800f26a <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800f0d6:	4b68      	ldr	r3, [pc, #416]	; (800f278 <USER_SPI_initialize+0x1cc>)
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	681a      	ldr	r2, [r3, #0]
 800f0dc:	4b66      	ldr	r3, [pc, #408]	; (800f278 <USER_SPI_initialize+0x1cc>)
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800f0e4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800f0e6:	230a      	movs	r3, #10
 800f0e8:	73fb      	strb	r3, [r7, #15]
 800f0ea:	e005      	b.n	800f0f8 <USER_SPI_initialize+0x4c>
 800f0ec:	20ff      	movs	r0, #255	; 0xff
 800f0ee:	f7ff fe77 	bl	800ede0 <xchg_spi>
 800f0f2:	7bfb      	ldrb	r3, [r7, #15]
 800f0f4:	3b01      	subs	r3, #1
 800f0f6:	73fb      	strb	r3, [r7, #15]
 800f0f8:	7bfb      	ldrb	r3, [r7, #15]
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d1f6      	bne.n	800f0ec <USER_SPI_initialize+0x40>

	ty = 0;
 800f0fe:	2300      	movs	r3, #0
 800f100:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800f102:	2100      	movs	r1, #0
 800f104:	2000      	movs	r0, #0
 800f106:	f7ff ff62 	bl	800efce <send_cmd>
 800f10a:	4603      	mov	r3, r0
 800f10c:	2b01      	cmp	r3, #1
 800f10e:	f040 808b 	bne.w	800f228 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800f112:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800f116:	f7ff fe39 	bl	800ed8c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800f11a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f11e:	2008      	movs	r0, #8
 800f120:	f7ff ff55 	bl	800efce <send_cmd>
 800f124:	4603      	mov	r3, r0
 800f126:	2b01      	cmp	r3, #1
 800f128:	d151      	bne.n	800f1ce <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800f12a:	2300      	movs	r3, #0
 800f12c:	73fb      	strb	r3, [r7, #15]
 800f12e:	e00d      	b.n	800f14c <USER_SPI_initialize+0xa0>
 800f130:	7bfc      	ldrb	r4, [r7, #15]
 800f132:	20ff      	movs	r0, #255	; 0xff
 800f134:	f7ff fe54 	bl	800ede0 <xchg_spi>
 800f138:	4603      	mov	r3, r0
 800f13a:	461a      	mov	r2, r3
 800f13c:	f107 0310 	add.w	r3, r7, #16
 800f140:	4423      	add	r3, r4
 800f142:	f803 2c08 	strb.w	r2, [r3, #-8]
 800f146:	7bfb      	ldrb	r3, [r7, #15]
 800f148:	3301      	adds	r3, #1
 800f14a:	73fb      	strb	r3, [r7, #15]
 800f14c:	7bfb      	ldrb	r3, [r7, #15]
 800f14e:	2b03      	cmp	r3, #3
 800f150:	d9ee      	bls.n	800f130 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800f152:	7abb      	ldrb	r3, [r7, #10]
 800f154:	2b01      	cmp	r3, #1
 800f156:	d167      	bne.n	800f228 <USER_SPI_initialize+0x17c>
 800f158:	7afb      	ldrb	r3, [r7, #11]
 800f15a:	2baa      	cmp	r3, #170	; 0xaa
 800f15c:	d164      	bne.n	800f228 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800f15e:	bf00      	nop
 800f160:	f7ff fe28 	bl	800edb4 <SPI_Timer_Status>
 800f164:	4603      	mov	r3, r0
 800f166:	2b00      	cmp	r3, #0
 800f168:	d007      	beq.n	800f17a <USER_SPI_initialize+0xce>
 800f16a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f16e:	20a9      	movs	r0, #169	; 0xa9
 800f170:	f7ff ff2d 	bl	800efce <send_cmd>
 800f174:	4603      	mov	r3, r0
 800f176:	2b00      	cmp	r3, #0
 800f178:	d1f2      	bne.n	800f160 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800f17a:	f7ff fe1b 	bl	800edb4 <SPI_Timer_Status>
 800f17e:	4603      	mov	r3, r0
 800f180:	2b00      	cmp	r3, #0
 800f182:	d051      	beq.n	800f228 <USER_SPI_initialize+0x17c>
 800f184:	2100      	movs	r1, #0
 800f186:	203a      	movs	r0, #58	; 0x3a
 800f188:	f7ff ff21 	bl	800efce <send_cmd>
 800f18c:	4603      	mov	r3, r0
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d14a      	bne.n	800f228 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800f192:	2300      	movs	r3, #0
 800f194:	73fb      	strb	r3, [r7, #15]
 800f196:	e00d      	b.n	800f1b4 <USER_SPI_initialize+0x108>
 800f198:	7bfc      	ldrb	r4, [r7, #15]
 800f19a:	20ff      	movs	r0, #255	; 0xff
 800f19c:	f7ff fe20 	bl	800ede0 <xchg_spi>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	f107 0310 	add.w	r3, r7, #16
 800f1a8:	4423      	add	r3, r4
 800f1aa:	f803 2c08 	strb.w	r2, [r3, #-8]
 800f1ae:	7bfb      	ldrb	r3, [r7, #15]
 800f1b0:	3301      	adds	r3, #1
 800f1b2:	73fb      	strb	r3, [r7, #15]
 800f1b4:	7bfb      	ldrb	r3, [r7, #15]
 800f1b6:	2b03      	cmp	r3, #3
 800f1b8:	d9ee      	bls.n	800f198 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800f1ba:	7a3b      	ldrb	r3, [r7, #8]
 800f1bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d001      	beq.n	800f1c8 <USER_SPI_initialize+0x11c>
 800f1c4:	230c      	movs	r3, #12
 800f1c6:	e000      	b.n	800f1ca <USER_SPI_initialize+0x11e>
 800f1c8:	2304      	movs	r3, #4
 800f1ca:	737b      	strb	r3, [r7, #13]
 800f1cc:	e02c      	b.n	800f228 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800f1ce:	2100      	movs	r1, #0
 800f1d0:	20a9      	movs	r0, #169	; 0xa9
 800f1d2:	f7ff fefc 	bl	800efce <send_cmd>
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	2b01      	cmp	r3, #1
 800f1da:	d804      	bhi.n	800f1e6 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800f1dc:	2302      	movs	r3, #2
 800f1de:	737b      	strb	r3, [r7, #13]
 800f1e0:	23a9      	movs	r3, #169	; 0xa9
 800f1e2:	73bb      	strb	r3, [r7, #14]
 800f1e4:	e003      	b.n	800f1ee <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	737b      	strb	r3, [r7, #13]
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800f1ee:	bf00      	nop
 800f1f0:	f7ff fde0 	bl	800edb4 <SPI_Timer_Status>
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d007      	beq.n	800f20a <USER_SPI_initialize+0x15e>
 800f1fa:	7bbb      	ldrb	r3, [r7, #14]
 800f1fc:	2100      	movs	r1, #0
 800f1fe:	4618      	mov	r0, r3
 800f200:	f7ff fee5 	bl	800efce <send_cmd>
 800f204:	4603      	mov	r3, r0
 800f206:	2b00      	cmp	r3, #0
 800f208:	d1f2      	bne.n	800f1f0 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800f20a:	f7ff fdd3 	bl	800edb4 <SPI_Timer_Status>
 800f20e:	4603      	mov	r3, r0
 800f210:	2b00      	cmp	r3, #0
 800f212:	d007      	beq.n	800f224 <USER_SPI_initialize+0x178>
 800f214:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f218:	2010      	movs	r0, #16
 800f21a:	f7ff fed8 	bl	800efce <send_cmd>
 800f21e:	4603      	mov	r3, r0
 800f220:	2b00      	cmp	r3, #0
 800f222:	d001      	beq.n	800f228 <USER_SPI_initialize+0x17c>
				ty = 0;
 800f224:	2300      	movs	r3, #0
 800f226:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800f228:	4a14      	ldr	r2, [pc, #80]	; (800f27c <USER_SPI_initialize+0x1d0>)
 800f22a:	7b7b      	ldrb	r3, [r7, #13]
 800f22c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800f22e:	f7ff fe47 	bl	800eec0 <despiselect>

	if (ty) {			/* OK */
 800f232:	7b7b      	ldrb	r3, [r7, #13]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d012      	beq.n	800f25e <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800f238:	4b0f      	ldr	r3, [pc, #60]	; (800f278 <USER_SPI_initialize+0x1cc>)
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800f242:	4b0d      	ldr	r3, [pc, #52]	; (800f278 <USER_SPI_initialize+0x1cc>)
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	f042 0208 	orr.w	r2, r2, #8
 800f24a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800f24c:	4b09      	ldr	r3, [pc, #36]	; (800f274 <USER_SPI_initialize+0x1c8>)
 800f24e:	781b      	ldrb	r3, [r3, #0]
 800f250:	b2db      	uxtb	r3, r3
 800f252:	f023 0301 	bic.w	r3, r3, #1
 800f256:	b2da      	uxtb	r2, r3
 800f258:	4b06      	ldr	r3, [pc, #24]	; (800f274 <USER_SPI_initialize+0x1c8>)
 800f25a:	701a      	strb	r2, [r3, #0]
 800f25c:	e002      	b.n	800f264 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800f25e:	4b05      	ldr	r3, [pc, #20]	; (800f274 <USER_SPI_initialize+0x1c8>)
 800f260:	2201      	movs	r2, #1
 800f262:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800f264:	4b03      	ldr	r3, [pc, #12]	; (800f274 <USER_SPI_initialize+0x1c8>)
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	b2db      	uxtb	r3, r3
}
 800f26a:	4618      	mov	r0, r3
 800f26c:	3714      	adds	r7, #20
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd90      	pop	{r4, r7, pc}
 800f272:	bf00      	nop
 800f274:	200000e8 	.word	0x200000e8
 800f278:	2000bba4 	.word	0x2000bba4
 800f27c:	200007c4 	.word	0x200007c4

0800f280 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800f280:	b480      	push	{r7}
 800f282:	b083      	sub	sp, #12
 800f284:	af00      	add	r7, sp, #0
 800f286:	4603      	mov	r3, r0
 800f288:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800f28a:	79fb      	ldrb	r3, [r7, #7]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d001      	beq.n	800f294 <USER_SPI_status+0x14>
 800f290:	2301      	movs	r3, #1
 800f292:	e002      	b.n	800f29a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800f294:	4b04      	ldr	r3, [pc, #16]	; (800f2a8 <USER_SPI_status+0x28>)
 800f296:	781b      	ldrb	r3, [r3, #0]
 800f298:	b2db      	uxtb	r3, r3
}
 800f29a:	4618      	mov	r0, r3
 800f29c:	370c      	adds	r7, #12
 800f29e:	46bd      	mov	sp, r7
 800f2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a4:	4770      	bx	lr
 800f2a6:	bf00      	nop
 800f2a8:	200000e8 	.word	0x200000e8

0800f2ac <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800f2ac:	b580      	push	{r7, lr}
 800f2ae:	b084      	sub	sp, #16
 800f2b0:	af00      	add	r7, sp, #0
 800f2b2:	60b9      	str	r1, [r7, #8]
 800f2b4:	607a      	str	r2, [r7, #4]
 800f2b6:	603b      	str	r3, [r7, #0]
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800f2bc:	7bfb      	ldrb	r3, [r7, #15]
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d102      	bne.n	800f2c8 <USER_SPI_read+0x1c>
 800f2c2:	683b      	ldr	r3, [r7, #0]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d101      	bne.n	800f2cc <USER_SPI_read+0x20>
 800f2c8:	2304      	movs	r3, #4
 800f2ca:	e04d      	b.n	800f368 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800f2cc:	4b28      	ldr	r3, [pc, #160]	; (800f370 <USER_SPI_read+0xc4>)
 800f2ce:	781b      	ldrb	r3, [r3, #0]
 800f2d0:	b2db      	uxtb	r3, r3
 800f2d2:	f003 0301 	and.w	r3, r3, #1
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	d001      	beq.n	800f2de <USER_SPI_read+0x32>
 800f2da:	2303      	movs	r3, #3
 800f2dc:	e044      	b.n	800f368 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800f2de:	4b25      	ldr	r3, [pc, #148]	; (800f374 <USER_SPI_read+0xc8>)
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	f003 0308 	and.w	r3, r3, #8
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d102      	bne.n	800f2f0 <USER_SPI_read+0x44>
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	025b      	lsls	r3, r3, #9
 800f2ee:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	2b01      	cmp	r3, #1
 800f2f4:	d111      	bne.n	800f31a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800f2f6:	6879      	ldr	r1, [r7, #4]
 800f2f8:	2011      	movs	r0, #17
 800f2fa:	f7ff fe68 	bl	800efce <send_cmd>
 800f2fe:	4603      	mov	r3, r0
 800f300:	2b00      	cmp	r3, #0
 800f302:	d129      	bne.n	800f358 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800f304:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f308:	68b8      	ldr	r0, [r7, #8]
 800f30a:	f7ff fe05 	bl	800ef18 <rcvr_datablock>
 800f30e:	4603      	mov	r3, r0
 800f310:	2b00      	cmp	r3, #0
 800f312:	d021      	beq.n	800f358 <USER_SPI_read+0xac>
			count = 0;
 800f314:	2300      	movs	r3, #0
 800f316:	603b      	str	r3, [r7, #0]
 800f318:	e01e      	b.n	800f358 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800f31a:	6879      	ldr	r1, [r7, #4]
 800f31c:	2012      	movs	r0, #18
 800f31e:	f7ff fe56 	bl	800efce <send_cmd>
 800f322:	4603      	mov	r3, r0
 800f324:	2b00      	cmp	r3, #0
 800f326:	d117      	bne.n	800f358 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800f328:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f32c:	68b8      	ldr	r0, [r7, #8]
 800f32e:	f7ff fdf3 	bl	800ef18 <rcvr_datablock>
 800f332:	4603      	mov	r3, r0
 800f334:	2b00      	cmp	r3, #0
 800f336:	d00a      	beq.n	800f34e <USER_SPI_read+0xa2>
				buff += 512;
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800f33e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800f340:	683b      	ldr	r3, [r7, #0]
 800f342:	3b01      	subs	r3, #1
 800f344:	603b      	str	r3, [r7, #0]
 800f346:	683b      	ldr	r3, [r7, #0]
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d1ed      	bne.n	800f328 <USER_SPI_read+0x7c>
 800f34c:	e000      	b.n	800f350 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800f34e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800f350:	2100      	movs	r1, #0
 800f352:	200c      	movs	r0, #12
 800f354:	f7ff fe3b 	bl	800efce <send_cmd>
		}
	}
	despiselect();
 800f358:	f7ff fdb2 	bl	800eec0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	bf14      	ite	ne
 800f362:	2301      	movne	r3, #1
 800f364:	2300      	moveq	r3, #0
 800f366:	b2db      	uxtb	r3, r3
}
 800f368:	4618      	mov	r0, r3
 800f36a:	3710      	adds	r7, #16
 800f36c:	46bd      	mov	sp, r7
 800f36e:	bd80      	pop	{r7, pc}
 800f370:	200000e8 	.word	0x200000e8
 800f374:	200007c4 	.word	0x200007c4

0800f378 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b084      	sub	sp, #16
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	60b9      	str	r1, [r7, #8]
 800f380:	607a      	str	r2, [r7, #4]
 800f382:	603b      	str	r3, [r7, #0]
 800f384:	4603      	mov	r3, r0
 800f386:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800f388:	7bfb      	ldrb	r3, [r7, #15]
 800f38a:	2b00      	cmp	r3, #0
 800f38c:	d102      	bne.n	800f394 <USER_SPI_write+0x1c>
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d101      	bne.n	800f398 <USER_SPI_write+0x20>
 800f394:	2304      	movs	r3, #4
 800f396:	e063      	b.n	800f460 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800f398:	4b33      	ldr	r3, [pc, #204]	; (800f468 <USER_SPI_write+0xf0>)
 800f39a:	781b      	ldrb	r3, [r3, #0]
 800f39c:	b2db      	uxtb	r3, r3
 800f39e:	f003 0301 	and.w	r3, r3, #1
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d001      	beq.n	800f3aa <USER_SPI_write+0x32>
 800f3a6:	2303      	movs	r3, #3
 800f3a8:	e05a      	b.n	800f460 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800f3aa:	4b2f      	ldr	r3, [pc, #188]	; (800f468 <USER_SPI_write+0xf0>)
 800f3ac:	781b      	ldrb	r3, [r3, #0]
 800f3ae:	b2db      	uxtb	r3, r3
 800f3b0:	f003 0304 	and.w	r3, r3, #4
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d001      	beq.n	800f3bc <USER_SPI_write+0x44>
 800f3b8:	2302      	movs	r3, #2
 800f3ba:	e051      	b.n	800f460 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800f3bc:	4b2b      	ldr	r3, [pc, #172]	; (800f46c <USER_SPI_write+0xf4>)
 800f3be:	781b      	ldrb	r3, [r3, #0]
 800f3c0:	f003 0308 	and.w	r3, r3, #8
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d102      	bne.n	800f3ce <USER_SPI_write+0x56>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	025b      	lsls	r3, r3, #9
 800f3cc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	2b01      	cmp	r3, #1
 800f3d2:	d110      	bne.n	800f3f6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800f3d4:	6879      	ldr	r1, [r7, #4]
 800f3d6:	2018      	movs	r0, #24
 800f3d8:	f7ff fdf9 	bl	800efce <send_cmd>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d136      	bne.n	800f450 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800f3e2:	21fe      	movs	r1, #254	; 0xfe
 800f3e4:	68b8      	ldr	r0, [r7, #8]
 800f3e6:	f7ff fdc0 	bl	800ef6a <xmit_datablock>
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d02f      	beq.n	800f450 <USER_SPI_write+0xd8>
			count = 0;
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	603b      	str	r3, [r7, #0]
 800f3f4:	e02c      	b.n	800f450 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800f3f6:	4b1d      	ldr	r3, [pc, #116]	; (800f46c <USER_SPI_write+0xf4>)
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	f003 0306 	and.w	r3, r3, #6
 800f3fe:	2b00      	cmp	r3, #0
 800f400:	d003      	beq.n	800f40a <USER_SPI_write+0x92>
 800f402:	6839      	ldr	r1, [r7, #0]
 800f404:	2097      	movs	r0, #151	; 0x97
 800f406:	f7ff fde2 	bl	800efce <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800f40a:	6879      	ldr	r1, [r7, #4]
 800f40c:	2019      	movs	r0, #25
 800f40e:	f7ff fdde 	bl	800efce <send_cmd>
 800f412:	4603      	mov	r3, r0
 800f414:	2b00      	cmp	r3, #0
 800f416:	d11b      	bne.n	800f450 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800f418:	21fc      	movs	r1, #252	; 0xfc
 800f41a:	68b8      	ldr	r0, [r7, #8]
 800f41c:	f7ff fda5 	bl	800ef6a <xmit_datablock>
 800f420:	4603      	mov	r3, r0
 800f422:	2b00      	cmp	r3, #0
 800f424:	d00a      	beq.n	800f43c <USER_SPI_write+0xc4>
				buff += 512;
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800f42c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	3b01      	subs	r3, #1
 800f432:	603b      	str	r3, [r7, #0]
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	2b00      	cmp	r3, #0
 800f438:	d1ee      	bne.n	800f418 <USER_SPI_write+0xa0>
 800f43a:	e000      	b.n	800f43e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800f43c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800f43e:	21fd      	movs	r1, #253	; 0xfd
 800f440:	2000      	movs	r0, #0
 800f442:	f7ff fd92 	bl	800ef6a <xmit_datablock>
 800f446:	4603      	mov	r3, r0
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d101      	bne.n	800f450 <USER_SPI_write+0xd8>
 800f44c:	2301      	movs	r3, #1
 800f44e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800f450:	f7ff fd36 	bl	800eec0 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800f454:	683b      	ldr	r3, [r7, #0]
 800f456:	2b00      	cmp	r3, #0
 800f458:	bf14      	ite	ne
 800f45a:	2301      	movne	r3, #1
 800f45c:	2300      	moveq	r3, #0
 800f45e:	b2db      	uxtb	r3, r3
}
 800f460:	4618      	mov	r0, r3
 800f462:	3710      	adds	r7, #16
 800f464:	46bd      	mov	sp, r7
 800f466:	bd80      	pop	{r7, pc}
 800f468:	200000e8 	.word	0x200000e8
 800f46c:	200007c4 	.word	0x200007c4

0800f470 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b08c      	sub	sp, #48	; 0x30
 800f474:	af00      	add	r7, sp, #0
 800f476:	4603      	mov	r3, r0
 800f478:	603a      	str	r2, [r7, #0]
 800f47a:	71fb      	strb	r3, [r7, #7]
 800f47c:	460b      	mov	r3, r1
 800f47e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800f480:	79fb      	ldrb	r3, [r7, #7]
 800f482:	2b00      	cmp	r3, #0
 800f484:	d001      	beq.n	800f48a <USER_SPI_ioctl+0x1a>
 800f486:	2304      	movs	r3, #4
 800f488:	e15a      	b.n	800f740 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800f48a:	4baf      	ldr	r3, [pc, #700]	; (800f748 <USER_SPI_ioctl+0x2d8>)
 800f48c:	781b      	ldrb	r3, [r3, #0]
 800f48e:	b2db      	uxtb	r3, r3
 800f490:	f003 0301 	and.w	r3, r3, #1
 800f494:	2b00      	cmp	r3, #0
 800f496:	d001      	beq.n	800f49c <USER_SPI_ioctl+0x2c>
 800f498:	2303      	movs	r3, #3
 800f49a:	e151      	b.n	800f740 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800f49c:	2301      	movs	r3, #1
 800f49e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800f4a2:	79bb      	ldrb	r3, [r7, #6]
 800f4a4:	2b04      	cmp	r3, #4
 800f4a6:	f200 8136 	bhi.w	800f716 <USER_SPI_ioctl+0x2a6>
 800f4aa:	a201      	add	r2, pc, #4	; (adr r2, 800f4b0 <USER_SPI_ioctl+0x40>)
 800f4ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4b0:	0800f4c5 	.word	0x0800f4c5
 800f4b4:	0800f4d9 	.word	0x0800f4d9
 800f4b8:	0800f717 	.word	0x0800f717
 800f4bc:	0800f585 	.word	0x0800f585
 800f4c0:	0800f67b 	.word	0x0800f67b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800f4c4:	f7ff fd0c 	bl	800eee0 <spiselect>
 800f4c8:	4603      	mov	r3, r0
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	f000 8127 	beq.w	800f71e <USER_SPI_ioctl+0x2ae>
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800f4d6:	e122      	b.n	800f71e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800f4d8:	2100      	movs	r1, #0
 800f4da:	2009      	movs	r0, #9
 800f4dc:	f7ff fd77 	bl	800efce <send_cmd>
 800f4e0:	4603      	mov	r3, r0
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	f040 811d 	bne.w	800f722 <USER_SPI_ioctl+0x2b2>
 800f4e8:	f107 030c 	add.w	r3, r7, #12
 800f4ec:	2110      	movs	r1, #16
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f7ff fd12 	bl	800ef18 <rcvr_datablock>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	f000 8113 	beq.w	800f722 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800f4fc:	7b3b      	ldrb	r3, [r7, #12]
 800f4fe:	099b      	lsrs	r3, r3, #6
 800f500:	b2db      	uxtb	r3, r3
 800f502:	2b01      	cmp	r3, #1
 800f504:	d111      	bne.n	800f52a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800f506:	7d7b      	ldrb	r3, [r7, #21]
 800f508:	461a      	mov	r2, r3
 800f50a:	7d3b      	ldrb	r3, [r7, #20]
 800f50c:	021b      	lsls	r3, r3, #8
 800f50e:	4413      	add	r3, r2
 800f510:	461a      	mov	r2, r3
 800f512:	7cfb      	ldrb	r3, [r7, #19]
 800f514:	041b      	lsls	r3, r3, #16
 800f516:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800f51a:	4413      	add	r3, r2
 800f51c:	3301      	adds	r3, #1
 800f51e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800f520:	69fb      	ldr	r3, [r7, #28]
 800f522:	029a      	lsls	r2, r3, #10
 800f524:	683b      	ldr	r3, [r7, #0]
 800f526:	601a      	str	r2, [r3, #0]
 800f528:	e028      	b.n	800f57c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800f52a:	7c7b      	ldrb	r3, [r7, #17]
 800f52c:	f003 030f 	and.w	r3, r3, #15
 800f530:	b2da      	uxtb	r2, r3
 800f532:	7dbb      	ldrb	r3, [r7, #22]
 800f534:	09db      	lsrs	r3, r3, #7
 800f536:	b2db      	uxtb	r3, r3
 800f538:	4413      	add	r3, r2
 800f53a:	b2da      	uxtb	r2, r3
 800f53c:	7d7b      	ldrb	r3, [r7, #21]
 800f53e:	005b      	lsls	r3, r3, #1
 800f540:	b2db      	uxtb	r3, r3
 800f542:	f003 0306 	and.w	r3, r3, #6
 800f546:	b2db      	uxtb	r3, r3
 800f548:	4413      	add	r3, r2
 800f54a:	b2db      	uxtb	r3, r3
 800f54c:	3302      	adds	r3, #2
 800f54e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800f552:	7d3b      	ldrb	r3, [r7, #20]
 800f554:	099b      	lsrs	r3, r3, #6
 800f556:	b2db      	uxtb	r3, r3
 800f558:	461a      	mov	r2, r3
 800f55a:	7cfb      	ldrb	r3, [r7, #19]
 800f55c:	009b      	lsls	r3, r3, #2
 800f55e:	441a      	add	r2, r3
 800f560:	7cbb      	ldrb	r3, [r7, #18]
 800f562:	029b      	lsls	r3, r3, #10
 800f564:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800f568:	4413      	add	r3, r2
 800f56a:	3301      	adds	r3, #1
 800f56c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800f56e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f572:	3b09      	subs	r3, #9
 800f574:	69fa      	ldr	r2, [r7, #28]
 800f576:	409a      	lsls	r2, r3
 800f578:	683b      	ldr	r3, [r7, #0]
 800f57a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800f57c:	2300      	movs	r3, #0
 800f57e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800f582:	e0ce      	b.n	800f722 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800f584:	4b71      	ldr	r3, [pc, #452]	; (800f74c <USER_SPI_ioctl+0x2dc>)
 800f586:	781b      	ldrb	r3, [r3, #0]
 800f588:	f003 0304 	and.w	r3, r3, #4
 800f58c:	2b00      	cmp	r3, #0
 800f58e:	d031      	beq.n	800f5f4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800f590:	2100      	movs	r1, #0
 800f592:	208d      	movs	r0, #141	; 0x8d
 800f594:	f7ff fd1b 	bl	800efce <send_cmd>
 800f598:	4603      	mov	r3, r0
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	f040 80c3 	bne.w	800f726 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800f5a0:	20ff      	movs	r0, #255	; 0xff
 800f5a2:	f7ff fc1d 	bl	800ede0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800f5a6:	f107 030c 	add.w	r3, r7, #12
 800f5aa:	2110      	movs	r1, #16
 800f5ac:	4618      	mov	r0, r3
 800f5ae:	f7ff fcb3 	bl	800ef18 <rcvr_datablock>
 800f5b2:	4603      	mov	r3, r0
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	f000 80b6 	beq.w	800f726 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800f5ba:	2330      	movs	r3, #48	; 0x30
 800f5bc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800f5c0:	e007      	b.n	800f5d2 <USER_SPI_ioctl+0x162>
 800f5c2:	20ff      	movs	r0, #255	; 0xff
 800f5c4:	f7ff fc0c 	bl	800ede0 <xchg_spi>
 800f5c8:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f5cc:	3b01      	subs	r3, #1
 800f5ce:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800f5d2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d1f3      	bne.n	800f5c2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800f5da:	7dbb      	ldrb	r3, [r7, #22]
 800f5dc:	091b      	lsrs	r3, r3, #4
 800f5de:	b2db      	uxtb	r3, r3
 800f5e0:	461a      	mov	r2, r3
 800f5e2:	2310      	movs	r3, #16
 800f5e4:	fa03 f202 	lsl.w	r2, r3, r2
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800f5f2:	e098      	b.n	800f726 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800f5f4:	2100      	movs	r1, #0
 800f5f6:	2009      	movs	r0, #9
 800f5f8:	f7ff fce9 	bl	800efce <send_cmd>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	f040 8091 	bne.w	800f726 <USER_SPI_ioctl+0x2b6>
 800f604:	f107 030c 	add.w	r3, r7, #12
 800f608:	2110      	movs	r1, #16
 800f60a:	4618      	mov	r0, r3
 800f60c:	f7ff fc84 	bl	800ef18 <rcvr_datablock>
 800f610:	4603      	mov	r3, r0
 800f612:	2b00      	cmp	r3, #0
 800f614:	f000 8087 	beq.w	800f726 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800f618:	4b4c      	ldr	r3, [pc, #304]	; (800f74c <USER_SPI_ioctl+0x2dc>)
 800f61a:	781b      	ldrb	r3, [r3, #0]
 800f61c:	f003 0302 	and.w	r3, r3, #2
 800f620:	2b00      	cmp	r3, #0
 800f622:	d012      	beq.n	800f64a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800f624:	7dbb      	ldrb	r3, [r7, #22]
 800f626:	005b      	lsls	r3, r3, #1
 800f628:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800f62c:	7dfa      	ldrb	r2, [r7, #23]
 800f62e:	09d2      	lsrs	r2, r2, #7
 800f630:	b2d2      	uxtb	r2, r2
 800f632:	4413      	add	r3, r2
 800f634:	1c5a      	adds	r2, r3, #1
 800f636:	7e7b      	ldrb	r3, [r7, #25]
 800f638:	099b      	lsrs	r3, r3, #6
 800f63a:	b2db      	uxtb	r3, r3
 800f63c:	3b01      	subs	r3, #1
 800f63e:	fa02 f303 	lsl.w	r3, r2, r3
 800f642:	461a      	mov	r2, r3
 800f644:	683b      	ldr	r3, [r7, #0]
 800f646:	601a      	str	r2, [r3, #0]
 800f648:	e013      	b.n	800f672 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800f64a:	7dbb      	ldrb	r3, [r7, #22]
 800f64c:	109b      	asrs	r3, r3, #2
 800f64e:	b29b      	uxth	r3, r3
 800f650:	f003 031f 	and.w	r3, r3, #31
 800f654:	3301      	adds	r3, #1
 800f656:	7dfa      	ldrb	r2, [r7, #23]
 800f658:	00d2      	lsls	r2, r2, #3
 800f65a:	f002 0218 	and.w	r2, r2, #24
 800f65e:	7df9      	ldrb	r1, [r7, #23]
 800f660:	0949      	lsrs	r1, r1, #5
 800f662:	b2c9      	uxtb	r1, r1
 800f664:	440a      	add	r2, r1
 800f666:	3201      	adds	r2, #1
 800f668:	fb02 f303 	mul.w	r3, r2, r3
 800f66c:	461a      	mov	r2, r3
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800f672:	2300      	movs	r3, #0
 800f674:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800f678:	e055      	b.n	800f726 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800f67a:	4b34      	ldr	r3, [pc, #208]	; (800f74c <USER_SPI_ioctl+0x2dc>)
 800f67c:	781b      	ldrb	r3, [r3, #0]
 800f67e:	f003 0306 	and.w	r3, r3, #6
 800f682:	2b00      	cmp	r3, #0
 800f684:	d051      	beq.n	800f72a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800f686:	f107 020c 	add.w	r2, r7, #12
 800f68a:	79fb      	ldrb	r3, [r7, #7]
 800f68c:	210b      	movs	r1, #11
 800f68e:	4618      	mov	r0, r3
 800f690:	f7ff feee 	bl	800f470 <USER_SPI_ioctl>
 800f694:	4603      	mov	r3, r0
 800f696:	2b00      	cmp	r3, #0
 800f698:	d149      	bne.n	800f72e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800f69a:	7b3b      	ldrb	r3, [r7, #12]
 800f69c:	099b      	lsrs	r3, r3, #6
 800f69e:	b2db      	uxtb	r3, r3
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d104      	bne.n	800f6ae <USER_SPI_ioctl+0x23e>
 800f6a4:	7dbb      	ldrb	r3, [r7, #22]
 800f6a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d041      	beq.n	800f732 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800f6ae:	683b      	ldr	r3, [r7, #0]
 800f6b0:	623b      	str	r3, [r7, #32]
 800f6b2:	6a3b      	ldr	r3, [r7, #32]
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	62bb      	str	r3, [r7, #40]	; 0x28
 800f6b8:	6a3b      	ldr	r3, [r7, #32]
 800f6ba:	685b      	ldr	r3, [r3, #4]
 800f6bc:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800f6be:	4b23      	ldr	r3, [pc, #140]	; (800f74c <USER_SPI_ioctl+0x2dc>)
 800f6c0:	781b      	ldrb	r3, [r3, #0]
 800f6c2:	f003 0308 	and.w	r3, r3, #8
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d105      	bne.n	800f6d6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800f6ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f6cc:	025b      	lsls	r3, r3, #9
 800f6ce:	62bb      	str	r3, [r7, #40]	; 0x28
 800f6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f6d2:	025b      	lsls	r3, r3, #9
 800f6d4:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800f6d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f6d8:	2020      	movs	r0, #32
 800f6da:	f7ff fc78 	bl	800efce <send_cmd>
 800f6de:	4603      	mov	r3, r0
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d128      	bne.n	800f736 <USER_SPI_ioctl+0x2c6>
 800f6e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f6e6:	2021      	movs	r0, #33	; 0x21
 800f6e8:	f7ff fc71 	bl	800efce <send_cmd>
 800f6ec:	4603      	mov	r3, r0
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d121      	bne.n	800f736 <USER_SPI_ioctl+0x2c6>
 800f6f2:	2100      	movs	r1, #0
 800f6f4:	2026      	movs	r0, #38	; 0x26
 800f6f6:	f7ff fc6a 	bl	800efce <send_cmd>
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d11a      	bne.n	800f736 <USER_SPI_ioctl+0x2c6>
 800f700:	f247 5030 	movw	r0, #30000	; 0x7530
 800f704:	f7ff fbb9 	bl	800ee7a <wait_ready>
 800f708:	4603      	mov	r3, r0
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d013      	beq.n	800f736 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800f70e:	2300      	movs	r3, #0
 800f710:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800f714:	e00f      	b.n	800f736 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800f716:	2304      	movs	r3, #4
 800f718:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800f71c:	e00c      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		break;
 800f71e:	bf00      	nop
 800f720:	e00a      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		break;
 800f722:	bf00      	nop
 800f724:	e008      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		break;
 800f726:	bf00      	nop
 800f728:	e006      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800f72a:	bf00      	nop
 800f72c:	e004      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800f72e:	bf00      	nop
 800f730:	e002      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800f732:	bf00      	nop
 800f734:	e000      	b.n	800f738 <USER_SPI_ioctl+0x2c8>
		break;
 800f736:	bf00      	nop
	}

	despiselect();
 800f738:	f7ff fbc2 	bl	800eec0 <despiselect>

	return res;
 800f73c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800f740:	4618      	mov	r0, r3
 800f742:	3730      	adds	r7, #48	; 0x30
 800f744:	46bd      	mov	sp, r7
 800f746:	bd80      	pop	{r7, pc}
 800f748:	200000e8 	.word	0x200000e8
 800f74c:	200007c4 	.word	0x200007c4

0800f750 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b084      	sub	sp, #16
 800f754:	af00      	add	r7, sp, #0
 800f756:	4603      	mov	r3, r0
 800f758:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f75a:	79fb      	ldrb	r3, [r7, #7]
 800f75c:	4a08      	ldr	r2, [pc, #32]	; (800f780 <disk_status+0x30>)
 800f75e:	009b      	lsls	r3, r3, #2
 800f760:	4413      	add	r3, r2
 800f762:	685b      	ldr	r3, [r3, #4]
 800f764:	685b      	ldr	r3, [r3, #4]
 800f766:	79fa      	ldrb	r2, [r7, #7]
 800f768:	4905      	ldr	r1, [pc, #20]	; (800f780 <disk_status+0x30>)
 800f76a:	440a      	add	r2, r1
 800f76c:	7a12      	ldrb	r2, [r2, #8]
 800f76e:	4610      	mov	r0, r2
 800f770:	4798      	blx	r3
 800f772:	4603      	mov	r3, r0
 800f774:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f776:	7bfb      	ldrb	r3, [r7, #15]
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3710      	adds	r7, #16
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	200007f0 	.word	0x200007f0

0800f784 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b084      	sub	sp, #16
 800f788:	af00      	add	r7, sp, #0
 800f78a:	4603      	mov	r3, r0
 800f78c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f78e:	2300      	movs	r3, #0
 800f790:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f792:	79fb      	ldrb	r3, [r7, #7]
 800f794:	4a0d      	ldr	r2, [pc, #52]	; (800f7cc <disk_initialize+0x48>)
 800f796:	5cd3      	ldrb	r3, [r2, r3]
 800f798:	2b00      	cmp	r3, #0
 800f79a:	d111      	bne.n	800f7c0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f79c:	79fb      	ldrb	r3, [r7, #7]
 800f79e:	4a0b      	ldr	r2, [pc, #44]	; (800f7cc <disk_initialize+0x48>)
 800f7a0:	2101      	movs	r1, #1
 800f7a2:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f7a4:	79fb      	ldrb	r3, [r7, #7]
 800f7a6:	4a09      	ldr	r2, [pc, #36]	; (800f7cc <disk_initialize+0x48>)
 800f7a8:	009b      	lsls	r3, r3, #2
 800f7aa:	4413      	add	r3, r2
 800f7ac:	685b      	ldr	r3, [r3, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	79fa      	ldrb	r2, [r7, #7]
 800f7b2:	4906      	ldr	r1, [pc, #24]	; (800f7cc <disk_initialize+0x48>)
 800f7b4:	440a      	add	r2, r1
 800f7b6:	7a12      	ldrb	r2, [r2, #8]
 800f7b8:	4610      	mov	r0, r2
 800f7ba:	4798      	blx	r3
 800f7bc:	4603      	mov	r3, r0
 800f7be:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7c2:	4618      	mov	r0, r3
 800f7c4:	3710      	adds	r7, #16
 800f7c6:	46bd      	mov	sp, r7
 800f7c8:	bd80      	pop	{r7, pc}
 800f7ca:	bf00      	nop
 800f7cc:	200007f0 	.word	0x200007f0

0800f7d0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f7d0:	b590      	push	{r4, r7, lr}
 800f7d2:	b087      	sub	sp, #28
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	60b9      	str	r1, [r7, #8]
 800f7d8:	607a      	str	r2, [r7, #4]
 800f7da:	603b      	str	r3, [r7, #0]
 800f7dc:	4603      	mov	r3, r0
 800f7de:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f7e0:	7bfb      	ldrb	r3, [r7, #15]
 800f7e2:	4a0a      	ldr	r2, [pc, #40]	; (800f80c <disk_read+0x3c>)
 800f7e4:	009b      	lsls	r3, r3, #2
 800f7e6:	4413      	add	r3, r2
 800f7e8:	685b      	ldr	r3, [r3, #4]
 800f7ea:	689c      	ldr	r4, [r3, #8]
 800f7ec:	7bfb      	ldrb	r3, [r7, #15]
 800f7ee:	4a07      	ldr	r2, [pc, #28]	; (800f80c <disk_read+0x3c>)
 800f7f0:	4413      	add	r3, r2
 800f7f2:	7a18      	ldrb	r0, [r3, #8]
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	687a      	ldr	r2, [r7, #4]
 800f7f8:	68b9      	ldr	r1, [r7, #8]
 800f7fa:	47a0      	blx	r4
 800f7fc:	4603      	mov	r3, r0
 800f7fe:	75fb      	strb	r3, [r7, #23]
  return res;
 800f800:	7dfb      	ldrb	r3, [r7, #23]
}
 800f802:	4618      	mov	r0, r3
 800f804:	371c      	adds	r7, #28
 800f806:	46bd      	mov	sp, r7
 800f808:	bd90      	pop	{r4, r7, pc}
 800f80a:	bf00      	nop
 800f80c:	200007f0 	.word	0x200007f0

0800f810 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f810:	b590      	push	{r4, r7, lr}
 800f812:	b087      	sub	sp, #28
 800f814:	af00      	add	r7, sp, #0
 800f816:	60b9      	str	r1, [r7, #8]
 800f818:	607a      	str	r2, [r7, #4]
 800f81a:	603b      	str	r3, [r7, #0]
 800f81c:	4603      	mov	r3, r0
 800f81e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f820:	7bfb      	ldrb	r3, [r7, #15]
 800f822:	4a0a      	ldr	r2, [pc, #40]	; (800f84c <disk_write+0x3c>)
 800f824:	009b      	lsls	r3, r3, #2
 800f826:	4413      	add	r3, r2
 800f828:	685b      	ldr	r3, [r3, #4]
 800f82a:	68dc      	ldr	r4, [r3, #12]
 800f82c:	7bfb      	ldrb	r3, [r7, #15]
 800f82e:	4a07      	ldr	r2, [pc, #28]	; (800f84c <disk_write+0x3c>)
 800f830:	4413      	add	r3, r2
 800f832:	7a18      	ldrb	r0, [r3, #8]
 800f834:	683b      	ldr	r3, [r7, #0]
 800f836:	687a      	ldr	r2, [r7, #4]
 800f838:	68b9      	ldr	r1, [r7, #8]
 800f83a:	47a0      	blx	r4
 800f83c:	4603      	mov	r3, r0
 800f83e:	75fb      	strb	r3, [r7, #23]
  return res;
 800f840:	7dfb      	ldrb	r3, [r7, #23]
}
 800f842:	4618      	mov	r0, r3
 800f844:	371c      	adds	r7, #28
 800f846:	46bd      	mov	sp, r7
 800f848:	bd90      	pop	{r4, r7, pc}
 800f84a:	bf00      	nop
 800f84c:	200007f0 	.word	0x200007f0

0800f850 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f850:	b580      	push	{r7, lr}
 800f852:	b084      	sub	sp, #16
 800f854:	af00      	add	r7, sp, #0
 800f856:	4603      	mov	r3, r0
 800f858:	603a      	str	r2, [r7, #0]
 800f85a:	71fb      	strb	r3, [r7, #7]
 800f85c:	460b      	mov	r3, r1
 800f85e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f860:	79fb      	ldrb	r3, [r7, #7]
 800f862:	4a09      	ldr	r2, [pc, #36]	; (800f888 <disk_ioctl+0x38>)
 800f864:	009b      	lsls	r3, r3, #2
 800f866:	4413      	add	r3, r2
 800f868:	685b      	ldr	r3, [r3, #4]
 800f86a:	691b      	ldr	r3, [r3, #16]
 800f86c:	79fa      	ldrb	r2, [r7, #7]
 800f86e:	4906      	ldr	r1, [pc, #24]	; (800f888 <disk_ioctl+0x38>)
 800f870:	440a      	add	r2, r1
 800f872:	7a10      	ldrb	r0, [r2, #8]
 800f874:	79b9      	ldrb	r1, [r7, #6]
 800f876:	683a      	ldr	r2, [r7, #0]
 800f878:	4798      	blx	r3
 800f87a:	4603      	mov	r3, r0
 800f87c:	73fb      	strb	r3, [r7, #15]
  return res;
 800f87e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f880:	4618      	mov	r0, r3
 800f882:	3710      	adds	r7, #16
 800f884:	46bd      	mov	sp, r7
 800f886:	bd80      	pop	{r7, pc}
 800f888:	200007f0 	.word	0x200007f0

0800f88c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f88c:	b480      	push	{r7}
 800f88e:	b085      	sub	sp, #20
 800f890:	af00      	add	r7, sp, #0
 800f892:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	3301      	adds	r3, #1
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f89c:	89fb      	ldrh	r3, [r7, #14]
 800f89e:	021b      	lsls	r3, r3, #8
 800f8a0:	b21a      	sxth	r2, r3
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	781b      	ldrb	r3, [r3, #0]
 800f8a6:	b21b      	sxth	r3, r3
 800f8a8:	4313      	orrs	r3, r2
 800f8aa:	b21b      	sxth	r3, r3
 800f8ac:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f8ae:	89fb      	ldrh	r3, [r7, #14]
}
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	3714      	adds	r7, #20
 800f8b4:	46bd      	mov	sp, r7
 800f8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ba:	4770      	bx	lr

0800f8bc <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f8bc:	b480      	push	{r7}
 800f8be:	b085      	sub	sp, #20
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	3303      	adds	r3, #3
 800f8c8:	781b      	ldrb	r3, [r3, #0]
 800f8ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f8cc:	68fb      	ldr	r3, [r7, #12]
 800f8ce:	021b      	lsls	r3, r3, #8
 800f8d0:	687a      	ldr	r2, [r7, #4]
 800f8d2:	3202      	adds	r2, #2
 800f8d4:	7812      	ldrb	r2, [r2, #0]
 800f8d6:	4313      	orrs	r3, r2
 800f8d8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	021b      	lsls	r3, r3, #8
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	3201      	adds	r2, #1
 800f8e2:	7812      	ldrb	r2, [r2, #0]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	021b      	lsls	r3, r3, #8
 800f8ec:	687a      	ldr	r2, [r7, #4]
 800f8ee:	7812      	ldrb	r2, [r2, #0]
 800f8f0:	4313      	orrs	r3, r2
 800f8f2:	60fb      	str	r3, [r7, #12]
	return rv;
 800f8f4:	68fb      	ldr	r3, [r7, #12]
}
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	3714      	adds	r7, #20
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f900:	4770      	bx	lr

0800f902 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f902:	b480      	push	{r7}
 800f904:	b083      	sub	sp, #12
 800f906:	af00      	add	r7, sp, #0
 800f908:	6078      	str	r0, [r7, #4]
 800f90a:	460b      	mov	r3, r1
 800f90c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	1c5a      	adds	r2, r3, #1
 800f912:	607a      	str	r2, [r7, #4]
 800f914:	887a      	ldrh	r2, [r7, #2]
 800f916:	b2d2      	uxtb	r2, r2
 800f918:	701a      	strb	r2, [r3, #0]
 800f91a:	887b      	ldrh	r3, [r7, #2]
 800f91c:	0a1b      	lsrs	r3, r3, #8
 800f91e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	1c5a      	adds	r2, r3, #1
 800f924:	607a      	str	r2, [r7, #4]
 800f926:	887a      	ldrh	r2, [r7, #2]
 800f928:	b2d2      	uxtb	r2, r2
 800f92a:	701a      	strb	r2, [r3, #0]
}
 800f92c:	bf00      	nop
 800f92e:	370c      	adds	r7, #12
 800f930:	46bd      	mov	sp, r7
 800f932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f936:	4770      	bx	lr

0800f938 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f938:	b480      	push	{r7}
 800f93a:	b083      	sub	sp, #12
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]
 800f940:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	1c5a      	adds	r2, r3, #1
 800f946:	607a      	str	r2, [r7, #4]
 800f948:	683a      	ldr	r2, [r7, #0]
 800f94a:	b2d2      	uxtb	r2, r2
 800f94c:	701a      	strb	r2, [r3, #0]
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	0a1b      	lsrs	r3, r3, #8
 800f952:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	1c5a      	adds	r2, r3, #1
 800f958:	607a      	str	r2, [r7, #4]
 800f95a:	683a      	ldr	r2, [r7, #0]
 800f95c:	b2d2      	uxtb	r2, r2
 800f95e:	701a      	strb	r2, [r3, #0]
 800f960:	683b      	ldr	r3, [r7, #0]
 800f962:	0a1b      	lsrs	r3, r3, #8
 800f964:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	1c5a      	adds	r2, r3, #1
 800f96a:	607a      	str	r2, [r7, #4]
 800f96c:	683a      	ldr	r2, [r7, #0]
 800f96e:	b2d2      	uxtb	r2, r2
 800f970:	701a      	strb	r2, [r3, #0]
 800f972:	683b      	ldr	r3, [r7, #0]
 800f974:	0a1b      	lsrs	r3, r3, #8
 800f976:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	1c5a      	adds	r2, r3, #1
 800f97c:	607a      	str	r2, [r7, #4]
 800f97e:	683a      	ldr	r2, [r7, #0]
 800f980:	b2d2      	uxtb	r2, r2
 800f982:	701a      	strb	r2, [r3, #0]
}
 800f984:	bf00      	nop
 800f986:	370c      	adds	r7, #12
 800f988:	46bd      	mov	sp, r7
 800f98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98e:	4770      	bx	lr

0800f990 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f990:	b480      	push	{r7}
 800f992:	b087      	sub	sp, #28
 800f994:	af00      	add	r7, sp, #0
 800f996:	60f8      	str	r0, [r7, #12]
 800f998:	60b9      	str	r1, [r7, #8]
 800f99a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f99c:	68fb      	ldr	r3, [r7, #12]
 800f99e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f9a0:	68bb      	ldr	r3, [r7, #8]
 800f9a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d00d      	beq.n	800f9c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f9aa:	693a      	ldr	r2, [r7, #16]
 800f9ac:	1c53      	adds	r3, r2, #1
 800f9ae:	613b      	str	r3, [r7, #16]
 800f9b0:	697b      	ldr	r3, [r7, #20]
 800f9b2:	1c59      	adds	r1, r3, #1
 800f9b4:	6179      	str	r1, [r7, #20]
 800f9b6:	7812      	ldrb	r2, [r2, #0]
 800f9b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	3b01      	subs	r3, #1
 800f9be:	607b      	str	r3, [r7, #4]
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d1f1      	bne.n	800f9aa <mem_cpy+0x1a>
	}
}
 800f9c6:	bf00      	nop
 800f9c8:	371c      	adds	r7, #28
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d0:	4770      	bx	lr

0800f9d2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f9d2:	b480      	push	{r7}
 800f9d4:	b087      	sub	sp, #28
 800f9d6:	af00      	add	r7, sp, #0
 800f9d8:	60f8      	str	r0, [r7, #12]
 800f9da:	60b9      	str	r1, [r7, #8]
 800f9dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f9e2:	697b      	ldr	r3, [r7, #20]
 800f9e4:	1c5a      	adds	r2, r3, #1
 800f9e6:	617a      	str	r2, [r7, #20]
 800f9e8:	68ba      	ldr	r2, [r7, #8]
 800f9ea:	b2d2      	uxtb	r2, r2
 800f9ec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	3b01      	subs	r3, #1
 800f9f2:	607b      	str	r3, [r7, #4]
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d1f3      	bne.n	800f9e2 <mem_set+0x10>
}
 800f9fa:	bf00      	nop
 800f9fc:	bf00      	nop
 800f9fe:	371c      	adds	r7, #28
 800fa00:	46bd      	mov	sp, r7
 800fa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa06:	4770      	bx	lr

0800fa08 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800fa08:	b480      	push	{r7}
 800fa0a:	b089      	sub	sp, #36	; 0x24
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	60f8      	str	r0, [r7, #12]
 800fa10:	60b9      	str	r1, [r7, #8]
 800fa12:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	61fb      	str	r3, [r7, #28]
 800fa18:	68bb      	ldr	r3, [r7, #8]
 800fa1a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800fa1c:	2300      	movs	r3, #0
 800fa1e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800fa20:	69fb      	ldr	r3, [r7, #28]
 800fa22:	1c5a      	adds	r2, r3, #1
 800fa24:	61fa      	str	r2, [r7, #28]
 800fa26:	781b      	ldrb	r3, [r3, #0]
 800fa28:	4619      	mov	r1, r3
 800fa2a:	69bb      	ldr	r3, [r7, #24]
 800fa2c:	1c5a      	adds	r2, r3, #1
 800fa2e:	61ba      	str	r2, [r7, #24]
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	1acb      	subs	r3, r1, r3
 800fa34:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	3b01      	subs	r3, #1
 800fa3a:	607b      	str	r3, [r7, #4]
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d002      	beq.n	800fa48 <mem_cmp+0x40>
 800fa42:	697b      	ldr	r3, [r7, #20]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d0eb      	beq.n	800fa20 <mem_cmp+0x18>

	return r;
 800fa48:	697b      	ldr	r3, [r7, #20]
}
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	3724      	adds	r7, #36	; 0x24
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa54:	4770      	bx	lr

0800fa56 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800fa56:	b480      	push	{r7}
 800fa58:	b083      	sub	sp, #12
 800fa5a:	af00      	add	r7, sp, #0
 800fa5c:	6078      	str	r0, [r7, #4]
 800fa5e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800fa60:	e002      	b.n	800fa68 <chk_chr+0x12>
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	3301      	adds	r3, #1
 800fa66:	607b      	str	r3, [r7, #4]
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	781b      	ldrb	r3, [r3, #0]
 800fa6c:	2b00      	cmp	r3, #0
 800fa6e:	d005      	beq.n	800fa7c <chk_chr+0x26>
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	781b      	ldrb	r3, [r3, #0]
 800fa74:	461a      	mov	r2, r3
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	4293      	cmp	r3, r2
 800fa7a:	d1f2      	bne.n	800fa62 <chk_chr+0xc>
	return *str;
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	781b      	ldrb	r3, [r3, #0]
}
 800fa80:	4618      	mov	r0, r3
 800fa82:	370c      	adds	r7, #12
 800fa84:	46bd      	mov	sp, r7
 800fa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa8a:	4770      	bx	lr

0800fa8c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800fa8c:	b580      	push	{r7, lr}
 800fa8e:	b082      	sub	sp, #8
 800fa90:	af00      	add	r7, sp, #0
 800fa92:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d009      	beq.n	800faae <lock_fs+0x22>
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	68db      	ldr	r3, [r3, #12]
 800fa9e:	4618      	mov	r0, r3
 800faa0:	f002 fcde 	bl	8012460 <ff_req_grant>
 800faa4:	4603      	mov	r3, r0
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d001      	beq.n	800faae <lock_fs+0x22>
 800faaa:	2301      	movs	r3, #1
 800faac:	e000      	b.n	800fab0 <lock_fs+0x24>
 800faae:	2300      	movs	r3, #0
}
 800fab0:	4618      	mov	r0, r3
 800fab2:	3708      	adds	r7, #8
 800fab4:	46bd      	mov	sp, r7
 800fab6:	bd80      	pop	{r7, pc}

0800fab8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b082      	sub	sp, #8
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	6078      	str	r0, [r7, #4]
 800fac0:	460b      	mov	r3, r1
 800fac2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800fac4:	687b      	ldr	r3, [r7, #4]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d00d      	beq.n	800fae6 <unlock_fs+0x2e>
 800faca:	78fb      	ldrb	r3, [r7, #3]
 800facc:	2b0c      	cmp	r3, #12
 800face:	d00a      	beq.n	800fae6 <unlock_fs+0x2e>
 800fad0:	78fb      	ldrb	r3, [r7, #3]
 800fad2:	2b0b      	cmp	r3, #11
 800fad4:	d007      	beq.n	800fae6 <unlock_fs+0x2e>
 800fad6:	78fb      	ldrb	r3, [r7, #3]
 800fad8:	2b0f      	cmp	r3, #15
 800fada:	d004      	beq.n	800fae6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	68db      	ldr	r3, [r3, #12]
 800fae0:	4618      	mov	r0, r3
 800fae2:	f002 fcd2 	bl	801248a <ff_rel_grant>
	}
}
 800fae6:	bf00      	nop
 800fae8:	3708      	adds	r7, #8
 800faea:	46bd      	mov	sp, r7
 800faec:	bd80      	pop	{r7, pc}
	...

0800faf0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800faf0:	b480      	push	{r7}
 800faf2:	b085      	sub	sp, #20
 800faf4:	af00      	add	r7, sp, #0
 800faf6:	6078      	str	r0, [r7, #4]
 800faf8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fafa:	2300      	movs	r3, #0
 800fafc:	60bb      	str	r3, [r7, #8]
 800fafe:	68bb      	ldr	r3, [r7, #8]
 800fb00:	60fb      	str	r3, [r7, #12]
 800fb02:	e029      	b.n	800fb58 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800fb04:	4a27      	ldr	r2, [pc, #156]	; (800fba4 <chk_lock+0xb4>)
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	011b      	lsls	r3, r3, #4
 800fb0a:	4413      	add	r3, r2
 800fb0c:	681b      	ldr	r3, [r3, #0]
 800fb0e:	2b00      	cmp	r3, #0
 800fb10:	d01d      	beq.n	800fb4e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800fb12:	4a24      	ldr	r2, [pc, #144]	; (800fba4 <chk_lock+0xb4>)
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	011b      	lsls	r3, r3, #4
 800fb18:	4413      	add	r3, r2
 800fb1a:	681a      	ldr	r2, [r3, #0]
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	429a      	cmp	r2, r3
 800fb22:	d116      	bne.n	800fb52 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800fb24:	4a1f      	ldr	r2, [pc, #124]	; (800fba4 <chk_lock+0xb4>)
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	011b      	lsls	r3, r3, #4
 800fb2a:	4413      	add	r3, r2
 800fb2c:	3304      	adds	r3, #4
 800fb2e:	681a      	ldr	r2, [r3, #0]
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800fb34:	429a      	cmp	r2, r3
 800fb36:	d10c      	bne.n	800fb52 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800fb38:	4a1a      	ldr	r2, [pc, #104]	; (800fba4 <chk_lock+0xb4>)
 800fb3a:	68fb      	ldr	r3, [r7, #12]
 800fb3c:	011b      	lsls	r3, r3, #4
 800fb3e:	4413      	add	r3, r2
 800fb40:	3308      	adds	r3, #8
 800fb42:	681a      	ldr	r2, [r3, #0]
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800fb48:	429a      	cmp	r2, r3
 800fb4a:	d102      	bne.n	800fb52 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800fb4c:	e007      	b.n	800fb5e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800fb4e:	2301      	movs	r3, #1
 800fb50:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	3301      	adds	r3, #1
 800fb56:	60fb      	str	r3, [r7, #12]
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	2b01      	cmp	r3, #1
 800fb5c:	d9d2      	bls.n	800fb04 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	2b02      	cmp	r3, #2
 800fb62:	d109      	bne.n	800fb78 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800fb64:	68bb      	ldr	r3, [r7, #8]
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d102      	bne.n	800fb70 <chk_lock+0x80>
 800fb6a:	683b      	ldr	r3, [r7, #0]
 800fb6c:	2b02      	cmp	r3, #2
 800fb6e:	d101      	bne.n	800fb74 <chk_lock+0x84>
 800fb70:	2300      	movs	r3, #0
 800fb72:	e010      	b.n	800fb96 <chk_lock+0xa6>
 800fb74:	2312      	movs	r3, #18
 800fb76:	e00e      	b.n	800fb96 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	d108      	bne.n	800fb90 <chk_lock+0xa0>
 800fb7e:	4a09      	ldr	r2, [pc, #36]	; (800fba4 <chk_lock+0xb4>)
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	011b      	lsls	r3, r3, #4
 800fb84:	4413      	add	r3, r2
 800fb86:	330c      	adds	r3, #12
 800fb88:	881b      	ldrh	r3, [r3, #0]
 800fb8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fb8e:	d101      	bne.n	800fb94 <chk_lock+0xa4>
 800fb90:	2310      	movs	r3, #16
 800fb92:	e000      	b.n	800fb96 <chk_lock+0xa6>
 800fb94:	2300      	movs	r3, #0
}
 800fb96:	4618      	mov	r0, r3
 800fb98:	3714      	adds	r7, #20
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba0:	4770      	bx	lr
 800fba2:	bf00      	nop
 800fba4:	200007d0 	.word	0x200007d0

0800fba8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800fba8:	b480      	push	{r7}
 800fbaa:	b083      	sub	sp, #12
 800fbac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fbae:	2300      	movs	r3, #0
 800fbb0:	607b      	str	r3, [r7, #4]
 800fbb2:	e002      	b.n	800fbba <enq_lock+0x12>
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	3301      	adds	r3, #1
 800fbb8:	607b      	str	r3, [r7, #4]
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	2b01      	cmp	r3, #1
 800fbbe:	d806      	bhi.n	800fbce <enq_lock+0x26>
 800fbc0:	4a09      	ldr	r2, [pc, #36]	; (800fbe8 <enq_lock+0x40>)
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	011b      	lsls	r3, r3, #4
 800fbc6:	4413      	add	r3, r2
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d1f2      	bne.n	800fbb4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	2b02      	cmp	r3, #2
 800fbd2:	bf14      	ite	ne
 800fbd4:	2301      	movne	r3, #1
 800fbd6:	2300      	moveq	r3, #0
 800fbd8:	b2db      	uxtb	r3, r3
}
 800fbda:	4618      	mov	r0, r3
 800fbdc:	370c      	adds	r7, #12
 800fbde:	46bd      	mov	sp, r7
 800fbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbe4:	4770      	bx	lr
 800fbe6:	bf00      	nop
 800fbe8:	200007d0 	.word	0x200007d0

0800fbec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800fbec:	b480      	push	{r7}
 800fbee:	b085      	sub	sp, #20
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
 800fbf4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fbf6:	2300      	movs	r3, #0
 800fbf8:	60fb      	str	r3, [r7, #12]
 800fbfa:	e01f      	b.n	800fc3c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800fbfc:	4a41      	ldr	r2, [pc, #260]	; (800fd04 <inc_lock+0x118>)
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	011b      	lsls	r3, r3, #4
 800fc02:	4413      	add	r3, r2
 800fc04:	681a      	ldr	r2, [r3, #0]
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	681b      	ldr	r3, [r3, #0]
 800fc0a:	429a      	cmp	r2, r3
 800fc0c:	d113      	bne.n	800fc36 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800fc0e:	4a3d      	ldr	r2, [pc, #244]	; (800fd04 <inc_lock+0x118>)
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	011b      	lsls	r3, r3, #4
 800fc14:	4413      	add	r3, r2
 800fc16:	3304      	adds	r3, #4
 800fc18:	681a      	ldr	r2, [r3, #0]
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800fc1e:	429a      	cmp	r2, r3
 800fc20:	d109      	bne.n	800fc36 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800fc22:	4a38      	ldr	r2, [pc, #224]	; (800fd04 <inc_lock+0x118>)
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	011b      	lsls	r3, r3, #4
 800fc28:	4413      	add	r3, r2
 800fc2a:	3308      	adds	r3, #8
 800fc2c:	681a      	ldr	r2, [r3, #0]
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800fc32:	429a      	cmp	r2, r3
 800fc34:	d006      	beq.n	800fc44 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800fc36:	68fb      	ldr	r3, [r7, #12]
 800fc38:	3301      	adds	r3, #1
 800fc3a:	60fb      	str	r3, [r7, #12]
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	2b01      	cmp	r3, #1
 800fc40:	d9dc      	bls.n	800fbfc <inc_lock+0x10>
 800fc42:	e000      	b.n	800fc46 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800fc44:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	2b02      	cmp	r3, #2
 800fc4a:	d132      	bne.n	800fcb2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	60fb      	str	r3, [r7, #12]
 800fc50:	e002      	b.n	800fc58 <inc_lock+0x6c>
 800fc52:	68fb      	ldr	r3, [r7, #12]
 800fc54:	3301      	adds	r3, #1
 800fc56:	60fb      	str	r3, [r7, #12]
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	2b01      	cmp	r3, #1
 800fc5c:	d806      	bhi.n	800fc6c <inc_lock+0x80>
 800fc5e:	4a29      	ldr	r2, [pc, #164]	; (800fd04 <inc_lock+0x118>)
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	011b      	lsls	r3, r3, #4
 800fc64:	4413      	add	r3, r2
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d1f2      	bne.n	800fc52 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2b02      	cmp	r3, #2
 800fc70:	d101      	bne.n	800fc76 <inc_lock+0x8a>
 800fc72:	2300      	movs	r3, #0
 800fc74:	e040      	b.n	800fcf8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	681a      	ldr	r2, [r3, #0]
 800fc7a:	4922      	ldr	r1, [pc, #136]	; (800fd04 <inc_lock+0x118>)
 800fc7c:	68fb      	ldr	r3, [r7, #12]
 800fc7e:	011b      	lsls	r3, r3, #4
 800fc80:	440b      	add	r3, r1
 800fc82:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	689a      	ldr	r2, [r3, #8]
 800fc88:	491e      	ldr	r1, [pc, #120]	; (800fd04 <inc_lock+0x118>)
 800fc8a:	68fb      	ldr	r3, [r7, #12]
 800fc8c:	011b      	lsls	r3, r3, #4
 800fc8e:	440b      	add	r3, r1
 800fc90:	3304      	adds	r3, #4
 800fc92:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	695a      	ldr	r2, [r3, #20]
 800fc98:	491a      	ldr	r1, [pc, #104]	; (800fd04 <inc_lock+0x118>)
 800fc9a:	68fb      	ldr	r3, [r7, #12]
 800fc9c:	011b      	lsls	r3, r3, #4
 800fc9e:	440b      	add	r3, r1
 800fca0:	3308      	adds	r3, #8
 800fca2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800fca4:	4a17      	ldr	r2, [pc, #92]	; (800fd04 <inc_lock+0x118>)
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	011b      	lsls	r3, r3, #4
 800fcaa:	4413      	add	r3, r2
 800fcac:	330c      	adds	r3, #12
 800fcae:	2200      	movs	r2, #0
 800fcb0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800fcb2:	683b      	ldr	r3, [r7, #0]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d009      	beq.n	800fccc <inc_lock+0xe0>
 800fcb8:	4a12      	ldr	r2, [pc, #72]	; (800fd04 <inc_lock+0x118>)
 800fcba:	68fb      	ldr	r3, [r7, #12]
 800fcbc:	011b      	lsls	r3, r3, #4
 800fcbe:	4413      	add	r3, r2
 800fcc0:	330c      	adds	r3, #12
 800fcc2:	881b      	ldrh	r3, [r3, #0]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d001      	beq.n	800fccc <inc_lock+0xe0>
 800fcc8:	2300      	movs	r3, #0
 800fcca:	e015      	b.n	800fcf8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800fccc:	683b      	ldr	r3, [r7, #0]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d108      	bne.n	800fce4 <inc_lock+0xf8>
 800fcd2:	4a0c      	ldr	r2, [pc, #48]	; (800fd04 <inc_lock+0x118>)
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	011b      	lsls	r3, r3, #4
 800fcd8:	4413      	add	r3, r2
 800fcda:	330c      	adds	r3, #12
 800fcdc:	881b      	ldrh	r3, [r3, #0]
 800fcde:	3301      	adds	r3, #1
 800fce0:	b29a      	uxth	r2, r3
 800fce2:	e001      	b.n	800fce8 <inc_lock+0xfc>
 800fce4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800fce8:	4906      	ldr	r1, [pc, #24]	; (800fd04 <inc_lock+0x118>)
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	011b      	lsls	r3, r3, #4
 800fcee:	440b      	add	r3, r1
 800fcf0:	330c      	adds	r3, #12
 800fcf2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	3301      	adds	r3, #1
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3714      	adds	r7, #20
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr
 800fd04:	200007d0 	.word	0x200007d0

0800fd08 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800fd08:	b480      	push	{r7}
 800fd0a:	b085      	sub	sp, #20
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	3b01      	subs	r3, #1
 800fd14:	607b      	str	r3, [r7, #4]
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2b01      	cmp	r3, #1
 800fd1a:	d825      	bhi.n	800fd68 <dec_lock+0x60>
		n = Files[i].ctr;
 800fd1c:	4a17      	ldr	r2, [pc, #92]	; (800fd7c <dec_lock+0x74>)
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	011b      	lsls	r3, r3, #4
 800fd22:	4413      	add	r3, r2
 800fd24:	330c      	adds	r3, #12
 800fd26:	881b      	ldrh	r3, [r3, #0]
 800fd28:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800fd2a:	89fb      	ldrh	r3, [r7, #14]
 800fd2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fd30:	d101      	bne.n	800fd36 <dec_lock+0x2e>
 800fd32:	2300      	movs	r3, #0
 800fd34:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800fd36:	89fb      	ldrh	r3, [r7, #14]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d002      	beq.n	800fd42 <dec_lock+0x3a>
 800fd3c:	89fb      	ldrh	r3, [r7, #14]
 800fd3e:	3b01      	subs	r3, #1
 800fd40:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800fd42:	4a0e      	ldr	r2, [pc, #56]	; (800fd7c <dec_lock+0x74>)
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	011b      	lsls	r3, r3, #4
 800fd48:	4413      	add	r3, r2
 800fd4a:	330c      	adds	r3, #12
 800fd4c:	89fa      	ldrh	r2, [r7, #14]
 800fd4e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800fd50:	89fb      	ldrh	r3, [r7, #14]
 800fd52:	2b00      	cmp	r3, #0
 800fd54:	d105      	bne.n	800fd62 <dec_lock+0x5a>
 800fd56:	4a09      	ldr	r2, [pc, #36]	; (800fd7c <dec_lock+0x74>)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	011b      	lsls	r3, r3, #4
 800fd5c:	4413      	add	r3, r2
 800fd5e:	2200      	movs	r2, #0
 800fd60:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800fd62:	2300      	movs	r3, #0
 800fd64:	737b      	strb	r3, [r7, #13]
 800fd66:	e001      	b.n	800fd6c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800fd68:	2302      	movs	r3, #2
 800fd6a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800fd6c:	7b7b      	ldrb	r3, [r7, #13]
}
 800fd6e:	4618      	mov	r0, r3
 800fd70:	3714      	adds	r7, #20
 800fd72:	46bd      	mov	sp, r7
 800fd74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd78:	4770      	bx	lr
 800fd7a:	bf00      	nop
 800fd7c:	200007d0 	.word	0x200007d0

0800fd80 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800fd80:	b480      	push	{r7}
 800fd82:	b085      	sub	sp, #20
 800fd84:	af00      	add	r7, sp, #0
 800fd86:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800fd88:	2300      	movs	r3, #0
 800fd8a:	60fb      	str	r3, [r7, #12]
 800fd8c:	e010      	b.n	800fdb0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800fd8e:	4a0d      	ldr	r2, [pc, #52]	; (800fdc4 <clear_lock+0x44>)
 800fd90:	68fb      	ldr	r3, [r7, #12]
 800fd92:	011b      	lsls	r3, r3, #4
 800fd94:	4413      	add	r3, r2
 800fd96:	681b      	ldr	r3, [r3, #0]
 800fd98:	687a      	ldr	r2, [r7, #4]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	d105      	bne.n	800fdaa <clear_lock+0x2a>
 800fd9e:	4a09      	ldr	r2, [pc, #36]	; (800fdc4 <clear_lock+0x44>)
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	011b      	lsls	r3, r3, #4
 800fda4:	4413      	add	r3, r2
 800fda6:	2200      	movs	r2, #0
 800fda8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800fdaa:	68fb      	ldr	r3, [r7, #12]
 800fdac:	3301      	adds	r3, #1
 800fdae:	60fb      	str	r3, [r7, #12]
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	2b01      	cmp	r3, #1
 800fdb4:	d9eb      	bls.n	800fd8e <clear_lock+0xe>
	}
}
 800fdb6:	bf00      	nop
 800fdb8:	bf00      	nop
 800fdba:	3714      	adds	r7, #20
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdc2:	4770      	bx	lr
 800fdc4:	200007d0 	.word	0x200007d0

0800fdc8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b086      	sub	sp, #24
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	78db      	ldrb	r3, [r3, #3]
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d034      	beq.n	800fe46 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fde0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	7858      	ldrb	r0, [r3, #1]
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fdec:	2301      	movs	r3, #1
 800fdee:	697a      	ldr	r2, [r7, #20]
 800fdf0:	f7ff fd0e 	bl	800f810 <disk_write>
 800fdf4:	4603      	mov	r3, r0
 800fdf6:	2b00      	cmp	r3, #0
 800fdf8:	d002      	beq.n	800fe00 <sync_window+0x38>
			res = FR_DISK_ERR;
 800fdfa:	2301      	movs	r3, #1
 800fdfc:	73fb      	strb	r3, [r7, #15]
 800fdfe:	e022      	b.n	800fe46 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2200      	movs	r2, #0
 800fe04:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fe0a:	697a      	ldr	r2, [r7, #20]
 800fe0c:	1ad2      	subs	r2, r2, r3
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	69db      	ldr	r3, [r3, #28]
 800fe12:	429a      	cmp	r2, r3
 800fe14:	d217      	bcs.n	800fe46 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	789b      	ldrb	r3, [r3, #2]
 800fe1a:	613b      	str	r3, [r7, #16]
 800fe1c:	e010      	b.n	800fe40 <sync_window+0x78>
					wsect += fs->fsize;
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	69db      	ldr	r3, [r3, #28]
 800fe22:	697a      	ldr	r2, [r7, #20]
 800fe24:	4413      	add	r3, r2
 800fe26:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	7858      	ldrb	r0, [r3, #1]
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fe32:	2301      	movs	r3, #1
 800fe34:	697a      	ldr	r2, [r7, #20]
 800fe36:	f7ff fceb 	bl	800f810 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800fe3a:	693b      	ldr	r3, [r7, #16]
 800fe3c:	3b01      	subs	r3, #1
 800fe3e:	613b      	str	r3, [r7, #16]
 800fe40:	693b      	ldr	r3, [r7, #16]
 800fe42:	2b01      	cmp	r3, #1
 800fe44:	d8eb      	bhi.n	800fe1e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800fe46:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe48:	4618      	mov	r0, r3
 800fe4a:	3718      	adds	r7, #24
 800fe4c:	46bd      	mov	sp, r7
 800fe4e:	bd80      	pop	{r7, pc}

0800fe50 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800fe50:	b580      	push	{r7, lr}
 800fe52:	b084      	sub	sp, #16
 800fe54:	af00      	add	r7, sp, #0
 800fe56:	6078      	str	r0, [r7, #4]
 800fe58:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe62:	683a      	ldr	r2, [r7, #0]
 800fe64:	429a      	cmp	r2, r3
 800fe66:	d01b      	beq.n	800fea0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800fe68:	6878      	ldr	r0, [r7, #4]
 800fe6a:	f7ff ffad 	bl	800fdc8 <sync_window>
 800fe6e:	4603      	mov	r3, r0
 800fe70:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800fe72:	7bfb      	ldrb	r3, [r7, #15]
 800fe74:	2b00      	cmp	r3, #0
 800fe76:	d113      	bne.n	800fea0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	7858      	ldrb	r0, [r3, #1]
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fe82:	2301      	movs	r3, #1
 800fe84:	683a      	ldr	r2, [r7, #0]
 800fe86:	f7ff fca3 	bl	800f7d0 <disk_read>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	d004      	beq.n	800fe9a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800fe90:	f04f 33ff 	mov.w	r3, #4294967295
 800fe94:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800fe96:	2301      	movs	r3, #1
 800fe98:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	683a      	ldr	r2, [r7, #0]
 800fe9e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800fea0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fea2:	4618      	mov	r0, r3
 800fea4:	3710      	adds	r7, #16
 800fea6:	46bd      	mov	sp, r7
 800fea8:	bd80      	pop	{r7, pc}
	...

0800feac <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800feac:	b580      	push	{r7, lr}
 800feae:	b084      	sub	sp, #16
 800feb0:	af00      	add	r7, sp, #0
 800feb2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800feb4:	6878      	ldr	r0, [r7, #4]
 800feb6:	f7ff ff87 	bl	800fdc8 <sync_window>
 800feba:	4603      	mov	r3, r0
 800febc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800febe:	7bfb      	ldrb	r3, [r7, #15]
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	d158      	bne.n	800ff76 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	781b      	ldrb	r3, [r3, #0]
 800fec8:	2b03      	cmp	r3, #3
 800feca:	d148      	bne.n	800ff5e <sync_fs+0xb2>
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	791b      	ldrb	r3, [r3, #4]
 800fed0:	2b01      	cmp	r3, #1
 800fed2:	d144      	bne.n	800ff5e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800fed4:	687b      	ldr	r3, [r7, #4]
 800fed6:	3334      	adds	r3, #52	; 0x34
 800fed8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fedc:	2100      	movs	r1, #0
 800fede:	4618      	mov	r0, r3
 800fee0:	f7ff fd77 	bl	800f9d2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	3334      	adds	r3, #52	; 0x34
 800fee8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800feec:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fef0:	4618      	mov	r0, r3
 800fef2:	f7ff fd06 	bl	800f902 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	3334      	adds	r3, #52	; 0x34
 800fefa:	4921      	ldr	r1, [pc, #132]	; (800ff80 <sync_fs+0xd4>)
 800fefc:	4618      	mov	r0, r3
 800fefe:	f7ff fd1b 	bl	800f938 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	3334      	adds	r3, #52	; 0x34
 800ff06:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ff0a:	491e      	ldr	r1, [pc, #120]	; (800ff84 <sync_fs+0xd8>)
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f7ff fd13 	bl	800f938 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	3334      	adds	r3, #52	; 0x34
 800ff16:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	695b      	ldr	r3, [r3, #20]
 800ff1e:	4619      	mov	r1, r3
 800ff20:	4610      	mov	r0, r2
 800ff22:	f7ff fd09 	bl	800f938 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	3334      	adds	r3, #52	; 0x34
 800ff2a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	691b      	ldr	r3, [r3, #16]
 800ff32:	4619      	mov	r1, r3
 800ff34:	4610      	mov	r0, r2
 800ff36:	f7ff fcff 	bl	800f938 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	6a1b      	ldr	r3, [r3, #32]
 800ff3e:	1c5a      	adds	r2, r3, #1
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	7858      	ldrb	r0, [r3, #1]
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff52:	2301      	movs	r3, #1
 800ff54:	f7ff fc5c 	bl	800f810 <disk_write>
			fs->fsi_flag = 0;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	785b      	ldrb	r3, [r3, #1]
 800ff62:	2200      	movs	r2, #0
 800ff64:	2100      	movs	r1, #0
 800ff66:	4618      	mov	r0, r3
 800ff68:	f7ff fc72 	bl	800f850 <disk_ioctl>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	2b00      	cmp	r3, #0
 800ff70:	d001      	beq.n	800ff76 <sync_fs+0xca>
 800ff72:	2301      	movs	r3, #1
 800ff74:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800ff76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff78:	4618      	mov	r0, r3
 800ff7a:	3710      	adds	r7, #16
 800ff7c:	46bd      	mov	sp, r7
 800ff7e:	bd80      	pop	{r7, pc}
 800ff80:	41615252 	.word	0x41615252
 800ff84:	61417272 	.word	0x61417272

0800ff88 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800ff88:	b480      	push	{r7}
 800ff8a:	b083      	sub	sp, #12
 800ff8c:	af00      	add	r7, sp, #0
 800ff8e:	6078      	str	r0, [r7, #4]
 800ff90:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	3b02      	subs	r3, #2
 800ff96:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	699b      	ldr	r3, [r3, #24]
 800ff9c:	3b02      	subs	r3, #2
 800ff9e:	683a      	ldr	r2, [r7, #0]
 800ffa0:	429a      	cmp	r2, r3
 800ffa2:	d301      	bcc.n	800ffa8 <clust2sect+0x20>
 800ffa4:	2300      	movs	r3, #0
 800ffa6:	e008      	b.n	800ffba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	895b      	ldrh	r3, [r3, #10]
 800ffac:	461a      	mov	r2, r3
 800ffae:	683b      	ldr	r3, [r7, #0]
 800ffb0:	fb03 f202 	mul.w	r2, r3, r2
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ffb8:	4413      	add	r3, r2
}
 800ffba:	4618      	mov	r0, r3
 800ffbc:	370c      	adds	r7, #12
 800ffbe:	46bd      	mov	sp, r7
 800ffc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc4:	4770      	bx	lr

0800ffc6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800ffc6:	b580      	push	{r7, lr}
 800ffc8:	b086      	sub	sp, #24
 800ffca:	af00      	add	r7, sp, #0
 800ffcc:	6078      	str	r0, [r7, #4]
 800ffce:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800ffd6:	683b      	ldr	r3, [r7, #0]
 800ffd8:	2b01      	cmp	r3, #1
 800ffda:	d904      	bls.n	800ffe6 <get_fat+0x20>
 800ffdc:	693b      	ldr	r3, [r7, #16]
 800ffde:	699b      	ldr	r3, [r3, #24]
 800ffe0:	683a      	ldr	r2, [r7, #0]
 800ffe2:	429a      	cmp	r2, r3
 800ffe4:	d302      	bcc.n	800ffec <get_fat+0x26>
		val = 1;	/* Internal error */
 800ffe6:	2301      	movs	r3, #1
 800ffe8:	617b      	str	r3, [r7, #20]
 800ffea:	e08f      	b.n	801010c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800ffec:	f04f 33ff 	mov.w	r3, #4294967295
 800fff0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800fff2:	693b      	ldr	r3, [r7, #16]
 800fff4:	781b      	ldrb	r3, [r3, #0]
 800fff6:	2b03      	cmp	r3, #3
 800fff8:	d062      	beq.n	80100c0 <get_fat+0xfa>
 800fffa:	2b03      	cmp	r3, #3
 800fffc:	dc7c      	bgt.n	80100f8 <get_fat+0x132>
 800fffe:	2b01      	cmp	r3, #1
 8010000:	d002      	beq.n	8010008 <get_fat+0x42>
 8010002:	2b02      	cmp	r3, #2
 8010004:	d042      	beq.n	801008c <get_fat+0xc6>
 8010006:	e077      	b.n	80100f8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010008:	683b      	ldr	r3, [r7, #0]
 801000a:	60fb      	str	r3, [r7, #12]
 801000c:	68fb      	ldr	r3, [r7, #12]
 801000e:	085b      	lsrs	r3, r3, #1
 8010010:	68fa      	ldr	r2, [r7, #12]
 8010012:	4413      	add	r3, r2
 8010014:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010016:	693b      	ldr	r3, [r7, #16]
 8010018:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	0a5b      	lsrs	r3, r3, #9
 801001e:	4413      	add	r3, r2
 8010020:	4619      	mov	r1, r3
 8010022:	6938      	ldr	r0, [r7, #16]
 8010024:	f7ff ff14 	bl	800fe50 <move_window>
 8010028:	4603      	mov	r3, r0
 801002a:	2b00      	cmp	r3, #0
 801002c:	d167      	bne.n	80100fe <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	1c5a      	adds	r2, r3, #1
 8010032:	60fa      	str	r2, [r7, #12]
 8010034:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010038:	693a      	ldr	r2, [r7, #16]
 801003a:	4413      	add	r3, r2
 801003c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010040:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010042:	693b      	ldr	r3, [r7, #16]
 8010044:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010046:	68fb      	ldr	r3, [r7, #12]
 8010048:	0a5b      	lsrs	r3, r3, #9
 801004a:	4413      	add	r3, r2
 801004c:	4619      	mov	r1, r3
 801004e:	6938      	ldr	r0, [r7, #16]
 8010050:	f7ff fefe 	bl	800fe50 <move_window>
 8010054:	4603      	mov	r3, r0
 8010056:	2b00      	cmp	r3, #0
 8010058:	d153      	bne.n	8010102 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 801005a:	68fb      	ldr	r3, [r7, #12]
 801005c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010060:	693a      	ldr	r2, [r7, #16]
 8010062:	4413      	add	r3, r2
 8010064:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010068:	021b      	lsls	r3, r3, #8
 801006a:	461a      	mov	r2, r3
 801006c:	68bb      	ldr	r3, [r7, #8]
 801006e:	4313      	orrs	r3, r2
 8010070:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8010072:	683b      	ldr	r3, [r7, #0]
 8010074:	f003 0301 	and.w	r3, r3, #1
 8010078:	2b00      	cmp	r3, #0
 801007a:	d002      	beq.n	8010082 <get_fat+0xbc>
 801007c:	68bb      	ldr	r3, [r7, #8]
 801007e:	091b      	lsrs	r3, r3, #4
 8010080:	e002      	b.n	8010088 <get_fat+0xc2>
 8010082:	68bb      	ldr	r3, [r7, #8]
 8010084:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010088:	617b      	str	r3, [r7, #20]
			break;
 801008a:	e03f      	b.n	801010c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 801008c:	693b      	ldr	r3, [r7, #16]
 801008e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	0a1b      	lsrs	r3, r3, #8
 8010094:	4413      	add	r3, r2
 8010096:	4619      	mov	r1, r3
 8010098:	6938      	ldr	r0, [r7, #16]
 801009a:	f7ff fed9 	bl	800fe50 <move_window>
 801009e:	4603      	mov	r3, r0
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d130      	bne.n	8010106 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80100a4:	693b      	ldr	r3, [r7, #16]
 80100a6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80100aa:	683b      	ldr	r3, [r7, #0]
 80100ac:	005b      	lsls	r3, r3, #1
 80100ae:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80100b2:	4413      	add	r3, r2
 80100b4:	4618      	mov	r0, r3
 80100b6:	f7ff fbe9 	bl	800f88c <ld_word>
 80100ba:	4603      	mov	r3, r0
 80100bc:	617b      	str	r3, [r7, #20]
			break;
 80100be:	e025      	b.n	801010c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80100c0:	693b      	ldr	r3, [r7, #16]
 80100c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80100c4:	683b      	ldr	r3, [r7, #0]
 80100c6:	09db      	lsrs	r3, r3, #7
 80100c8:	4413      	add	r3, r2
 80100ca:	4619      	mov	r1, r3
 80100cc:	6938      	ldr	r0, [r7, #16]
 80100ce:	f7ff febf 	bl	800fe50 <move_window>
 80100d2:	4603      	mov	r3, r0
 80100d4:	2b00      	cmp	r3, #0
 80100d6:	d118      	bne.n	801010a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80100d8:	693b      	ldr	r3, [r7, #16]
 80100da:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80100de:	683b      	ldr	r3, [r7, #0]
 80100e0:	009b      	lsls	r3, r3, #2
 80100e2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80100e6:	4413      	add	r3, r2
 80100e8:	4618      	mov	r0, r3
 80100ea:	f7ff fbe7 	bl	800f8bc <ld_dword>
 80100ee:	4603      	mov	r3, r0
 80100f0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80100f4:	617b      	str	r3, [r7, #20]
			break;
 80100f6:	e009      	b.n	801010c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80100f8:	2301      	movs	r3, #1
 80100fa:	617b      	str	r3, [r7, #20]
 80100fc:	e006      	b.n	801010c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80100fe:	bf00      	nop
 8010100:	e004      	b.n	801010c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010102:	bf00      	nop
 8010104:	e002      	b.n	801010c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8010106:	bf00      	nop
 8010108:	e000      	b.n	801010c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801010a:	bf00      	nop
		}
	}

	return val;
 801010c:	697b      	ldr	r3, [r7, #20]
}
 801010e:	4618      	mov	r0, r3
 8010110:	3718      	adds	r7, #24
 8010112:	46bd      	mov	sp, r7
 8010114:	bd80      	pop	{r7, pc}

08010116 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8010116:	b590      	push	{r4, r7, lr}
 8010118:	b089      	sub	sp, #36	; 0x24
 801011a:	af00      	add	r7, sp, #0
 801011c:	60f8      	str	r0, [r7, #12]
 801011e:	60b9      	str	r1, [r7, #8]
 8010120:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8010122:	2302      	movs	r3, #2
 8010124:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8010126:	68bb      	ldr	r3, [r7, #8]
 8010128:	2b01      	cmp	r3, #1
 801012a:	f240 80d2 	bls.w	80102d2 <put_fat+0x1bc>
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	699b      	ldr	r3, [r3, #24]
 8010132:	68ba      	ldr	r2, [r7, #8]
 8010134:	429a      	cmp	r2, r3
 8010136:	f080 80cc 	bcs.w	80102d2 <put_fat+0x1bc>
		switch (fs->fs_type) {
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	781b      	ldrb	r3, [r3, #0]
 801013e:	2b03      	cmp	r3, #3
 8010140:	f000 8096 	beq.w	8010270 <put_fat+0x15a>
 8010144:	2b03      	cmp	r3, #3
 8010146:	f300 80cd 	bgt.w	80102e4 <put_fat+0x1ce>
 801014a:	2b01      	cmp	r3, #1
 801014c:	d002      	beq.n	8010154 <put_fat+0x3e>
 801014e:	2b02      	cmp	r3, #2
 8010150:	d06e      	beq.n	8010230 <put_fat+0x11a>
 8010152:	e0c7      	b.n	80102e4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8010154:	68bb      	ldr	r3, [r7, #8]
 8010156:	61bb      	str	r3, [r7, #24]
 8010158:	69bb      	ldr	r3, [r7, #24]
 801015a:	085b      	lsrs	r3, r3, #1
 801015c:	69ba      	ldr	r2, [r7, #24]
 801015e:	4413      	add	r3, r2
 8010160:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010166:	69bb      	ldr	r3, [r7, #24]
 8010168:	0a5b      	lsrs	r3, r3, #9
 801016a:	4413      	add	r3, r2
 801016c:	4619      	mov	r1, r3
 801016e:	68f8      	ldr	r0, [r7, #12]
 8010170:	f7ff fe6e 	bl	800fe50 <move_window>
 8010174:	4603      	mov	r3, r0
 8010176:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010178:	7ffb      	ldrb	r3, [r7, #31]
 801017a:	2b00      	cmp	r3, #0
 801017c:	f040 80ab 	bne.w	80102d6 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010186:	69bb      	ldr	r3, [r7, #24]
 8010188:	1c59      	adds	r1, r3, #1
 801018a:	61b9      	str	r1, [r7, #24]
 801018c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010190:	4413      	add	r3, r2
 8010192:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8010194:	68bb      	ldr	r3, [r7, #8]
 8010196:	f003 0301 	and.w	r3, r3, #1
 801019a:	2b00      	cmp	r3, #0
 801019c:	d00d      	beq.n	80101ba <put_fat+0xa4>
 801019e:	697b      	ldr	r3, [r7, #20]
 80101a0:	781b      	ldrb	r3, [r3, #0]
 80101a2:	b25b      	sxtb	r3, r3
 80101a4:	f003 030f 	and.w	r3, r3, #15
 80101a8:	b25a      	sxtb	r2, r3
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	b2db      	uxtb	r3, r3
 80101ae:	011b      	lsls	r3, r3, #4
 80101b0:	b25b      	sxtb	r3, r3
 80101b2:	4313      	orrs	r3, r2
 80101b4:	b25b      	sxtb	r3, r3
 80101b6:	b2db      	uxtb	r3, r3
 80101b8:	e001      	b.n	80101be <put_fat+0xa8>
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	b2db      	uxtb	r3, r3
 80101be:	697a      	ldr	r2, [r7, #20]
 80101c0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	2201      	movs	r2, #1
 80101c6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80101cc:	69bb      	ldr	r3, [r7, #24]
 80101ce:	0a5b      	lsrs	r3, r3, #9
 80101d0:	4413      	add	r3, r2
 80101d2:	4619      	mov	r1, r3
 80101d4:	68f8      	ldr	r0, [r7, #12]
 80101d6:	f7ff fe3b 	bl	800fe50 <move_window>
 80101da:	4603      	mov	r3, r0
 80101dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80101de:	7ffb      	ldrb	r3, [r7, #31]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d17a      	bne.n	80102da <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80101ea:	69bb      	ldr	r3, [r7, #24]
 80101ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80101f0:	4413      	add	r3, r2
 80101f2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80101f4:	68bb      	ldr	r3, [r7, #8]
 80101f6:	f003 0301 	and.w	r3, r3, #1
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d003      	beq.n	8010206 <put_fat+0xf0>
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	091b      	lsrs	r3, r3, #4
 8010202:	b2db      	uxtb	r3, r3
 8010204:	e00e      	b.n	8010224 <put_fat+0x10e>
 8010206:	697b      	ldr	r3, [r7, #20]
 8010208:	781b      	ldrb	r3, [r3, #0]
 801020a:	b25b      	sxtb	r3, r3
 801020c:	f023 030f 	bic.w	r3, r3, #15
 8010210:	b25a      	sxtb	r2, r3
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	0a1b      	lsrs	r3, r3, #8
 8010216:	b25b      	sxtb	r3, r3
 8010218:	f003 030f 	and.w	r3, r3, #15
 801021c:	b25b      	sxtb	r3, r3
 801021e:	4313      	orrs	r3, r2
 8010220:	b25b      	sxtb	r3, r3
 8010222:	b2db      	uxtb	r3, r3
 8010224:	697a      	ldr	r2, [r7, #20]
 8010226:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	2201      	movs	r2, #1
 801022c:	70da      	strb	r2, [r3, #3]
			break;
 801022e:	e059      	b.n	80102e4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010234:	68bb      	ldr	r3, [r7, #8]
 8010236:	0a1b      	lsrs	r3, r3, #8
 8010238:	4413      	add	r3, r2
 801023a:	4619      	mov	r1, r3
 801023c:	68f8      	ldr	r0, [r7, #12]
 801023e:	f7ff fe07 	bl	800fe50 <move_window>
 8010242:	4603      	mov	r3, r0
 8010244:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010246:	7ffb      	ldrb	r3, [r7, #31]
 8010248:	2b00      	cmp	r3, #0
 801024a:	d148      	bne.n	80102de <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 801024c:	68fb      	ldr	r3, [r7, #12]
 801024e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010252:	68bb      	ldr	r3, [r7, #8]
 8010254:	005b      	lsls	r3, r3, #1
 8010256:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801025a:	4413      	add	r3, r2
 801025c:	687a      	ldr	r2, [r7, #4]
 801025e:	b292      	uxth	r2, r2
 8010260:	4611      	mov	r1, r2
 8010262:	4618      	mov	r0, r3
 8010264:	f7ff fb4d 	bl	800f902 <st_word>
			fs->wflag = 1;
 8010268:	68fb      	ldr	r3, [r7, #12]
 801026a:	2201      	movs	r2, #1
 801026c:	70da      	strb	r2, [r3, #3]
			break;
 801026e:	e039      	b.n	80102e4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010274:	68bb      	ldr	r3, [r7, #8]
 8010276:	09db      	lsrs	r3, r3, #7
 8010278:	4413      	add	r3, r2
 801027a:	4619      	mov	r1, r3
 801027c:	68f8      	ldr	r0, [r7, #12]
 801027e:	f7ff fde7 	bl	800fe50 <move_window>
 8010282:	4603      	mov	r3, r0
 8010284:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8010286:	7ffb      	ldrb	r3, [r7, #31]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d12a      	bne.n	80102e2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010298:	68bb      	ldr	r3, [r7, #8]
 801029a:	009b      	lsls	r3, r3, #2
 801029c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80102a0:	4413      	add	r3, r2
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7ff fb0a 	bl	800f8bc <ld_dword>
 80102a8:	4603      	mov	r3, r0
 80102aa:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80102ae:	4323      	orrs	r3, r4
 80102b0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80102b2:	68fb      	ldr	r3, [r7, #12]
 80102b4:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80102b8:	68bb      	ldr	r3, [r7, #8]
 80102ba:	009b      	lsls	r3, r3, #2
 80102bc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80102c0:	4413      	add	r3, r2
 80102c2:	6879      	ldr	r1, [r7, #4]
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7ff fb37 	bl	800f938 <st_dword>
			fs->wflag = 1;
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	2201      	movs	r2, #1
 80102ce:	70da      	strb	r2, [r3, #3]
			break;
 80102d0:	e008      	b.n	80102e4 <put_fat+0x1ce>
		}
	}
 80102d2:	bf00      	nop
 80102d4:	e006      	b.n	80102e4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80102d6:	bf00      	nop
 80102d8:	e004      	b.n	80102e4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80102da:	bf00      	nop
 80102dc:	e002      	b.n	80102e4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80102de:	bf00      	nop
 80102e0:	e000      	b.n	80102e4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80102e2:	bf00      	nop
	return res;
 80102e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80102e6:	4618      	mov	r0, r3
 80102e8:	3724      	adds	r7, #36	; 0x24
 80102ea:	46bd      	mov	sp, r7
 80102ec:	bd90      	pop	{r4, r7, pc}

080102ee <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80102ee:	b580      	push	{r7, lr}
 80102f0:	b088      	sub	sp, #32
 80102f2:	af00      	add	r7, sp, #0
 80102f4:	60f8      	str	r0, [r7, #12]
 80102f6:	60b9      	str	r1, [r7, #8]
 80102f8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80102fa:	2300      	movs	r3, #0
 80102fc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80102fe:	68fb      	ldr	r3, [r7, #12]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	2b01      	cmp	r3, #1
 8010308:	d904      	bls.n	8010314 <remove_chain+0x26>
 801030a:	69bb      	ldr	r3, [r7, #24]
 801030c:	699b      	ldr	r3, [r3, #24]
 801030e:	68ba      	ldr	r2, [r7, #8]
 8010310:	429a      	cmp	r2, r3
 8010312:	d301      	bcc.n	8010318 <remove_chain+0x2a>
 8010314:	2302      	movs	r3, #2
 8010316:	e04b      	b.n	80103b0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d00c      	beq.n	8010338 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 801031e:	f04f 32ff 	mov.w	r2, #4294967295
 8010322:	6879      	ldr	r1, [r7, #4]
 8010324:	69b8      	ldr	r0, [r7, #24]
 8010326:	f7ff fef6 	bl	8010116 <put_fat>
 801032a:	4603      	mov	r3, r0
 801032c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 801032e:	7ffb      	ldrb	r3, [r7, #31]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d001      	beq.n	8010338 <remove_chain+0x4a>
 8010334:	7ffb      	ldrb	r3, [r7, #31]
 8010336:	e03b      	b.n	80103b0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8010338:	68b9      	ldr	r1, [r7, #8]
 801033a:	68f8      	ldr	r0, [r7, #12]
 801033c:	f7ff fe43 	bl	800ffc6 <get_fat>
 8010340:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8010342:	697b      	ldr	r3, [r7, #20]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d031      	beq.n	80103ac <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8010348:	697b      	ldr	r3, [r7, #20]
 801034a:	2b01      	cmp	r3, #1
 801034c:	d101      	bne.n	8010352 <remove_chain+0x64>
 801034e:	2302      	movs	r3, #2
 8010350:	e02e      	b.n	80103b0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010358:	d101      	bne.n	801035e <remove_chain+0x70>
 801035a:	2301      	movs	r3, #1
 801035c:	e028      	b.n	80103b0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 801035e:	2200      	movs	r2, #0
 8010360:	68b9      	ldr	r1, [r7, #8]
 8010362:	69b8      	ldr	r0, [r7, #24]
 8010364:	f7ff fed7 	bl	8010116 <put_fat>
 8010368:	4603      	mov	r3, r0
 801036a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 801036c:	7ffb      	ldrb	r3, [r7, #31]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d001      	beq.n	8010376 <remove_chain+0x88>
 8010372:	7ffb      	ldrb	r3, [r7, #31]
 8010374:	e01c      	b.n	80103b0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8010376:	69bb      	ldr	r3, [r7, #24]
 8010378:	695a      	ldr	r2, [r3, #20]
 801037a:	69bb      	ldr	r3, [r7, #24]
 801037c:	699b      	ldr	r3, [r3, #24]
 801037e:	3b02      	subs	r3, #2
 8010380:	429a      	cmp	r2, r3
 8010382:	d20b      	bcs.n	801039c <remove_chain+0xae>
			fs->free_clst++;
 8010384:	69bb      	ldr	r3, [r7, #24]
 8010386:	695b      	ldr	r3, [r3, #20]
 8010388:	1c5a      	adds	r2, r3, #1
 801038a:	69bb      	ldr	r3, [r7, #24]
 801038c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 801038e:	69bb      	ldr	r3, [r7, #24]
 8010390:	791b      	ldrb	r3, [r3, #4]
 8010392:	f043 0301 	orr.w	r3, r3, #1
 8010396:	b2da      	uxtb	r2, r3
 8010398:	69bb      	ldr	r3, [r7, #24]
 801039a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 801039c:	697b      	ldr	r3, [r7, #20]
 801039e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80103a0:	69bb      	ldr	r3, [r7, #24]
 80103a2:	699b      	ldr	r3, [r3, #24]
 80103a4:	68ba      	ldr	r2, [r7, #8]
 80103a6:	429a      	cmp	r2, r3
 80103a8:	d3c6      	bcc.n	8010338 <remove_chain+0x4a>
 80103aa:	e000      	b.n	80103ae <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80103ac:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80103ae:	2300      	movs	r3, #0
}
 80103b0:	4618      	mov	r0, r3
 80103b2:	3720      	adds	r7, #32
 80103b4:	46bd      	mov	sp, r7
 80103b6:	bd80      	pop	{r7, pc}

080103b8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80103b8:	b580      	push	{r7, lr}
 80103ba:	b088      	sub	sp, #32
 80103bc:	af00      	add	r7, sp, #0
 80103be:	6078      	str	r0, [r7, #4]
 80103c0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	681b      	ldr	r3, [r3, #0]
 80103c6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d10d      	bne.n	80103ea <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80103ce:	693b      	ldr	r3, [r7, #16]
 80103d0:	691b      	ldr	r3, [r3, #16]
 80103d2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80103d4:	69bb      	ldr	r3, [r7, #24]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d004      	beq.n	80103e4 <create_chain+0x2c>
 80103da:	693b      	ldr	r3, [r7, #16]
 80103dc:	699b      	ldr	r3, [r3, #24]
 80103de:	69ba      	ldr	r2, [r7, #24]
 80103e0:	429a      	cmp	r2, r3
 80103e2:	d31b      	bcc.n	801041c <create_chain+0x64>
 80103e4:	2301      	movs	r3, #1
 80103e6:	61bb      	str	r3, [r7, #24]
 80103e8:	e018      	b.n	801041c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80103ea:	6839      	ldr	r1, [r7, #0]
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f7ff fdea 	bl	800ffc6 <get_fat>
 80103f2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	2b01      	cmp	r3, #1
 80103f8:	d801      	bhi.n	80103fe <create_chain+0x46>
 80103fa:	2301      	movs	r3, #1
 80103fc:	e070      	b.n	80104e0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010404:	d101      	bne.n	801040a <create_chain+0x52>
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	e06a      	b.n	80104e0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801040a:	693b      	ldr	r3, [r7, #16]
 801040c:	699b      	ldr	r3, [r3, #24]
 801040e:	68fa      	ldr	r2, [r7, #12]
 8010410:	429a      	cmp	r2, r3
 8010412:	d201      	bcs.n	8010418 <create_chain+0x60>
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	e063      	b.n	80104e0 <create_chain+0x128>
		scl = clst;
 8010418:	683b      	ldr	r3, [r7, #0]
 801041a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 801041c:	69bb      	ldr	r3, [r7, #24]
 801041e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010420:	69fb      	ldr	r3, [r7, #28]
 8010422:	3301      	adds	r3, #1
 8010424:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8010426:	693b      	ldr	r3, [r7, #16]
 8010428:	699b      	ldr	r3, [r3, #24]
 801042a:	69fa      	ldr	r2, [r7, #28]
 801042c:	429a      	cmp	r2, r3
 801042e:	d307      	bcc.n	8010440 <create_chain+0x88>
				ncl = 2;
 8010430:	2302      	movs	r3, #2
 8010432:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8010434:	69fa      	ldr	r2, [r7, #28]
 8010436:	69bb      	ldr	r3, [r7, #24]
 8010438:	429a      	cmp	r2, r3
 801043a:	d901      	bls.n	8010440 <create_chain+0x88>
 801043c:	2300      	movs	r3, #0
 801043e:	e04f      	b.n	80104e0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010440:	69f9      	ldr	r1, [r7, #28]
 8010442:	6878      	ldr	r0, [r7, #4]
 8010444:	f7ff fdbf 	bl	800ffc6 <get_fat>
 8010448:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	2b00      	cmp	r3, #0
 801044e:	d00e      	beq.n	801046e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	2b01      	cmp	r3, #1
 8010454:	d003      	beq.n	801045e <create_chain+0xa6>
 8010456:	68fb      	ldr	r3, [r7, #12]
 8010458:	f1b3 3fff 	cmp.w	r3, #4294967295
 801045c:	d101      	bne.n	8010462 <create_chain+0xaa>
 801045e:	68fb      	ldr	r3, [r7, #12]
 8010460:	e03e      	b.n	80104e0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8010462:	69fa      	ldr	r2, [r7, #28]
 8010464:	69bb      	ldr	r3, [r7, #24]
 8010466:	429a      	cmp	r2, r3
 8010468:	d1da      	bne.n	8010420 <create_chain+0x68>
 801046a:	2300      	movs	r3, #0
 801046c:	e038      	b.n	80104e0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 801046e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010470:	f04f 32ff 	mov.w	r2, #4294967295
 8010474:	69f9      	ldr	r1, [r7, #28]
 8010476:	6938      	ldr	r0, [r7, #16]
 8010478:	f7ff fe4d 	bl	8010116 <put_fat>
 801047c:	4603      	mov	r3, r0
 801047e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8010480:	7dfb      	ldrb	r3, [r7, #23]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d109      	bne.n	801049a <create_chain+0xe2>
 8010486:	683b      	ldr	r3, [r7, #0]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d006      	beq.n	801049a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 801048c:	69fa      	ldr	r2, [r7, #28]
 801048e:	6839      	ldr	r1, [r7, #0]
 8010490:	6938      	ldr	r0, [r7, #16]
 8010492:	f7ff fe40 	bl	8010116 <put_fat>
 8010496:	4603      	mov	r3, r0
 8010498:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 801049a:	7dfb      	ldrb	r3, [r7, #23]
 801049c:	2b00      	cmp	r3, #0
 801049e:	d116      	bne.n	80104ce <create_chain+0x116>
		fs->last_clst = ncl;
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	69fa      	ldr	r2, [r7, #28]
 80104a4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80104a6:	693b      	ldr	r3, [r7, #16]
 80104a8:	695a      	ldr	r2, [r3, #20]
 80104aa:	693b      	ldr	r3, [r7, #16]
 80104ac:	699b      	ldr	r3, [r3, #24]
 80104ae:	3b02      	subs	r3, #2
 80104b0:	429a      	cmp	r2, r3
 80104b2:	d804      	bhi.n	80104be <create_chain+0x106>
 80104b4:	693b      	ldr	r3, [r7, #16]
 80104b6:	695b      	ldr	r3, [r3, #20]
 80104b8:	1e5a      	subs	r2, r3, #1
 80104ba:	693b      	ldr	r3, [r7, #16]
 80104bc:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 80104be:	693b      	ldr	r3, [r7, #16]
 80104c0:	791b      	ldrb	r3, [r3, #4]
 80104c2:	f043 0301 	orr.w	r3, r3, #1
 80104c6:	b2da      	uxtb	r2, r3
 80104c8:	693b      	ldr	r3, [r7, #16]
 80104ca:	711a      	strb	r2, [r3, #4]
 80104cc:	e007      	b.n	80104de <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80104ce:	7dfb      	ldrb	r3, [r7, #23]
 80104d0:	2b01      	cmp	r3, #1
 80104d2:	d102      	bne.n	80104da <create_chain+0x122>
 80104d4:	f04f 33ff 	mov.w	r3, #4294967295
 80104d8:	e000      	b.n	80104dc <create_chain+0x124>
 80104da:	2301      	movs	r3, #1
 80104dc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80104de:	69fb      	ldr	r3, [r7, #28]
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	3720      	adds	r7, #32
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}

080104e8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80104e8:	b480      	push	{r7}
 80104ea:	b087      	sub	sp, #28
 80104ec:	af00      	add	r7, sp, #0
 80104ee:	6078      	str	r0, [r7, #4]
 80104f0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80104f8:	687b      	ldr	r3, [r7, #4]
 80104fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104fc:	3304      	adds	r3, #4
 80104fe:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010500:	683b      	ldr	r3, [r7, #0]
 8010502:	0a5b      	lsrs	r3, r3, #9
 8010504:	68fa      	ldr	r2, [r7, #12]
 8010506:	8952      	ldrh	r2, [r2, #10]
 8010508:	fbb3 f3f2 	udiv	r3, r3, r2
 801050c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 801050e:	693b      	ldr	r3, [r7, #16]
 8010510:	1d1a      	adds	r2, r3, #4
 8010512:	613a      	str	r2, [r7, #16]
 8010514:	681b      	ldr	r3, [r3, #0]
 8010516:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010518:	68bb      	ldr	r3, [r7, #8]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d101      	bne.n	8010522 <clmt_clust+0x3a>
 801051e:	2300      	movs	r3, #0
 8010520:	e010      	b.n	8010544 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8010522:	697a      	ldr	r2, [r7, #20]
 8010524:	68bb      	ldr	r3, [r7, #8]
 8010526:	429a      	cmp	r2, r3
 8010528:	d307      	bcc.n	801053a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 801052a:	697a      	ldr	r2, [r7, #20]
 801052c:	68bb      	ldr	r3, [r7, #8]
 801052e:	1ad3      	subs	r3, r2, r3
 8010530:	617b      	str	r3, [r7, #20]
 8010532:	693b      	ldr	r3, [r7, #16]
 8010534:	3304      	adds	r3, #4
 8010536:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010538:	e7e9      	b.n	801050e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 801053a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 801053c:	693b      	ldr	r3, [r7, #16]
 801053e:	681a      	ldr	r2, [r3, #0]
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	4413      	add	r3, r2
}
 8010544:	4618      	mov	r0, r3
 8010546:	371c      	adds	r7, #28
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr

08010550 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010550:	b580      	push	{r7, lr}
 8010552:	b086      	sub	sp, #24
 8010554:	af00      	add	r7, sp, #0
 8010556:	6078      	str	r0, [r7, #4]
 8010558:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	681b      	ldr	r3, [r3, #0]
 801055e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8010560:	683b      	ldr	r3, [r7, #0]
 8010562:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010566:	d204      	bcs.n	8010572 <dir_sdi+0x22>
 8010568:	683b      	ldr	r3, [r7, #0]
 801056a:	f003 031f 	and.w	r3, r3, #31
 801056e:	2b00      	cmp	r3, #0
 8010570:	d001      	beq.n	8010576 <dir_sdi+0x26>
		return FR_INT_ERR;
 8010572:	2302      	movs	r3, #2
 8010574:	e063      	b.n	801063e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	683a      	ldr	r2, [r7, #0]
 801057a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	689b      	ldr	r3, [r3, #8]
 8010580:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8010582:	697b      	ldr	r3, [r7, #20]
 8010584:	2b00      	cmp	r3, #0
 8010586:	d106      	bne.n	8010596 <dir_sdi+0x46>
 8010588:	693b      	ldr	r3, [r7, #16]
 801058a:	781b      	ldrb	r3, [r3, #0]
 801058c:	2b02      	cmp	r3, #2
 801058e:	d902      	bls.n	8010596 <dir_sdi+0x46>
		clst = fs->dirbase;
 8010590:	693b      	ldr	r3, [r7, #16]
 8010592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010594:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8010596:	697b      	ldr	r3, [r7, #20]
 8010598:	2b00      	cmp	r3, #0
 801059a:	d10c      	bne.n	80105b6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 801059c:	683b      	ldr	r3, [r7, #0]
 801059e:	095b      	lsrs	r3, r3, #5
 80105a0:	693a      	ldr	r2, [r7, #16]
 80105a2:	8912      	ldrh	r2, [r2, #8]
 80105a4:	4293      	cmp	r3, r2
 80105a6:	d301      	bcc.n	80105ac <dir_sdi+0x5c>
 80105a8:	2302      	movs	r3, #2
 80105aa:	e048      	b.n	801063e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80105ac:	693b      	ldr	r3, [r7, #16]
 80105ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	61da      	str	r2, [r3, #28]
 80105b4:	e029      	b.n	801060a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	895b      	ldrh	r3, [r3, #10]
 80105ba:	025b      	lsls	r3, r3, #9
 80105bc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80105be:	e019      	b.n	80105f4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	6979      	ldr	r1, [r7, #20]
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7ff fcfe 	bl	800ffc6 <get_fat>
 80105ca:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80105cc:	697b      	ldr	r3, [r7, #20]
 80105ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105d2:	d101      	bne.n	80105d8 <dir_sdi+0x88>
 80105d4:	2301      	movs	r3, #1
 80105d6:	e032      	b.n	801063e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80105d8:	697b      	ldr	r3, [r7, #20]
 80105da:	2b01      	cmp	r3, #1
 80105dc:	d904      	bls.n	80105e8 <dir_sdi+0x98>
 80105de:	693b      	ldr	r3, [r7, #16]
 80105e0:	699b      	ldr	r3, [r3, #24]
 80105e2:	697a      	ldr	r2, [r7, #20]
 80105e4:	429a      	cmp	r2, r3
 80105e6:	d301      	bcc.n	80105ec <dir_sdi+0x9c>
 80105e8:	2302      	movs	r3, #2
 80105ea:	e028      	b.n	801063e <dir_sdi+0xee>
			ofs -= csz;
 80105ec:	683a      	ldr	r2, [r7, #0]
 80105ee:	68fb      	ldr	r3, [r7, #12]
 80105f0:	1ad3      	subs	r3, r2, r3
 80105f2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80105f4:	683a      	ldr	r2, [r7, #0]
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	429a      	cmp	r2, r3
 80105fa:	d2e1      	bcs.n	80105c0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80105fc:	6979      	ldr	r1, [r7, #20]
 80105fe:	6938      	ldr	r0, [r7, #16]
 8010600:	f7ff fcc2 	bl	800ff88 <clust2sect>
 8010604:	4602      	mov	r2, r0
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	697a      	ldr	r2, [r7, #20]
 801060e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	69db      	ldr	r3, [r3, #28]
 8010614:	2b00      	cmp	r3, #0
 8010616:	d101      	bne.n	801061c <dir_sdi+0xcc>
 8010618:	2302      	movs	r3, #2
 801061a:	e010      	b.n	801063e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	69da      	ldr	r2, [r3, #28]
 8010620:	683b      	ldr	r3, [r7, #0]
 8010622:	0a5b      	lsrs	r3, r3, #9
 8010624:	441a      	add	r2, r3
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 801062a:	693b      	ldr	r3, [r7, #16]
 801062c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010630:	683b      	ldr	r3, [r7, #0]
 8010632:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010636:	441a      	add	r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801063c:	2300      	movs	r3, #0
}
 801063e:	4618      	mov	r0, r3
 8010640:	3718      	adds	r7, #24
 8010642:	46bd      	mov	sp, r7
 8010644:	bd80      	pop	{r7, pc}

08010646 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010646:	b580      	push	{r7, lr}
 8010648:	b086      	sub	sp, #24
 801064a:	af00      	add	r7, sp, #0
 801064c:	6078      	str	r0, [r7, #4]
 801064e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	695b      	ldr	r3, [r3, #20]
 801065a:	3320      	adds	r3, #32
 801065c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	69db      	ldr	r3, [r3, #28]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d003      	beq.n	801066e <dir_next+0x28>
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801066c:	d301      	bcc.n	8010672 <dir_next+0x2c>
 801066e:	2304      	movs	r3, #4
 8010670:	e0aa      	b.n	80107c8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8010672:	68bb      	ldr	r3, [r7, #8]
 8010674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010678:	2b00      	cmp	r3, #0
 801067a:	f040 8098 	bne.w	80107ae <dir_next+0x168>
		dp->sect++;				/* Next sector */
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	69db      	ldr	r3, [r3, #28]
 8010682:	1c5a      	adds	r2, r3, #1
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	699b      	ldr	r3, [r3, #24]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d10b      	bne.n	80106a8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8010690:	68bb      	ldr	r3, [r7, #8]
 8010692:	095b      	lsrs	r3, r3, #5
 8010694:	68fa      	ldr	r2, [r7, #12]
 8010696:	8912      	ldrh	r2, [r2, #8]
 8010698:	4293      	cmp	r3, r2
 801069a:	f0c0 8088 	bcc.w	80107ae <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	2200      	movs	r2, #0
 80106a2:	61da      	str	r2, [r3, #28]
 80106a4:	2304      	movs	r3, #4
 80106a6:	e08f      	b.n	80107c8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	0a5b      	lsrs	r3, r3, #9
 80106ac:	68fa      	ldr	r2, [r7, #12]
 80106ae:	8952      	ldrh	r2, [r2, #10]
 80106b0:	3a01      	subs	r2, #1
 80106b2:	4013      	ands	r3, r2
 80106b4:	2b00      	cmp	r3, #0
 80106b6:	d17a      	bne.n	80107ae <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80106b8:	687a      	ldr	r2, [r7, #4]
 80106ba:	687b      	ldr	r3, [r7, #4]
 80106bc:	699b      	ldr	r3, [r3, #24]
 80106be:	4619      	mov	r1, r3
 80106c0:	4610      	mov	r0, r2
 80106c2:	f7ff fc80 	bl	800ffc6 <get_fat>
 80106c6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80106c8:	697b      	ldr	r3, [r7, #20]
 80106ca:	2b01      	cmp	r3, #1
 80106cc:	d801      	bhi.n	80106d2 <dir_next+0x8c>
 80106ce:	2302      	movs	r3, #2
 80106d0:	e07a      	b.n	80107c8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80106d2:	697b      	ldr	r3, [r7, #20]
 80106d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106d8:	d101      	bne.n	80106de <dir_next+0x98>
 80106da:	2301      	movs	r3, #1
 80106dc:	e074      	b.n	80107c8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80106de:	68fb      	ldr	r3, [r7, #12]
 80106e0:	699b      	ldr	r3, [r3, #24]
 80106e2:	697a      	ldr	r2, [r7, #20]
 80106e4:	429a      	cmp	r2, r3
 80106e6:	d358      	bcc.n	801079a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80106e8:	683b      	ldr	r3, [r7, #0]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d104      	bne.n	80106f8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	2200      	movs	r2, #0
 80106f2:	61da      	str	r2, [r3, #28]
 80106f4:	2304      	movs	r3, #4
 80106f6:	e067      	b.n	80107c8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80106f8:	687a      	ldr	r2, [r7, #4]
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	699b      	ldr	r3, [r3, #24]
 80106fe:	4619      	mov	r1, r3
 8010700:	4610      	mov	r0, r2
 8010702:	f7ff fe59 	bl	80103b8 <create_chain>
 8010706:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010708:	697b      	ldr	r3, [r7, #20]
 801070a:	2b00      	cmp	r3, #0
 801070c:	d101      	bne.n	8010712 <dir_next+0xcc>
 801070e:	2307      	movs	r3, #7
 8010710:	e05a      	b.n	80107c8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8010712:	697b      	ldr	r3, [r7, #20]
 8010714:	2b01      	cmp	r3, #1
 8010716:	d101      	bne.n	801071c <dir_next+0xd6>
 8010718:	2302      	movs	r3, #2
 801071a:	e055      	b.n	80107c8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801071c:	697b      	ldr	r3, [r7, #20]
 801071e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010722:	d101      	bne.n	8010728 <dir_next+0xe2>
 8010724:	2301      	movs	r3, #1
 8010726:	e04f      	b.n	80107c8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8010728:	68f8      	ldr	r0, [r7, #12]
 801072a:	f7ff fb4d 	bl	800fdc8 <sync_window>
 801072e:	4603      	mov	r3, r0
 8010730:	2b00      	cmp	r3, #0
 8010732:	d001      	beq.n	8010738 <dir_next+0xf2>
 8010734:	2301      	movs	r3, #1
 8010736:	e047      	b.n	80107c8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	3334      	adds	r3, #52	; 0x34
 801073c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010740:	2100      	movs	r1, #0
 8010742:	4618      	mov	r0, r3
 8010744:	f7ff f945 	bl	800f9d2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010748:	2300      	movs	r3, #0
 801074a:	613b      	str	r3, [r7, #16]
 801074c:	6979      	ldr	r1, [r7, #20]
 801074e:	68f8      	ldr	r0, [r7, #12]
 8010750:	f7ff fc1a 	bl	800ff88 <clust2sect>
 8010754:	4602      	mov	r2, r0
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	631a      	str	r2, [r3, #48]	; 0x30
 801075a:	e012      	b.n	8010782 <dir_next+0x13c>
						fs->wflag = 1;
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	2201      	movs	r2, #1
 8010760:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8010762:	68f8      	ldr	r0, [r7, #12]
 8010764:	f7ff fb30 	bl	800fdc8 <sync_window>
 8010768:	4603      	mov	r3, r0
 801076a:	2b00      	cmp	r3, #0
 801076c:	d001      	beq.n	8010772 <dir_next+0x12c>
 801076e:	2301      	movs	r3, #1
 8010770:	e02a      	b.n	80107c8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010772:	693b      	ldr	r3, [r7, #16]
 8010774:	3301      	adds	r3, #1
 8010776:	613b      	str	r3, [r7, #16]
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801077c:	1c5a      	adds	r2, r3, #1
 801077e:	68fb      	ldr	r3, [r7, #12]
 8010780:	631a      	str	r2, [r3, #48]	; 0x30
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	895b      	ldrh	r3, [r3, #10]
 8010786:	461a      	mov	r2, r3
 8010788:	693b      	ldr	r3, [r7, #16]
 801078a:	4293      	cmp	r3, r2
 801078c:	d3e6      	bcc.n	801075c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010792:	693b      	ldr	r3, [r7, #16]
 8010794:	1ad2      	subs	r2, r2, r3
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	697a      	ldr	r2, [r7, #20]
 801079e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80107a0:	6979      	ldr	r1, [r7, #20]
 80107a2:	68f8      	ldr	r0, [r7, #12]
 80107a4:	f7ff fbf0 	bl	800ff88 <clust2sect>
 80107a8:	4602      	mov	r2, r0
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	68ba      	ldr	r2, [r7, #8]
 80107b2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80107ba:	68bb      	ldr	r3, [r7, #8]
 80107bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107c0:	441a      	add	r2, r3
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80107c6:	2300      	movs	r3, #0
}
 80107c8:	4618      	mov	r0, r3
 80107ca:	3718      	adds	r7, #24
 80107cc:	46bd      	mov	sp, r7
 80107ce:	bd80      	pop	{r7, pc}

080107d0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80107d0:	b580      	push	{r7, lr}
 80107d2:	b086      	sub	sp, #24
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	6078      	str	r0, [r7, #4]
 80107d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	681b      	ldr	r3, [r3, #0]
 80107de:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80107e0:	2100      	movs	r1, #0
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f7ff feb4 	bl	8010550 <dir_sdi>
 80107e8:	4603      	mov	r3, r0
 80107ea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80107ec:	7dfb      	ldrb	r3, [r7, #23]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d12b      	bne.n	801084a <dir_alloc+0x7a>
		n = 0;
 80107f2:	2300      	movs	r3, #0
 80107f4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	69db      	ldr	r3, [r3, #28]
 80107fa:	4619      	mov	r1, r3
 80107fc:	68f8      	ldr	r0, [r7, #12]
 80107fe:	f7ff fb27 	bl	800fe50 <move_window>
 8010802:	4603      	mov	r3, r0
 8010804:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010806:	7dfb      	ldrb	r3, [r7, #23]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d11d      	bne.n	8010848 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6a1b      	ldr	r3, [r3, #32]
 8010810:	781b      	ldrb	r3, [r3, #0]
 8010812:	2be5      	cmp	r3, #229	; 0xe5
 8010814:	d004      	beq.n	8010820 <dir_alloc+0x50>
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	6a1b      	ldr	r3, [r3, #32]
 801081a:	781b      	ldrb	r3, [r3, #0]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d107      	bne.n	8010830 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010820:	693b      	ldr	r3, [r7, #16]
 8010822:	3301      	adds	r3, #1
 8010824:	613b      	str	r3, [r7, #16]
 8010826:	693a      	ldr	r2, [r7, #16]
 8010828:	683b      	ldr	r3, [r7, #0]
 801082a:	429a      	cmp	r2, r3
 801082c:	d102      	bne.n	8010834 <dir_alloc+0x64>
 801082e:	e00c      	b.n	801084a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010830:	2300      	movs	r3, #0
 8010832:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8010834:	2101      	movs	r1, #1
 8010836:	6878      	ldr	r0, [r7, #4]
 8010838:	f7ff ff05 	bl	8010646 <dir_next>
 801083c:	4603      	mov	r3, r0
 801083e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010840:	7dfb      	ldrb	r3, [r7, #23]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d0d7      	beq.n	80107f6 <dir_alloc+0x26>
 8010846:	e000      	b.n	801084a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8010848:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801084a:	7dfb      	ldrb	r3, [r7, #23]
 801084c:	2b04      	cmp	r3, #4
 801084e:	d101      	bne.n	8010854 <dir_alloc+0x84>
 8010850:	2307      	movs	r3, #7
 8010852:	75fb      	strb	r3, [r7, #23]
	return res;
 8010854:	7dfb      	ldrb	r3, [r7, #23]
}
 8010856:	4618      	mov	r0, r3
 8010858:	3718      	adds	r7, #24
 801085a:	46bd      	mov	sp, r7
 801085c:	bd80      	pop	{r7, pc}

0801085e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 801085e:	b580      	push	{r7, lr}
 8010860:	b084      	sub	sp, #16
 8010862:	af00      	add	r7, sp, #0
 8010864:	6078      	str	r0, [r7, #4]
 8010866:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010868:	683b      	ldr	r3, [r7, #0]
 801086a:	331a      	adds	r3, #26
 801086c:	4618      	mov	r0, r3
 801086e:	f7ff f80d 	bl	800f88c <ld_word>
 8010872:	4603      	mov	r3, r0
 8010874:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	781b      	ldrb	r3, [r3, #0]
 801087a:	2b03      	cmp	r3, #3
 801087c:	d109      	bne.n	8010892 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 801087e:	683b      	ldr	r3, [r7, #0]
 8010880:	3314      	adds	r3, #20
 8010882:	4618      	mov	r0, r3
 8010884:	f7ff f802 	bl	800f88c <ld_word>
 8010888:	4603      	mov	r3, r0
 801088a:	041b      	lsls	r3, r3, #16
 801088c:	68fa      	ldr	r2, [r7, #12]
 801088e:	4313      	orrs	r3, r2
 8010890:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8010892:	68fb      	ldr	r3, [r7, #12]
}
 8010894:	4618      	mov	r0, r3
 8010896:	3710      	adds	r7, #16
 8010898:	46bd      	mov	sp, r7
 801089a:	bd80      	pop	{r7, pc}

0801089c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 801089c:	b580      	push	{r7, lr}
 801089e:	b084      	sub	sp, #16
 80108a0:	af00      	add	r7, sp, #0
 80108a2:	60f8      	str	r0, [r7, #12]
 80108a4:	60b9      	str	r1, [r7, #8]
 80108a6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80108a8:	68bb      	ldr	r3, [r7, #8]
 80108aa:	331a      	adds	r3, #26
 80108ac:	687a      	ldr	r2, [r7, #4]
 80108ae:	b292      	uxth	r2, r2
 80108b0:	4611      	mov	r1, r2
 80108b2:	4618      	mov	r0, r3
 80108b4:	f7ff f825 	bl	800f902 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	781b      	ldrb	r3, [r3, #0]
 80108bc:	2b03      	cmp	r3, #3
 80108be:	d109      	bne.n	80108d4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	f103 0214 	add.w	r2, r3, #20
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	0c1b      	lsrs	r3, r3, #16
 80108ca:	b29b      	uxth	r3, r3
 80108cc:	4619      	mov	r1, r3
 80108ce:	4610      	mov	r0, r2
 80108d0:	f7ff f817 	bl	800f902 <st_word>
	}
}
 80108d4:	bf00      	nop
 80108d6:	3710      	adds	r7, #16
 80108d8:	46bd      	mov	sp, r7
 80108da:	bd80      	pop	{r7, pc}

080108dc <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80108dc:	b580      	push	{r7, lr}
 80108de:	b086      	sub	sp, #24
 80108e0:	af00      	add	r7, sp, #0
 80108e2:	6078      	str	r0, [r7, #4]
 80108e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80108e6:	2304      	movs	r3, #4
 80108e8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80108f0:	e03c      	b.n	801096c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	69db      	ldr	r3, [r3, #28]
 80108f6:	4619      	mov	r1, r3
 80108f8:	6938      	ldr	r0, [r7, #16]
 80108fa:	f7ff faa9 	bl	800fe50 <move_window>
 80108fe:	4603      	mov	r3, r0
 8010900:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010902:	7dfb      	ldrb	r3, [r7, #23]
 8010904:	2b00      	cmp	r3, #0
 8010906:	d136      	bne.n	8010976 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	6a1b      	ldr	r3, [r3, #32]
 801090c:	781b      	ldrb	r3, [r3, #0]
 801090e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8010910:	7bfb      	ldrb	r3, [r7, #15]
 8010912:	2b00      	cmp	r3, #0
 8010914:	d102      	bne.n	801091c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8010916:	2304      	movs	r3, #4
 8010918:	75fb      	strb	r3, [r7, #23]
 801091a:	e031      	b.n	8010980 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	6a1b      	ldr	r3, [r3, #32]
 8010920:	330b      	adds	r3, #11
 8010922:	781b      	ldrb	r3, [r3, #0]
 8010924:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010928:	73bb      	strb	r3, [r7, #14]
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	7bba      	ldrb	r2, [r7, #14]
 801092e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8010930:	7bfb      	ldrb	r3, [r7, #15]
 8010932:	2be5      	cmp	r3, #229	; 0xe5
 8010934:	d011      	beq.n	801095a <dir_read+0x7e>
 8010936:	7bfb      	ldrb	r3, [r7, #15]
 8010938:	2b2e      	cmp	r3, #46	; 0x2e
 801093a:	d00e      	beq.n	801095a <dir_read+0x7e>
 801093c:	7bbb      	ldrb	r3, [r7, #14]
 801093e:	2b0f      	cmp	r3, #15
 8010940:	d00b      	beq.n	801095a <dir_read+0x7e>
 8010942:	7bbb      	ldrb	r3, [r7, #14]
 8010944:	f023 0320 	bic.w	r3, r3, #32
 8010948:	2b08      	cmp	r3, #8
 801094a:	bf0c      	ite	eq
 801094c:	2301      	moveq	r3, #1
 801094e:	2300      	movne	r3, #0
 8010950:	b2db      	uxtb	r3, r3
 8010952:	461a      	mov	r2, r3
 8010954:	683b      	ldr	r3, [r7, #0]
 8010956:	4293      	cmp	r3, r2
 8010958:	d00f      	beq.n	801097a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 801095a:	2100      	movs	r1, #0
 801095c:	6878      	ldr	r0, [r7, #4]
 801095e:	f7ff fe72 	bl	8010646 <dir_next>
 8010962:	4603      	mov	r3, r0
 8010964:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8010966:	7dfb      	ldrb	r3, [r7, #23]
 8010968:	2b00      	cmp	r3, #0
 801096a:	d108      	bne.n	801097e <dir_read+0xa2>
	while (dp->sect) {
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	69db      	ldr	r3, [r3, #28]
 8010970:	2b00      	cmp	r3, #0
 8010972:	d1be      	bne.n	80108f2 <dir_read+0x16>
 8010974:	e004      	b.n	8010980 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010976:	bf00      	nop
 8010978:	e002      	b.n	8010980 <dir_read+0xa4>
				break;
 801097a:	bf00      	nop
 801097c:	e000      	b.n	8010980 <dir_read+0xa4>
		if (res != FR_OK) break;
 801097e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8010980:	7dfb      	ldrb	r3, [r7, #23]
 8010982:	2b00      	cmp	r3, #0
 8010984:	d002      	beq.n	801098c <dir_read+0xb0>
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	2200      	movs	r2, #0
 801098a:	61da      	str	r2, [r3, #28]
	return res;
 801098c:	7dfb      	ldrb	r3, [r7, #23]
}
 801098e:	4618      	mov	r0, r3
 8010990:	3718      	adds	r7, #24
 8010992:	46bd      	mov	sp, r7
 8010994:	bd80      	pop	{r7, pc}

08010996 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8010996:	b580      	push	{r7, lr}
 8010998:	b086      	sub	sp, #24
 801099a:	af00      	add	r7, sp, #0
 801099c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80109a4:	2100      	movs	r1, #0
 80109a6:	6878      	ldr	r0, [r7, #4]
 80109a8:	f7ff fdd2 	bl	8010550 <dir_sdi>
 80109ac:	4603      	mov	r3, r0
 80109ae:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80109b0:	7dfb      	ldrb	r3, [r7, #23]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d001      	beq.n	80109ba <dir_find+0x24>
 80109b6:	7dfb      	ldrb	r3, [r7, #23]
 80109b8:	e03e      	b.n	8010a38 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	69db      	ldr	r3, [r3, #28]
 80109be:	4619      	mov	r1, r3
 80109c0:	6938      	ldr	r0, [r7, #16]
 80109c2:	f7ff fa45 	bl	800fe50 <move_window>
 80109c6:	4603      	mov	r3, r0
 80109c8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80109ca:	7dfb      	ldrb	r3, [r7, #23]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d12f      	bne.n	8010a30 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	6a1b      	ldr	r3, [r3, #32]
 80109d4:	781b      	ldrb	r3, [r3, #0]
 80109d6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80109d8:	7bfb      	ldrb	r3, [r7, #15]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d102      	bne.n	80109e4 <dir_find+0x4e>
 80109de:	2304      	movs	r3, #4
 80109e0:	75fb      	strb	r3, [r7, #23]
 80109e2:	e028      	b.n	8010a36 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	6a1b      	ldr	r3, [r3, #32]
 80109e8:	330b      	adds	r3, #11
 80109ea:	781b      	ldrb	r3, [r3, #0]
 80109ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80109f0:	b2da      	uxtb	r2, r3
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	6a1b      	ldr	r3, [r3, #32]
 80109fa:	330b      	adds	r3, #11
 80109fc:	781b      	ldrb	r3, [r3, #0]
 80109fe:	f003 0308 	and.w	r3, r3, #8
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d10a      	bne.n	8010a1c <dir_find+0x86>
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	6a18      	ldr	r0, [r3, #32]
 8010a0a:	687b      	ldr	r3, [r7, #4]
 8010a0c:	3324      	adds	r3, #36	; 0x24
 8010a0e:	220b      	movs	r2, #11
 8010a10:	4619      	mov	r1, r3
 8010a12:	f7fe fff9 	bl	800fa08 <mem_cmp>
 8010a16:	4603      	mov	r3, r0
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d00b      	beq.n	8010a34 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010a1c:	2100      	movs	r1, #0
 8010a1e:	6878      	ldr	r0, [r7, #4]
 8010a20:	f7ff fe11 	bl	8010646 <dir_next>
 8010a24:	4603      	mov	r3, r0
 8010a26:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010a28:	7dfb      	ldrb	r3, [r7, #23]
 8010a2a:	2b00      	cmp	r3, #0
 8010a2c:	d0c5      	beq.n	80109ba <dir_find+0x24>
 8010a2e:	e002      	b.n	8010a36 <dir_find+0xa0>
		if (res != FR_OK) break;
 8010a30:	bf00      	nop
 8010a32:	e000      	b.n	8010a36 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8010a34:	bf00      	nop

	return res;
 8010a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a38:	4618      	mov	r0, r3
 8010a3a:	3718      	adds	r7, #24
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	bd80      	pop	{r7, pc}

08010a40 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b084      	sub	sp, #16
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	681b      	ldr	r3, [r3, #0]
 8010a4c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010a4e:	2101      	movs	r1, #1
 8010a50:	6878      	ldr	r0, [r7, #4]
 8010a52:	f7ff febd 	bl	80107d0 <dir_alloc>
 8010a56:	4603      	mov	r3, r0
 8010a58:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010a5a:	7bfb      	ldrb	r3, [r7, #15]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d11c      	bne.n	8010a9a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	69db      	ldr	r3, [r3, #28]
 8010a64:	4619      	mov	r1, r3
 8010a66:	68b8      	ldr	r0, [r7, #8]
 8010a68:	f7ff f9f2 	bl	800fe50 <move_window>
 8010a6c:	4603      	mov	r3, r0
 8010a6e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010a70:	7bfb      	ldrb	r3, [r7, #15]
 8010a72:	2b00      	cmp	r3, #0
 8010a74:	d111      	bne.n	8010a9a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	6a1b      	ldr	r3, [r3, #32]
 8010a7a:	2220      	movs	r2, #32
 8010a7c:	2100      	movs	r1, #0
 8010a7e:	4618      	mov	r0, r3
 8010a80:	f7fe ffa7 	bl	800f9d2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	6a18      	ldr	r0, [r3, #32]
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	3324      	adds	r3, #36	; 0x24
 8010a8c:	220b      	movs	r2, #11
 8010a8e:	4619      	mov	r1, r3
 8010a90:	f7fe ff7e 	bl	800f990 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	2201      	movs	r2, #1
 8010a98:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8010a9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	3710      	adds	r7, #16
 8010aa0:	46bd      	mov	sp, r7
 8010aa2:	bd80      	pop	{r7, pc}

08010aa4 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8010aa4:	b580      	push	{r7, lr}
 8010aa6:	b086      	sub	sp, #24
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
 8010aac:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 8010aae:	683b      	ldr	r3, [r7, #0]
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	69db      	ldr	r3, [r3, #28]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d04e      	beq.n	8010b5a <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8010abc:	2300      	movs	r3, #0
 8010abe:	613b      	str	r3, [r7, #16]
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8010ac4:	e021      	b.n	8010b0a <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	6a1a      	ldr	r2, [r3, #32]
 8010aca:	697b      	ldr	r3, [r7, #20]
 8010acc:	1c59      	adds	r1, r3, #1
 8010ace:	6179      	str	r1, [r7, #20]
 8010ad0:	4413      	add	r3, r2
 8010ad2:	781b      	ldrb	r3, [r3, #0]
 8010ad4:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8010ad6:	7bfb      	ldrb	r3, [r7, #15]
 8010ad8:	2b20      	cmp	r3, #32
 8010ada:	d100      	bne.n	8010ade <get_fileinfo+0x3a>
 8010adc:	e015      	b.n	8010b0a <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 8010ade:	7bfb      	ldrb	r3, [r7, #15]
 8010ae0:	2b05      	cmp	r3, #5
 8010ae2:	d101      	bne.n	8010ae8 <get_fileinfo+0x44>
 8010ae4:	23e5      	movs	r3, #229	; 0xe5
 8010ae6:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	2b09      	cmp	r3, #9
 8010aec:	d106      	bne.n	8010afc <get_fileinfo+0x58>
 8010aee:	693b      	ldr	r3, [r7, #16]
 8010af0:	1c5a      	adds	r2, r3, #1
 8010af2:	613a      	str	r2, [r7, #16]
 8010af4:	683a      	ldr	r2, [r7, #0]
 8010af6:	4413      	add	r3, r2
 8010af8:	222e      	movs	r2, #46	; 0x2e
 8010afa:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8010afc:	693b      	ldr	r3, [r7, #16]
 8010afe:	1c5a      	adds	r2, r3, #1
 8010b00:	613a      	str	r2, [r7, #16]
 8010b02:	683a      	ldr	r2, [r7, #0]
 8010b04:	4413      	add	r3, r2
 8010b06:	7bfa      	ldrb	r2, [r7, #15]
 8010b08:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8010b0a:	697b      	ldr	r3, [r7, #20]
 8010b0c:	2b0a      	cmp	r3, #10
 8010b0e:	d9da      	bls.n	8010ac6 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8010b10:	683a      	ldr	r2, [r7, #0]
 8010b12:	693b      	ldr	r3, [r7, #16]
 8010b14:	4413      	add	r3, r2
 8010b16:	3309      	adds	r3, #9
 8010b18:	2200      	movs	r2, #0
 8010b1a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	6a1b      	ldr	r3, [r3, #32]
 8010b20:	7ada      	ldrb	r2, [r3, #11]
 8010b22:	683b      	ldr	r3, [r7, #0]
 8010b24:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	6a1b      	ldr	r3, [r3, #32]
 8010b2a:	331c      	adds	r3, #28
 8010b2c:	4618      	mov	r0, r3
 8010b2e:	f7fe fec5 	bl	800f8bc <ld_dword>
 8010b32:	4602      	mov	r2, r0
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	6a1b      	ldr	r3, [r3, #32]
 8010b3c:	3316      	adds	r3, #22
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f7fe febc 	bl	800f8bc <ld_dword>
 8010b44:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8010b46:	68bb      	ldr	r3, [r7, #8]
 8010b48:	b29a      	uxth	r2, r3
 8010b4a:	683b      	ldr	r3, [r7, #0]
 8010b4c:	80da      	strh	r2, [r3, #6]
 8010b4e:	68bb      	ldr	r3, [r7, #8]
 8010b50:	0c1b      	lsrs	r3, r3, #16
 8010b52:	b29a      	uxth	r2, r3
 8010b54:	683b      	ldr	r3, [r7, #0]
 8010b56:	809a      	strh	r2, [r3, #4]
 8010b58:	e000      	b.n	8010b5c <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010b5a:	bf00      	nop
}
 8010b5c:	3718      	adds	r7, #24
 8010b5e:	46bd      	mov	sp, r7
 8010b60:	bd80      	pop	{r7, pc}
	...

08010b64 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8010b64:	b580      	push	{r7, lr}
 8010b66:	b088      	sub	sp, #32
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
 8010b6c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8010b6e:	683b      	ldr	r3, [r7, #0]
 8010b70:	681b      	ldr	r3, [r3, #0]
 8010b72:	60fb      	str	r3, [r7, #12]
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	3324      	adds	r3, #36	; 0x24
 8010b78:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8010b7a:	220b      	movs	r2, #11
 8010b7c:	2120      	movs	r1, #32
 8010b7e:	68b8      	ldr	r0, [r7, #8]
 8010b80:	f7fe ff27 	bl	800f9d2 <mem_set>
	si = i = 0; ni = 8;
 8010b84:	2300      	movs	r3, #0
 8010b86:	613b      	str	r3, [r7, #16]
 8010b88:	693b      	ldr	r3, [r7, #16]
 8010b8a:	61fb      	str	r3, [r7, #28]
 8010b8c:	2308      	movs	r3, #8
 8010b8e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8010b90:	69fb      	ldr	r3, [r7, #28]
 8010b92:	1c5a      	adds	r2, r3, #1
 8010b94:	61fa      	str	r2, [r7, #28]
 8010b96:	68fa      	ldr	r2, [r7, #12]
 8010b98:	4413      	add	r3, r2
 8010b9a:	781b      	ldrb	r3, [r3, #0]
 8010b9c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010b9e:	7efb      	ldrb	r3, [r7, #27]
 8010ba0:	2b20      	cmp	r3, #32
 8010ba2:	d94e      	bls.n	8010c42 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8010ba4:	7efb      	ldrb	r3, [r7, #27]
 8010ba6:	2b2f      	cmp	r3, #47	; 0x2f
 8010ba8:	d006      	beq.n	8010bb8 <create_name+0x54>
 8010baa:	7efb      	ldrb	r3, [r7, #27]
 8010bac:	2b5c      	cmp	r3, #92	; 0x5c
 8010bae:	d110      	bne.n	8010bd2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8010bb0:	e002      	b.n	8010bb8 <create_name+0x54>
 8010bb2:	69fb      	ldr	r3, [r7, #28]
 8010bb4:	3301      	adds	r3, #1
 8010bb6:	61fb      	str	r3, [r7, #28]
 8010bb8:	68fa      	ldr	r2, [r7, #12]
 8010bba:	69fb      	ldr	r3, [r7, #28]
 8010bbc:	4413      	add	r3, r2
 8010bbe:	781b      	ldrb	r3, [r3, #0]
 8010bc0:	2b2f      	cmp	r3, #47	; 0x2f
 8010bc2:	d0f6      	beq.n	8010bb2 <create_name+0x4e>
 8010bc4:	68fa      	ldr	r2, [r7, #12]
 8010bc6:	69fb      	ldr	r3, [r7, #28]
 8010bc8:	4413      	add	r3, r2
 8010bca:	781b      	ldrb	r3, [r3, #0]
 8010bcc:	2b5c      	cmp	r3, #92	; 0x5c
 8010bce:	d0f0      	beq.n	8010bb2 <create_name+0x4e>
			break;
 8010bd0:	e038      	b.n	8010c44 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8010bd2:	7efb      	ldrb	r3, [r7, #27]
 8010bd4:	2b2e      	cmp	r3, #46	; 0x2e
 8010bd6:	d003      	beq.n	8010be0 <create_name+0x7c>
 8010bd8:	693a      	ldr	r2, [r7, #16]
 8010bda:	697b      	ldr	r3, [r7, #20]
 8010bdc:	429a      	cmp	r2, r3
 8010bde:	d30c      	bcc.n	8010bfa <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8010be0:	697b      	ldr	r3, [r7, #20]
 8010be2:	2b0b      	cmp	r3, #11
 8010be4:	d002      	beq.n	8010bec <create_name+0x88>
 8010be6:	7efb      	ldrb	r3, [r7, #27]
 8010be8:	2b2e      	cmp	r3, #46	; 0x2e
 8010bea:	d001      	beq.n	8010bf0 <create_name+0x8c>
 8010bec:	2306      	movs	r3, #6
 8010bee:	e044      	b.n	8010c7a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8010bf0:	2308      	movs	r3, #8
 8010bf2:	613b      	str	r3, [r7, #16]
 8010bf4:	230b      	movs	r3, #11
 8010bf6:	617b      	str	r3, [r7, #20]
			continue;
 8010bf8:	e022      	b.n	8010c40 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010bfa:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	da04      	bge.n	8010c0c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8010c02:	7efb      	ldrb	r3, [r7, #27]
 8010c04:	3b80      	subs	r3, #128	; 0x80
 8010c06:	4a1f      	ldr	r2, [pc, #124]	; (8010c84 <create_name+0x120>)
 8010c08:	5cd3      	ldrb	r3, [r2, r3]
 8010c0a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010c0c:	7efb      	ldrb	r3, [r7, #27]
 8010c0e:	4619      	mov	r1, r3
 8010c10:	481d      	ldr	r0, [pc, #116]	; (8010c88 <create_name+0x124>)
 8010c12:	f7fe ff20 	bl	800fa56 <chk_chr>
 8010c16:	4603      	mov	r3, r0
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d001      	beq.n	8010c20 <create_name+0xbc>
 8010c1c:	2306      	movs	r3, #6
 8010c1e:	e02c      	b.n	8010c7a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8010c20:	7efb      	ldrb	r3, [r7, #27]
 8010c22:	2b60      	cmp	r3, #96	; 0x60
 8010c24:	d905      	bls.n	8010c32 <create_name+0xce>
 8010c26:	7efb      	ldrb	r3, [r7, #27]
 8010c28:	2b7a      	cmp	r3, #122	; 0x7a
 8010c2a:	d802      	bhi.n	8010c32 <create_name+0xce>
 8010c2c:	7efb      	ldrb	r3, [r7, #27]
 8010c2e:	3b20      	subs	r3, #32
 8010c30:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8010c32:	693b      	ldr	r3, [r7, #16]
 8010c34:	1c5a      	adds	r2, r3, #1
 8010c36:	613a      	str	r2, [r7, #16]
 8010c38:	68ba      	ldr	r2, [r7, #8]
 8010c3a:	4413      	add	r3, r2
 8010c3c:	7efa      	ldrb	r2, [r7, #27]
 8010c3e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8010c40:	e7a6      	b.n	8010b90 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8010c42:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8010c44:	68fa      	ldr	r2, [r7, #12]
 8010c46:	69fb      	ldr	r3, [r7, #28]
 8010c48:	441a      	add	r2, r3
 8010c4a:	683b      	ldr	r3, [r7, #0]
 8010c4c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d101      	bne.n	8010c58 <create_name+0xf4>
 8010c54:	2306      	movs	r3, #6
 8010c56:	e010      	b.n	8010c7a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	781b      	ldrb	r3, [r3, #0]
 8010c5c:	2be5      	cmp	r3, #229	; 0xe5
 8010c5e:	d102      	bne.n	8010c66 <create_name+0x102>
 8010c60:	68bb      	ldr	r3, [r7, #8]
 8010c62:	2205      	movs	r2, #5
 8010c64:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8010c66:	7efb      	ldrb	r3, [r7, #27]
 8010c68:	2b20      	cmp	r3, #32
 8010c6a:	d801      	bhi.n	8010c70 <create_name+0x10c>
 8010c6c:	2204      	movs	r2, #4
 8010c6e:	e000      	b.n	8010c72 <create_name+0x10e>
 8010c70:	2200      	movs	r2, #0
 8010c72:	68bb      	ldr	r3, [r7, #8]
 8010c74:	330b      	adds	r3, #11
 8010c76:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8010c78:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	3720      	adds	r7, #32
 8010c7e:	46bd      	mov	sp, r7
 8010c80:	bd80      	pop	{r7, pc}
 8010c82:	bf00      	nop
 8010c84:	0801d61c 	.word	0x0801d61c
 8010c88:	0801d424 	.word	0x0801d424

08010c8c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b086      	sub	sp, #24
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
 8010c94:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8010c9a:	693b      	ldr	r3, [r7, #16]
 8010c9c:	681b      	ldr	r3, [r3, #0]
 8010c9e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8010ca0:	e002      	b.n	8010ca8 <follow_path+0x1c>
 8010ca2:	683b      	ldr	r3, [r7, #0]
 8010ca4:	3301      	adds	r3, #1
 8010ca6:	603b      	str	r3, [r7, #0]
 8010ca8:	683b      	ldr	r3, [r7, #0]
 8010caa:	781b      	ldrb	r3, [r3, #0]
 8010cac:	2b2f      	cmp	r3, #47	; 0x2f
 8010cae:	d0f8      	beq.n	8010ca2 <follow_path+0x16>
 8010cb0:	683b      	ldr	r3, [r7, #0]
 8010cb2:	781b      	ldrb	r3, [r3, #0]
 8010cb4:	2b5c      	cmp	r3, #92	; 0x5c
 8010cb6:	d0f4      	beq.n	8010ca2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8010cb8:	693b      	ldr	r3, [r7, #16]
 8010cba:	2200      	movs	r2, #0
 8010cbc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8010cbe:	683b      	ldr	r3, [r7, #0]
 8010cc0:	781b      	ldrb	r3, [r3, #0]
 8010cc2:	2b1f      	cmp	r3, #31
 8010cc4:	d80a      	bhi.n	8010cdc <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	2280      	movs	r2, #128	; 0x80
 8010cca:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8010cce:	2100      	movs	r1, #0
 8010cd0:	6878      	ldr	r0, [r7, #4]
 8010cd2:	f7ff fc3d 	bl	8010550 <dir_sdi>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	75fb      	strb	r3, [r7, #23]
 8010cda:	e043      	b.n	8010d64 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010cdc:	463b      	mov	r3, r7
 8010cde:	4619      	mov	r1, r3
 8010ce0:	6878      	ldr	r0, [r7, #4]
 8010ce2:	f7ff ff3f 	bl	8010b64 <create_name>
 8010ce6:	4603      	mov	r3, r0
 8010ce8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010cea:	7dfb      	ldrb	r3, [r7, #23]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d134      	bne.n	8010d5a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8010cf0:	6878      	ldr	r0, [r7, #4]
 8010cf2:	f7ff fe50 	bl	8010996 <dir_find>
 8010cf6:	4603      	mov	r3, r0
 8010cf8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010d00:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8010d02:	7dfb      	ldrb	r3, [r7, #23]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d00a      	beq.n	8010d1e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010d08:	7dfb      	ldrb	r3, [r7, #23]
 8010d0a:	2b04      	cmp	r3, #4
 8010d0c:	d127      	bne.n	8010d5e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8010d0e:	7afb      	ldrb	r3, [r7, #11]
 8010d10:	f003 0304 	and.w	r3, r3, #4
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d122      	bne.n	8010d5e <follow_path+0xd2>
 8010d18:	2305      	movs	r3, #5
 8010d1a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8010d1c:	e01f      	b.n	8010d5e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010d1e:	7afb      	ldrb	r3, [r7, #11]
 8010d20:	f003 0304 	and.w	r3, r3, #4
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d11c      	bne.n	8010d62 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010d28:	693b      	ldr	r3, [r7, #16]
 8010d2a:	799b      	ldrb	r3, [r3, #6]
 8010d2c:	f003 0310 	and.w	r3, r3, #16
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d102      	bne.n	8010d3a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8010d34:	2305      	movs	r3, #5
 8010d36:	75fb      	strb	r3, [r7, #23]
 8010d38:	e014      	b.n	8010d64 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010d40:	687b      	ldr	r3, [r7, #4]
 8010d42:	695b      	ldr	r3, [r3, #20]
 8010d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d48:	4413      	add	r3, r2
 8010d4a:	4619      	mov	r1, r3
 8010d4c:	68f8      	ldr	r0, [r7, #12]
 8010d4e:	f7ff fd86 	bl	801085e <ld_clust>
 8010d52:	4602      	mov	r2, r0
 8010d54:	693b      	ldr	r3, [r7, #16]
 8010d56:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010d58:	e7c0      	b.n	8010cdc <follow_path+0x50>
			if (res != FR_OK) break;
 8010d5a:	bf00      	nop
 8010d5c:	e002      	b.n	8010d64 <follow_path+0xd8>
				break;
 8010d5e:	bf00      	nop
 8010d60:	e000      	b.n	8010d64 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8010d62:	bf00      	nop
			}
		}
	}

	return res;
 8010d64:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d66:	4618      	mov	r0, r3
 8010d68:	3718      	adds	r7, #24
 8010d6a:	46bd      	mov	sp, r7
 8010d6c:	bd80      	pop	{r7, pc}

08010d6e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8010d6e:	b480      	push	{r7}
 8010d70:	b087      	sub	sp, #28
 8010d72:	af00      	add	r7, sp, #0
 8010d74:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8010d76:	f04f 33ff 	mov.w	r3, #4294967295
 8010d7a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	2b00      	cmp	r3, #0
 8010d82:	d031      	beq.n	8010de8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	681b      	ldr	r3, [r3, #0]
 8010d88:	617b      	str	r3, [r7, #20]
 8010d8a:	e002      	b.n	8010d92 <get_ldnumber+0x24>
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	3301      	adds	r3, #1
 8010d90:	617b      	str	r3, [r7, #20]
 8010d92:	697b      	ldr	r3, [r7, #20]
 8010d94:	781b      	ldrb	r3, [r3, #0]
 8010d96:	2b20      	cmp	r3, #32
 8010d98:	d903      	bls.n	8010da2 <get_ldnumber+0x34>
 8010d9a:	697b      	ldr	r3, [r7, #20]
 8010d9c:	781b      	ldrb	r3, [r3, #0]
 8010d9e:	2b3a      	cmp	r3, #58	; 0x3a
 8010da0:	d1f4      	bne.n	8010d8c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8010da2:	697b      	ldr	r3, [r7, #20]
 8010da4:	781b      	ldrb	r3, [r3, #0]
 8010da6:	2b3a      	cmp	r3, #58	; 0x3a
 8010da8:	d11c      	bne.n	8010de4 <get_ldnumber+0x76>
			tp = *path;
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	681b      	ldr	r3, [r3, #0]
 8010dae:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010db0:	68fb      	ldr	r3, [r7, #12]
 8010db2:	1c5a      	adds	r2, r3, #1
 8010db4:	60fa      	str	r2, [r7, #12]
 8010db6:	781b      	ldrb	r3, [r3, #0]
 8010db8:	3b30      	subs	r3, #48	; 0x30
 8010dba:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010dbc:	68bb      	ldr	r3, [r7, #8]
 8010dbe:	2b09      	cmp	r3, #9
 8010dc0:	d80e      	bhi.n	8010de0 <get_ldnumber+0x72>
 8010dc2:	68fa      	ldr	r2, [r7, #12]
 8010dc4:	697b      	ldr	r3, [r7, #20]
 8010dc6:	429a      	cmp	r2, r3
 8010dc8:	d10a      	bne.n	8010de0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010dca:	68bb      	ldr	r3, [r7, #8]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d107      	bne.n	8010de0 <get_ldnumber+0x72>
					vol = (int)i;
 8010dd0:	68bb      	ldr	r3, [r7, #8]
 8010dd2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010dd4:	697b      	ldr	r3, [r7, #20]
 8010dd6:	3301      	adds	r3, #1
 8010dd8:	617b      	str	r3, [r7, #20]
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	697a      	ldr	r2, [r7, #20]
 8010dde:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010de0:	693b      	ldr	r3, [r7, #16]
 8010de2:	e002      	b.n	8010dea <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010de4:	2300      	movs	r3, #0
 8010de6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010de8:	693b      	ldr	r3, [r7, #16]
}
 8010dea:	4618      	mov	r0, r3
 8010dec:	371c      	adds	r7, #28
 8010dee:	46bd      	mov	sp, r7
 8010df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df4:	4770      	bx	lr
	...

08010df8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b082      	sub	sp, #8
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	6078      	str	r0, [r7, #4]
 8010e00:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	2200      	movs	r2, #0
 8010e06:	70da      	strb	r2, [r3, #3]
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8010e0e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010e10:	6839      	ldr	r1, [r7, #0]
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f7ff f81c 	bl	800fe50 <move_window>
 8010e18:	4603      	mov	r3, r0
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d001      	beq.n	8010e22 <check_fs+0x2a>
 8010e1e:	2304      	movs	r3, #4
 8010e20:	e038      	b.n	8010e94 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010e22:	687b      	ldr	r3, [r7, #4]
 8010e24:	3334      	adds	r3, #52	; 0x34
 8010e26:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010e2a:	4618      	mov	r0, r3
 8010e2c:	f7fe fd2e 	bl	800f88c <ld_word>
 8010e30:	4603      	mov	r3, r0
 8010e32:	461a      	mov	r2, r3
 8010e34:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010e38:	429a      	cmp	r2, r3
 8010e3a:	d001      	beq.n	8010e40 <check_fs+0x48>
 8010e3c:	2303      	movs	r3, #3
 8010e3e:	e029      	b.n	8010e94 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010e46:	2be9      	cmp	r3, #233	; 0xe9
 8010e48:	d009      	beq.n	8010e5e <check_fs+0x66>
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010e50:	2beb      	cmp	r3, #235	; 0xeb
 8010e52:	d11e      	bne.n	8010e92 <check_fs+0x9a>
 8010e54:	687b      	ldr	r3, [r7, #4]
 8010e56:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8010e5a:	2b90      	cmp	r3, #144	; 0x90
 8010e5c:	d119      	bne.n	8010e92 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	3334      	adds	r3, #52	; 0x34
 8010e62:	3336      	adds	r3, #54	; 0x36
 8010e64:	4618      	mov	r0, r3
 8010e66:	f7fe fd29 	bl	800f8bc <ld_dword>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010e70:	4a0a      	ldr	r2, [pc, #40]	; (8010e9c <check_fs+0xa4>)
 8010e72:	4293      	cmp	r3, r2
 8010e74:	d101      	bne.n	8010e7a <check_fs+0x82>
 8010e76:	2300      	movs	r3, #0
 8010e78:	e00c      	b.n	8010e94 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	3334      	adds	r3, #52	; 0x34
 8010e7e:	3352      	adds	r3, #82	; 0x52
 8010e80:	4618      	mov	r0, r3
 8010e82:	f7fe fd1b 	bl	800f8bc <ld_dword>
 8010e86:	4603      	mov	r3, r0
 8010e88:	4a05      	ldr	r2, [pc, #20]	; (8010ea0 <check_fs+0xa8>)
 8010e8a:	4293      	cmp	r3, r2
 8010e8c:	d101      	bne.n	8010e92 <check_fs+0x9a>
 8010e8e:	2300      	movs	r3, #0
 8010e90:	e000      	b.n	8010e94 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010e92:	2302      	movs	r3, #2
}
 8010e94:	4618      	mov	r0, r3
 8010e96:	3708      	adds	r7, #8
 8010e98:	46bd      	mov	sp, r7
 8010e9a:	bd80      	pop	{r7, pc}
 8010e9c:	00544146 	.word	0x00544146
 8010ea0:	33544146 	.word	0x33544146

08010ea4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b096      	sub	sp, #88	; 0x58
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	60f8      	str	r0, [r7, #12]
 8010eac:	60b9      	str	r1, [r7, #8]
 8010eae:	4613      	mov	r3, r2
 8010eb0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010eb2:	68bb      	ldr	r3, [r7, #8]
 8010eb4:	2200      	movs	r2, #0
 8010eb6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010eb8:	68f8      	ldr	r0, [r7, #12]
 8010eba:	f7ff ff58 	bl	8010d6e <get_ldnumber>
 8010ebe:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	da01      	bge.n	8010eca <find_volume+0x26>
 8010ec6:	230b      	movs	r3, #11
 8010ec8:	e236      	b.n	8011338 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010eca:	4aac      	ldr	r2, [pc, #688]	; (801117c <find_volume+0x2d8>)
 8010ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ece:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ed2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010ed4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d101      	bne.n	8010ede <find_volume+0x3a>
 8010eda:	230c      	movs	r3, #12
 8010edc:	e22c      	b.n	8011338 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8010ede:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ee0:	f7fe fdd4 	bl	800fa8c <lock_fs>
 8010ee4:	4603      	mov	r3, r0
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d101      	bne.n	8010eee <find_volume+0x4a>
 8010eea:	230f      	movs	r3, #15
 8010eec:	e224      	b.n	8011338 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8010eee:	68bb      	ldr	r3, [r7, #8]
 8010ef0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ef2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010ef4:	79fb      	ldrb	r3, [r7, #7]
 8010ef6:	f023 0301 	bic.w	r3, r3, #1
 8010efa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010efe:	781b      	ldrb	r3, [r3, #0]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d01a      	beq.n	8010f3a <find_volume+0x96>
		stat = disk_status(fs->drv);
 8010f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f06:	785b      	ldrb	r3, [r3, #1]
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f7fe fc21 	bl	800f750 <disk_status>
 8010f0e:	4603      	mov	r3, r0
 8010f10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010f14:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010f18:	f003 0301 	and.w	r3, r3, #1
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d10c      	bne.n	8010f3a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010f20:	79fb      	ldrb	r3, [r7, #7]
 8010f22:	2b00      	cmp	r3, #0
 8010f24:	d007      	beq.n	8010f36 <find_volume+0x92>
 8010f26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010f2a:	f003 0304 	and.w	r3, r3, #4
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d001      	beq.n	8010f36 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8010f32:	230a      	movs	r3, #10
 8010f34:	e200      	b.n	8011338 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 8010f36:	2300      	movs	r3, #0
 8010f38:	e1fe      	b.n	8011338 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f3c:	2200      	movs	r2, #0
 8010f3e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010f40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010f42:	b2da      	uxtb	r2, r3
 8010f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f46:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f4a:	785b      	ldrb	r3, [r3, #1]
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	f7fe fc19 	bl	800f784 <disk_initialize>
 8010f52:	4603      	mov	r3, r0
 8010f54:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010f58:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010f5c:	f003 0301 	and.w	r3, r3, #1
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d001      	beq.n	8010f68 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010f64:	2303      	movs	r3, #3
 8010f66:	e1e7      	b.n	8011338 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010f68:	79fb      	ldrb	r3, [r7, #7]
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d007      	beq.n	8010f7e <find_volume+0xda>
 8010f6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010f72:	f003 0304 	and.w	r3, r3, #4
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d001      	beq.n	8010f7e <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8010f7a:	230a      	movs	r3, #10
 8010f7c:	e1dc      	b.n	8011338 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010f7e:	2300      	movs	r3, #0
 8010f80:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010f82:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010f84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010f86:	f7ff ff37 	bl	8010df8 <check_fs>
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010f90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010f94:	2b02      	cmp	r3, #2
 8010f96:	d14b      	bne.n	8011030 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010f98:	2300      	movs	r3, #0
 8010f9a:	643b      	str	r3, [r7, #64]	; 0x40
 8010f9c:	e01f      	b.n	8010fde <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010fa0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010fa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010fa6:	011b      	lsls	r3, r3, #4
 8010fa8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010fac:	4413      	add	r3, r2
 8010fae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010fb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fb2:	3304      	adds	r3, #4
 8010fb4:	781b      	ldrb	r3, [r3, #0]
 8010fb6:	2b00      	cmp	r3, #0
 8010fb8:	d006      	beq.n	8010fc8 <find_volume+0x124>
 8010fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fbc:	3308      	adds	r3, #8
 8010fbe:	4618      	mov	r0, r3
 8010fc0:	f7fe fc7c 	bl	800f8bc <ld_dword>
 8010fc4:	4602      	mov	r2, r0
 8010fc6:	e000      	b.n	8010fca <find_volume+0x126>
 8010fc8:	2200      	movs	r2, #0
 8010fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010fcc:	009b      	lsls	r3, r3, #2
 8010fce:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010fd2:	440b      	add	r3, r1
 8010fd4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010fd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010fda:	3301      	adds	r3, #1
 8010fdc:	643b      	str	r3, [r7, #64]	; 0x40
 8010fde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010fe0:	2b03      	cmp	r3, #3
 8010fe2:	d9dc      	bls.n	8010f9e <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010fe4:	2300      	movs	r3, #0
 8010fe6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010fe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010fea:	2b00      	cmp	r3, #0
 8010fec:	d002      	beq.n	8010ff4 <find_volume+0x150>
 8010fee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ff0:	3b01      	subs	r3, #1
 8010ff2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010ff4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010ff6:	009b      	lsls	r3, r3, #2
 8010ff8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010ffc:	4413      	add	r3, r2
 8010ffe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011002:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011004:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011006:	2b00      	cmp	r3, #0
 8011008:	d005      	beq.n	8011016 <find_volume+0x172>
 801100a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801100c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801100e:	f7ff fef3 	bl	8010df8 <check_fs>
 8011012:	4603      	mov	r3, r0
 8011014:	e000      	b.n	8011018 <find_volume+0x174>
 8011016:	2303      	movs	r3, #3
 8011018:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801101c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011020:	2b01      	cmp	r3, #1
 8011022:	d905      	bls.n	8011030 <find_volume+0x18c>
 8011024:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011026:	3301      	adds	r3, #1
 8011028:	643b      	str	r3, [r7, #64]	; 0x40
 801102a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801102c:	2b03      	cmp	r3, #3
 801102e:	d9e1      	bls.n	8010ff4 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011030:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011034:	2b04      	cmp	r3, #4
 8011036:	d101      	bne.n	801103c <find_volume+0x198>
 8011038:	2301      	movs	r3, #1
 801103a:	e17d      	b.n	8011338 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801103c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011040:	2b01      	cmp	r3, #1
 8011042:	d901      	bls.n	8011048 <find_volume+0x1a4>
 8011044:	230d      	movs	r3, #13
 8011046:	e177      	b.n	8011338 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801104a:	3334      	adds	r3, #52	; 0x34
 801104c:	330b      	adds	r3, #11
 801104e:	4618      	mov	r0, r3
 8011050:	f7fe fc1c 	bl	800f88c <ld_word>
 8011054:	4603      	mov	r3, r0
 8011056:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801105a:	d001      	beq.n	8011060 <find_volume+0x1bc>
 801105c:	230d      	movs	r3, #13
 801105e:	e16b      	b.n	8011338 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011062:	3334      	adds	r3, #52	; 0x34
 8011064:	3316      	adds	r3, #22
 8011066:	4618      	mov	r0, r3
 8011068:	f7fe fc10 	bl	800f88c <ld_word>
 801106c:	4603      	mov	r3, r0
 801106e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011070:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011072:	2b00      	cmp	r3, #0
 8011074:	d106      	bne.n	8011084 <find_volume+0x1e0>
 8011076:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011078:	3334      	adds	r3, #52	; 0x34
 801107a:	3324      	adds	r3, #36	; 0x24
 801107c:	4618      	mov	r0, r3
 801107e:	f7fe fc1d 	bl	800f8bc <ld_dword>
 8011082:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8011084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011086:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011088:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801108a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801108c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8011090:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011092:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011096:	789b      	ldrb	r3, [r3, #2]
 8011098:	2b01      	cmp	r3, #1
 801109a:	d005      	beq.n	80110a8 <find_volume+0x204>
 801109c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801109e:	789b      	ldrb	r3, [r3, #2]
 80110a0:	2b02      	cmp	r3, #2
 80110a2:	d001      	beq.n	80110a8 <find_volume+0x204>
 80110a4:	230d      	movs	r3, #13
 80110a6:	e147      	b.n	8011338 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80110a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110aa:	789b      	ldrb	r3, [r3, #2]
 80110ac:	461a      	mov	r2, r3
 80110ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80110b0:	fb02 f303 	mul.w	r3, r2, r3
 80110b4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80110b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80110bc:	b29a      	uxth	r2, r3
 80110be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110c0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80110c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110c4:	895b      	ldrh	r3, [r3, #10]
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d008      	beq.n	80110dc <find_volume+0x238>
 80110ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110cc:	895b      	ldrh	r3, [r3, #10]
 80110ce:	461a      	mov	r2, r3
 80110d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110d2:	895b      	ldrh	r3, [r3, #10]
 80110d4:	3b01      	subs	r3, #1
 80110d6:	4013      	ands	r3, r2
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d001      	beq.n	80110e0 <find_volume+0x23c>
 80110dc:	230d      	movs	r3, #13
 80110de:	e12b      	b.n	8011338 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80110e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110e2:	3334      	adds	r3, #52	; 0x34
 80110e4:	3311      	adds	r3, #17
 80110e6:	4618      	mov	r0, r3
 80110e8:	f7fe fbd0 	bl	800f88c <ld_word>
 80110ec:	4603      	mov	r3, r0
 80110ee:	461a      	mov	r2, r3
 80110f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110f2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80110f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80110f6:	891b      	ldrh	r3, [r3, #8]
 80110f8:	f003 030f 	and.w	r3, r3, #15
 80110fc:	b29b      	uxth	r3, r3
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d001      	beq.n	8011106 <find_volume+0x262>
 8011102:	230d      	movs	r3, #13
 8011104:	e118      	b.n	8011338 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011108:	3334      	adds	r3, #52	; 0x34
 801110a:	3313      	adds	r3, #19
 801110c:	4618      	mov	r0, r3
 801110e:	f7fe fbbd 	bl	800f88c <ld_word>
 8011112:	4603      	mov	r3, r0
 8011114:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011116:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011118:	2b00      	cmp	r3, #0
 801111a:	d106      	bne.n	801112a <find_volume+0x286>
 801111c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801111e:	3334      	adds	r3, #52	; 0x34
 8011120:	3320      	adds	r3, #32
 8011122:	4618      	mov	r0, r3
 8011124:	f7fe fbca 	bl	800f8bc <ld_dword>
 8011128:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 801112a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801112c:	3334      	adds	r3, #52	; 0x34
 801112e:	330e      	adds	r3, #14
 8011130:	4618      	mov	r0, r3
 8011132:	f7fe fbab 	bl	800f88c <ld_word>
 8011136:	4603      	mov	r3, r0
 8011138:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 801113a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801113c:	2b00      	cmp	r3, #0
 801113e:	d101      	bne.n	8011144 <find_volume+0x2a0>
 8011140:	230d      	movs	r3, #13
 8011142:	e0f9      	b.n	8011338 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011144:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011146:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011148:	4413      	add	r3, r2
 801114a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801114c:	8912      	ldrh	r2, [r2, #8]
 801114e:	0912      	lsrs	r2, r2, #4
 8011150:	b292      	uxth	r2, r2
 8011152:	4413      	add	r3, r2
 8011154:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8011156:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801115a:	429a      	cmp	r2, r3
 801115c:	d201      	bcs.n	8011162 <find_volume+0x2be>
 801115e:	230d      	movs	r3, #13
 8011160:	e0ea      	b.n	8011338 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011162:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011166:	1ad3      	subs	r3, r2, r3
 8011168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801116a:	8952      	ldrh	r2, [r2, #10]
 801116c:	fbb3 f3f2 	udiv	r3, r3, r2
 8011170:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011174:	2b00      	cmp	r3, #0
 8011176:	d103      	bne.n	8011180 <find_volume+0x2dc>
 8011178:	230d      	movs	r3, #13
 801117a:	e0dd      	b.n	8011338 <find_volume+0x494>
 801117c:	200007c8 	.word	0x200007c8
		fmt = FS_FAT32;
 8011180:	2303      	movs	r3, #3
 8011182:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011188:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 801118c:	4293      	cmp	r3, r2
 801118e:	d802      	bhi.n	8011196 <find_volume+0x2f2>
 8011190:	2302      	movs	r3, #2
 8011192:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011198:	f640 72f5 	movw	r2, #4085	; 0xff5
 801119c:	4293      	cmp	r3, r2
 801119e:	d802      	bhi.n	80111a6 <find_volume+0x302>
 80111a0:	2301      	movs	r3, #1
 80111a2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80111a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111a8:	1c9a      	adds	r2, r3, #2
 80111aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111ac:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 80111ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111b0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80111b2:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80111b4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80111b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80111b8:	441a      	add	r2, r3
 80111ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111bc:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 80111be:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80111c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80111c2:	441a      	add	r2, r3
 80111c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111c6:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 80111c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80111cc:	2b03      	cmp	r3, #3
 80111ce:	d11e      	bne.n	801120e <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80111d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111d2:	3334      	adds	r3, #52	; 0x34
 80111d4:	332a      	adds	r3, #42	; 0x2a
 80111d6:	4618      	mov	r0, r3
 80111d8:	f7fe fb58 	bl	800f88c <ld_word>
 80111dc:	4603      	mov	r3, r0
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d001      	beq.n	80111e6 <find_volume+0x342>
 80111e2:	230d      	movs	r3, #13
 80111e4:	e0a8      	b.n	8011338 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80111e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111e8:	891b      	ldrh	r3, [r3, #8]
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d001      	beq.n	80111f2 <find_volume+0x34e>
 80111ee:	230d      	movs	r3, #13
 80111f0:	e0a2      	b.n	8011338 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80111f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111f4:	3334      	adds	r3, #52	; 0x34
 80111f6:	332c      	adds	r3, #44	; 0x2c
 80111f8:	4618      	mov	r0, r3
 80111fa:	f7fe fb5f 	bl	800f8bc <ld_dword>
 80111fe:	4602      	mov	r2, r0
 8011200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011202:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8011204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011206:	699b      	ldr	r3, [r3, #24]
 8011208:	009b      	lsls	r3, r3, #2
 801120a:	647b      	str	r3, [r7, #68]	; 0x44
 801120c:	e01f      	b.n	801124e <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801120e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011210:	891b      	ldrh	r3, [r3, #8]
 8011212:	2b00      	cmp	r3, #0
 8011214:	d101      	bne.n	801121a <find_volume+0x376>
 8011216:	230d      	movs	r3, #13
 8011218:	e08e      	b.n	8011338 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801121a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801121c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801121e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011220:	441a      	add	r2, r3
 8011222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011224:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8011226:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801122a:	2b02      	cmp	r3, #2
 801122c:	d103      	bne.n	8011236 <find_volume+0x392>
 801122e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011230:	699b      	ldr	r3, [r3, #24]
 8011232:	005b      	lsls	r3, r3, #1
 8011234:	e00a      	b.n	801124c <find_volume+0x3a8>
 8011236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011238:	699a      	ldr	r2, [r3, #24]
 801123a:	4613      	mov	r3, r2
 801123c:	005b      	lsls	r3, r3, #1
 801123e:	4413      	add	r3, r2
 8011240:	085a      	lsrs	r2, r3, #1
 8011242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011244:	699b      	ldr	r3, [r3, #24]
 8011246:	f003 0301 	and.w	r3, r3, #1
 801124a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801124c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801124e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011250:	69da      	ldr	r2, [r3, #28]
 8011252:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011254:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8011258:	0a5b      	lsrs	r3, r3, #9
 801125a:	429a      	cmp	r2, r3
 801125c:	d201      	bcs.n	8011262 <find_volume+0x3be>
 801125e:	230d      	movs	r3, #13
 8011260:	e06a      	b.n	8011338 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8011262:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011264:	f04f 32ff 	mov.w	r2, #4294967295
 8011268:	615a      	str	r2, [r3, #20]
 801126a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801126c:	695a      	ldr	r2, [r3, #20]
 801126e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011270:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8011272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011274:	2280      	movs	r2, #128	; 0x80
 8011276:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8011278:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801127c:	2b03      	cmp	r3, #3
 801127e:	d149      	bne.n	8011314 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8011280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011282:	3334      	adds	r3, #52	; 0x34
 8011284:	3330      	adds	r3, #48	; 0x30
 8011286:	4618      	mov	r0, r3
 8011288:	f7fe fb00 	bl	800f88c <ld_word>
 801128c:	4603      	mov	r3, r0
 801128e:	2b01      	cmp	r3, #1
 8011290:	d140      	bne.n	8011314 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 8011292:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011294:	3301      	adds	r3, #1
 8011296:	4619      	mov	r1, r3
 8011298:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801129a:	f7fe fdd9 	bl	800fe50 <move_window>
 801129e:	4603      	mov	r3, r0
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d137      	bne.n	8011314 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 80112a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112a6:	2200      	movs	r2, #0
 80112a8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80112aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112ac:	3334      	adds	r3, #52	; 0x34
 80112ae:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80112b2:	4618      	mov	r0, r3
 80112b4:	f7fe faea 	bl	800f88c <ld_word>
 80112b8:	4603      	mov	r3, r0
 80112ba:	461a      	mov	r2, r3
 80112bc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80112c0:	429a      	cmp	r2, r3
 80112c2:	d127      	bne.n	8011314 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80112c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112c6:	3334      	adds	r3, #52	; 0x34
 80112c8:	4618      	mov	r0, r3
 80112ca:	f7fe faf7 	bl	800f8bc <ld_dword>
 80112ce:	4603      	mov	r3, r0
 80112d0:	4a1b      	ldr	r2, [pc, #108]	; (8011340 <find_volume+0x49c>)
 80112d2:	4293      	cmp	r3, r2
 80112d4:	d11e      	bne.n	8011314 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80112d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112d8:	3334      	adds	r3, #52	; 0x34
 80112da:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80112de:	4618      	mov	r0, r3
 80112e0:	f7fe faec 	bl	800f8bc <ld_dword>
 80112e4:	4603      	mov	r3, r0
 80112e6:	4a17      	ldr	r2, [pc, #92]	; (8011344 <find_volume+0x4a0>)
 80112e8:	4293      	cmp	r3, r2
 80112ea:	d113      	bne.n	8011314 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80112ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112ee:	3334      	adds	r3, #52	; 0x34
 80112f0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80112f4:	4618      	mov	r0, r3
 80112f6:	f7fe fae1 	bl	800f8bc <ld_dword>
 80112fa:	4602      	mov	r2, r0
 80112fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80112fe:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8011300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011302:	3334      	adds	r3, #52	; 0x34
 8011304:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8011308:	4618      	mov	r0, r3
 801130a:	f7fe fad7 	bl	800f8bc <ld_dword>
 801130e:	4602      	mov	r2, r0
 8011310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011312:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8011314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011316:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801131a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801131c:	4b0a      	ldr	r3, [pc, #40]	; (8011348 <find_volume+0x4a4>)
 801131e:	881b      	ldrh	r3, [r3, #0]
 8011320:	3301      	adds	r3, #1
 8011322:	b29a      	uxth	r2, r3
 8011324:	4b08      	ldr	r3, [pc, #32]	; (8011348 <find_volume+0x4a4>)
 8011326:	801a      	strh	r2, [r3, #0]
 8011328:	4b07      	ldr	r3, [pc, #28]	; (8011348 <find_volume+0x4a4>)
 801132a:	881a      	ldrh	r2, [r3, #0]
 801132c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801132e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8011330:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011332:	f7fe fd25 	bl	800fd80 <clear_lock>
#endif
	return FR_OK;
 8011336:	2300      	movs	r3, #0
}
 8011338:	4618      	mov	r0, r3
 801133a:	3758      	adds	r7, #88	; 0x58
 801133c:	46bd      	mov	sp, r7
 801133e:	bd80      	pop	{r7, pc}
 8011340:	41615252 	.word	0x41615252
 8011344:	61417272 	.word	0x61417272
 8011348:	200007cc 	.word	0x200007cc

0801134c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b084      	sub	sp, #16
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
 8011354:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8011356:	2309      	movs	r3, #9
 8011358:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d02e      	beq.n	80113be <validate+0x72>
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d02a      	beq.n	80113be <validate+0x72>
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	781b      	ldrb	r3, [r3, #0]
 801136e:	2b00      	cmp	r3, #0
 8011370:	d025      	beq.n	80113be <validate+0x72>
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	889a      	ldrh	r2, [r3, #4]
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	88db      	ldrh	r3, [r3, #6]
 801137c:	429a      	cmp	r2, r3
 801137e:	d11e      	bne.n	80113be <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	681b      	ldr	r3, [r3, #0]
 8011384:	4618      	mov	r0, r3
 8011386:	f7fe fb81 	bl	800fa8c <lock_fs>
 801138a:	4603      	mov	r3, r0
 801138c:	2b00      	cmp	r3, #0
 801138e:	d014      	beq.n	80113ba <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	785b      	ldrb	r3, [r3, #1]
 8011396:	4618      	mov	r0, r3
 8011398:	f7fe f9da 	bl	800f750 <disk_status>
 801139c:	4603      	mov	r3, r0
 801139e:	f003 0301 	and.w	r3, r3, #1
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	d102      	bne.n	80113ac <validate+0x60>
				res = FR_OK;
 80113a6:	2300      	movs	r3, #0
 80113a8:	73fb      	strb	r3, [r7, #15]
 80113aa:	e008      	b.n	80113be <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	2100      	movs	r1, #0
 80113b2:	4618      	mov	r0, r3
 80113b4:	f7fe fb80 	bl	800fab8 <unlock_fs>
 80113b8:	e001      	b.n	80113be <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80113ba:	230f      	movs	r3, #15
 80113bc:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80113be:	7bfb      	ldrb	r3, [r7, #15]
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d102      	bne.n	80113ca <validate+0x7e>
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	e000      	b.n	80113cc <validate+0x80>
 80113ca:	2300      	movs	r3, #0
 80113cc:	683a      	ldr	r2, [r7, #0]
 80113ce:	6013      	str	r3, [r2, #0]
	return res;
 80113d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80113d2:	4618      	mov	r0, r3
 80113d4:	3710      	adds	r7, #16
 80113d6:	46bd      	mov	sp, r7
 80113d8:	bd80      	pop	{r7, pc}
	...

080113dc <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80113dc:	b580      	push	{r7, lr}
 80113de:	b088      	sub	sp, #32
 80113e0:	af00      	add	r7, sp, #0
 80113e2:	60f8      	str	r0, [r7, #12]
 80113e4:	60b9      	str	r1, [r7, #8]
 80113e6:	4613      	mov	r3, r2
 80113e8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80113ea:	68bb      	ldr	r3, [r7, #8]
 80113ec:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80113ee:	f107 0310 	add.w	r3, r7, #16
 80113f2:	4618      	mov	r0, r3
 80113f4:	f7ff fcbb 	bl	8010d6e <get_ldnumber>
 80113f8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80113fa:	69fb      	ldr	r3, [r7, #28]
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	da01      	bge.n	8011404 <f_mount+0x28>
 8011400:	230b      	movs	r3, #11
 8011402:	e048      	b.n	8011496 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011404:	4a26      	ldr	r2, [pc, #152]	; (80114a0 <f_mount+0xc4>)
 8011406:	69fb      	ldr	r3, [r7, #28]
 8011408:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801140c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801140e:	69bb      	ldr	r3, [r7, #24]
 8011410:	2b00      	cmp	r3, #0
 8011412:	d00f      	beq.n	8011434 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011414:	69b8      	ldr	r0, [r7, #24]
 8011416:	f7fe fcb3 	bl	800fd80 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 801141a:	69bb      	ldr	r3, [r7, #24]
 801141c:	68db      	ldr	r3, [r3, #12]
 801141e:	4618      	mov	r0, r3
 8011420:	f001 f812 	bl	8012448 <ff_del_syncobj>
 8011424:	4603      	mov	r3, r0
 8011426:	2b00      	cmp	r3, #0
 8011428:	d101      	bne.n	801142e <f_mount+0x52>
 801142a:	2302      	movs	r3, #2
 801142c:	e033      	b.n	8011496 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801142e:	69bb      	ldr	r3, [r7, #24]
 8011430:	2200      	movs	r2, #0
 8011432:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d00f      	beq.n	801145a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	2200      	movs	r2, #0
 801143e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8011440:	69fb      	ldr	r3, [r7, #28]
 8011442:	b2da      	uxtb	r2, r3
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	330c      	adds	r3, #12
 8011448:	4619      	mov	r1, r3
 801144a:	4610      	mov	r0, r2
 801144c:	f000 ffe1 	bl	8012412 <ff_cre_syncobj>
 8011450:	4603      	mov	r3, r0
 8011452:	2b00      	cmp	r3, #0
 8011454:	d101      	bne.n	801145a <f_mount+0x7e>
 8011456:	2302      	movs	r3, #2
 8011458:	e01d      	b.n	8011496 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801145a:	68fa      	ldr	r2, [r7, #12]
 801145c:	4910      	ldr	r1, [pc, #64]	; (80114a0 <f_mount+0xc4>)
 801145e:	69fb      	ldr	r3, [r7, #28]
 8011460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	2b00      	cmp	r3, #0
 8011468:	d002      	beq.n	8011470 <f_mount+0x94>
 801146a:	79fb      	ldrb	r3, [r7, #7]
 801146c:	2b01      	cmp	r3, #1
 801146e:	d001      	beq.n	8011474 <f_mount+0x98>
 8011470:	2300      	movs	r3, #0
 8011472:	e010      	b.n	8011496 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8011474:	f107 010c 	add.w	r1, r7, #12
 8011478:	f107 0308 	add.w	r3, r7, #8
 801147c:	2200      	movs	r2, #0
 801147e:	4618      	mov	r0, r3
 8011480:	f7ff fd10 	bl	8010ea4 <find_volume>
 8011484:	4603      	mov	r3, r0
 8011486:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	7dfa      	ldrb	r2, [r7, #23]
 801148c:	4611      	mov	r1, r2
 801148e:	4618      	mov	r0, r3
 8011490:	f7fe fb12 	bl	800fab8 <unlock_fs>
 8011494:	7dfb      	ldrb	r3, [r7, #23]
}
 8011496:	4618      	mov	r0, r3
 8011498:	3720      	adds	r7, #32
 801149a:	46bd      	mov	sp, r7
 801149c:	bd80      	pop	{r7, pc}
 801149e:	bf00      	nop
 80114a0:	200007c8 	.word	0x200007c8

080114a4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b098      	sub	sp, #96	; 0x60
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	60f8      	str	r0, [r7, #12]
 80114ac:	60b9      	str	r1, [r7, #8]
 80114ae:	4613      	mov	r3, r2
 80114b0:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80114b2:	68fb      	ldr	r3, [r7, #12]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d101      	bne.n	80114bc <f_open+0x18>
 80114b8:	2309      	movs	r3, #9
 80114ba:	e1b4      	b.n	8011826 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80114bc:	79fb      	ldrb	r3, [r7, #7]
 80114be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80114c2:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80114c4:	79fa      	ldrb	r2, [r7, #7]
 80114c6:	f107 0110 	add.w	r1, r7, #16
 80114ca:	f107 0308 	add.w	r3, r7, #8
 80114ce:	4618      	mov	r0, r3
 80114d0:	f7ff fce8 	bl	8010ea4 <find_volume>
 80114d4:	4603      	mov	r3, r0
 80114d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80114da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80114de:	2b00      	cmp	r3, #0
 80114e0:	f040 8191 	bne.w	8011806 <f_open+0x362>
		dj.obj.fs = fs;
 80114e4:	693b      	ldr	r3, [r7, #16]
 80114e6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80114e8:	68ba      	ldr	r2, [r7, #8]
 80114ea:	f107 0314 	add.w	r3, r7, #20
 80114ee:	4611      	mov	r1, r2
 80114f0:	4618      	mov	r0, r3
 80114f2:	f7ff fbcb 	bl	8010c8c <follow_path>
 80114f6:	4603      	mov	r3, r0
 80114f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80114fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011500:	2b00      	cmp	r3, #0
 8011502:	d11a      	bne.n	801153a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8011504:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011508:	b25b      	sxtb	r3, r3
 801150a:	2b00      	cmp	r3, #0
 801150c:	da03      	bge.n	8011516 <f_open+0x72>
				res = FR_INVALID_NAME;
 801150e:	2306      	movs	r3, #6
 8011510:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8011514:	e011      	b.n	801153a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011516:	79fb      	ldrb	r3, [r7, #7]
 8011518:	f023 0301 	bic.w	r3, r3, #1
 801151c:	2b00      	cmp	r3, #0
 801151e:	bf14      	ite	ne
 8011520:	2301      	movne	r3, #1
 8011522:	2300      	moveq	r3, #0
 8011524:	b2db      	uxtb	r3, r3
 8011526:	461a      	mov	r2, r3
 8011528:	f107 0314 	add.w	r3, r7, #20
 801152c:	4611      	mov	r1, r2
 801152e:	4618      	mov	r0, r3
 8011530:	f7fe fade 	bl	800faf0 <chk_lock>
 8011534:	4603      	mov	r3, r0
 8011536:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801153a:	79fb      	ldrb	r3, [r7, #7]
 801153c:	f003 031c 	and.w	r3, r3, #28
 8011540:	2b00      	cmp	r3, #0
 8011542:	d07f      	beq.n	8011644 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8011544:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011548:	2b00      	cmp	r3, #0
 801154a:	d017      	beq.n	801157c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 801154c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011550:	2b04      	cmp	r3, #4
 8011552:	d10e      	bne.n	8011572 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8011554:	f7fe fb28 	bl	800fba8 <enq_lock>
 8011558:	4603      	mov	r3, r0
 801155a:	2b00      	cmp	r3, #0
 801155c:	d006      	beq.n	801156c <f_open+0xc8>
 801155e:	f107 0314 	add.w	r3, r7, #20
 8011562:	4618      	mov	r0, r3
 8011564:	f7ff fa6c 	bl	8010a40 <dir_register>
 8011568:	4603      	mov	r3, r0
 801156a:	e000      	b.n	801156e <f_open+0xca>
 801156c:	2312      	movs	r3, #18
 801156e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8011572:	79fb      	ldrb	r3, [r7, #7]
 8011574:	f043 0308 	orr.w	r3, r3, #8
 8011578:	71fb      	strb	r3, [r7, #7]
 801157a:	e010      	b.n	801159e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 801157c:	7ebb      	ldrb	r3, [r7, #26]
 801157e:	f003 0311 	and.w	r3, r3, #17
 8011582:	2b00      	cmp	r3, #0
 8011584:	d003      	beq.n	801158e <f_open+0xea>
					res = FR_DENIED;
 8011586:	2307      	movs	r3, #7
 8011588:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801158c:	e007      	b.n	801159e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 801158e:	79fb      	ldrb	r3, [r7, #7]
 8011590:	f003 0304 	and.w	r3, r3, #4
 8011594:	2b00      	cmp	r3, #0
 8011596:	d002      	beq.n	801159e <f_open+0xfa>
 8011598:	2308      	movs	r3, #8
 801159a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 801159e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80115a2:	2b00      	cmp	r3, #0
 80115a4:	d168      	bne.n	8011678 <f_open+0x1d4>
 80115a6:	79fb      	ldrb	r3, [r7, #7]
 80115a8:	f003 0308 	and.w	r3, r3, #8
 80115ac:	2b00      	cmp	r3, #0
 80115ae:	d063      	beq.n	8011678 <f_open+0x1d4>
				dw = GET_FATTIME();
 80115b0:	f7fd fb8e 	bl	800ecd0 <get_fattime>
 80115b4:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80115b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115b8:	330e      	adds	r3, #14
 80115ba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80115bc:	4618      	mov	r0, r3
 80115be:	f7fe f9bb 	bl	800f938 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80115c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115c4:	3316      	adds	r3, #22
 80115c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80115c8:	4618      	mov	r0, r3
 80115ca:	f7fe f9b5 	bl	800f938 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80115ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115d0:	330b      	adds	r3, #11
 80115d2:	2220      	movs	r2, #32
 80115d4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80115d6:	693b      	ldr	r3, [r7, #16]
 80115d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80115da:	4611      	mov	r1, r2
 80115dc:	4618      	mov	r0, r3
 80115de:	f7ff f93e 	bl	801085e <ld_clust>
 80115e2:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80115e4:	693b      	ldr	r3, [r7, #16]
 80115e6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80115e8:	2200      	movs	r2, #0
 80115ea:	4618      	mov	r0, r3
 80115ec:	f7ff f956 	bl	801089c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80115f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80115f2:	331c      	adds	r3, #28
 80115f4:	2100      	movs	r1, #0
 80115f6:	4618      	mov	r0, r3
 80115f8:	f7fe f99e 	bl	800f938 <st_dword>
					fs->wflag = 1;
 80115fc:	693b      	ldr	r3, [r7, #16]
 80115fe:	2201      	movs	r2, #1
 8011600:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8011602:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011604:	2b00      	cmp	r3, #0
 8011606:	d037      	beq.n	8011678 <f_open+0x1d4>
						dw = fs->winsect;
 8011608:	693b      	ldr	r3, [r7, #16]
 801160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801160c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 801160e:	f107 0314 	add.w	r3, r7, #20
 8011612:	2200      	movs	r2, #0
 8011614:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8011616:	4618      	mov	r0, r3
 8011618:	f7fe fe69 	bl	80102ee <remove_chain>
 801161c:	4603      	mov	r3, r0
 801161e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8011622:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011626:	2b00      	cmp	r3, #0
 8011628:	d126      	bne.n	8011678 <f_open+0x1d4>
							res = move_window(fs, dw);
 801162a:	693b      	ldr	r3, [r7, #16]
 801162c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801162e:	4618      	mov	r0, r3
 8011630:	f7fe fc0e 	bl	800fe50 <move_window>
 8011634:	4603      	mov	r3, r0
 8011636:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801163a:	693b      	ldr	r3, [r7, #16]
 801163c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801163e:	3a01      	subs	r2, #1
 8011640:	611a      	str	r2, [r3, #16]
 8011642:	e019      	b.n	8011678 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8011644:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8011648:	2b00      	cmp	r3, #0
 801164a:	d115      	bne.n	8011678 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 801164c:	7ebb      	ldrb	r3, [r7, #26]
 801164e:	f003 0310 	and.w	r3, r3, #16
 8011652:	2b00      	cmp	r3, #0
 8011654:	d003      	beq.n	801165e <f_open+0x1ba>
					res = FR_NO_FILE;
 8011656:	2304      	movs	r3, #4
 8011658:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 801165c:	e00c      	b.n	8011678 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 801165e:	79fb      	ldrb	r3, [r7, #7]
 8011660:	f003 0302 	and.w	r3, r3, #2
 8011664:	2b00      	cmp	r3, #0
 8011666:	d007      	beq.n	8011678 <f_open+0x1d4>
 8011668:	7ebb      	ldrb	r3, [r7, #26]
 801166a:	f003 0301 	and.w	r3, r3, #1
 801166e:	2b00      	cmp	r3, #0
 8011670:	d002      	beq.n	8011678 <f_open+0x1d4>
						res = FR_DENIED;
 8011672:	2307      	movs	r3, #7
 8011674:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8011678:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801167c:	2b00      	cmp	r3, #0
 801167e:	d128      	bne.n	80116d2 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8011680:	79fb      	ldrb	r3, [r7, #7]
 8011682:	f003 0308 	and.w	r3, r3, #8
 8011686:	2b00      	cmp	r3, #0
 8011688:	d003      	beq.n	8011692 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 801168a:	79fb      	ldrb	r3, [r7, #7]
 801168c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011690:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8011692:	693b      	ldr	r3, [r7, #16]
 8011694:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 801169a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80116a0:	79fb      	ldrb	r3, [r7, #7]
 80116a2:	f023 0301 	bic.w	r3, r3, #1
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	bf14      	ite	ne
 80116aa:	2301      	movne	r3, #1
 80116ac:	2300      	moveq	r3, #0
 80116ae:	b2db      	uxtb	r3, r3
 80116b0:	461a      	mov	r2, r3
 80116b2:	f107 0314 	add.w	r3, r7, #20
 80116b6:	4611      	mov	r1, r2
 80116b8:	4618      	mov	r0, r3
 80116ba:	f7fe fa97 	bl	800fbec <inc_lock>
 80116be:	4602      	mov	r2, r0
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	691b      	ldr	r3, [r3, #16]
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d102      	bne.n	80116d2 <f_open+0x22e>
 80116cc:	2302      	movs	r3, #2
 80116ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80116d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80116d6:	2b00      	cmp	r3, #0
 80116d8:	f040 8095 	bne.w	8011806 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80116dc:	693b      	ldr	r3, [r7, #16]
 80116de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80116e0:	4611      	mov	r1, r2
 80116e2:	4618      	mov	r0, r3
 80116e4:	f7ff f8bb 	bl	801085e <ld_clust>
 80116e8:	4602      	mov	r2, r0
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80116ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80116f0:	331c      	adds	r3, #28
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7fe f8e2 	bl	800f8bc <ld_dword>
 80116f8:	4602      	mov	r2, r0
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	2200      	movs	r2, #0
 8011702:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011704:	693a      	ldr	r2, [r7, #16]
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 801170a:	693b      	ldr	r3, [r7, #16]
 801170c:	88da      	ldrh	r2, [r3, #6]
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	79fa      	ldrb	r2, [r7, #7]
 8011716:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	2200      	movs	r2, #0
 801171c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	2200      	movs	r2, #0
 8011722:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	2200      	movs	r2, #0
 8011728:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 801172a:	68fb      	ldr	r3, [r7, #12]
 801172c:	3330      	adds	r3, #48	; 0x30
 801172e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011732:	2100      	movs	r1, #0
 8011734:	4618      	mov	r0, r3
 8011736:	f7fe f94c 	bl	800f9d2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 801173a:	79fb      	ldrb	r3, [r7, #7]
 801173c:	f003 0320 	and.w	r3, r3, #32
 8011740:	2b00      	cmp	r3, #0
 8011742:	d060      	beq.n	8011806 <f_open+0x362>
 8011744:	68fb      	ldr	r3, [r7, #12]
 8011746:	68db      	ldr	r3, [r3, #12]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d05c      	beq.n	8011806 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	68da      	ldr	r2, [r3, #12]
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8011754:	693b      	ldr	r3, [r7, #16]
 8011756:	895b      	ldrh	r3, [r3, #10]
 8011758:	025b      	lsls	r3, r3, #9
 801175a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	689b      	ldr	r3, [r3, #8]
 8011760:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011762:	68fb      	ldr	r3, [r7, #12]
 8011764:	68db      	ldr	r3, [r3, #12]
 8011766:	657b      	str	r3, [r7, #84]	; 0x54
 8011768:	e016      	b.n	8011798 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801176e:	4618      	mov	r0, r3
 8011770:	f7fe fc29 	bl	800ffc6 <get_fat>
 8011774:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8011776:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011778:	2b01      	cmp	r3, #1
 801177a:	d802      	bhi.n	8011782 <f_open+0x2de>
 801177c:	2302      	movs	r3, #2
 801177e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8011782:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011788:	d102      	bne.n	8011790 <f_open+0x2ec>
 801178a:	2301      	movs	r3, #1
 801178c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8011790:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8011792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011794:	1ad3      	subs	r3, r2, r3
 8011796:	657b      	str	r3, [r7, #84]	; 0x54
 8011798:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801179c:	2b00      	cmp	r3, #0
 801179e:	d103      	bne.n	80117a8 <f_open+0x304>
 80117a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80117a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80117a4:	429a      	cmp	r2, r3
 80117a6:	d8e0      	bhi.n	801176a <f_open+0x2c6>
				}
				fp->clust = clst;
 80117a8:	68fb      	ldr	r3, [r7, #12]
 80117aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80117ac:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80117ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	d127      	bne.n	8011806 <f_open+0x362>
 80117b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80117b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80117bc:	2b00      	cmp	r3, #0
 80117be:	d022      	beq.n	8011806 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80117c0:	693b      	ldr	r3, [r7, #16]
 80117c2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80117c4:	4618      	mov	r0, r3
 80117c6:	f7fe fbdf 	bl	800ff88 <clust2sect>
 80117ca:	6478      	str	r0, [r7, #68]	; 0x44
 80117cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d103      	bne.n	80117da <f_open+0x336>
						res = FR_INT_ERR;
 80117d2:	2302      	movs	r3, #2
 80117d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80117d8:	e015      	b.n	8011806 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80117da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80117dc:	0a5a      	lsrs	r2, r3, #9
 80117de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117e0:	441a      	add	r2, r3
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80117e6:	693b      	ldr	r3, [r7, #16]
 80117e8:	7858      	ldrb	r0, [r3, #1]
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	6a1a      	ldr	r2, [r3, #32]
 80117f4:	2301      	movs	r3, #1
 80117f6:	f7fd ffeb 	bl	800f7d0 <disk_read>
 80117fa:	4603      	mov	r3, r0
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d002      	beq.n	8011806 <f_open+0x362>
 8011800:	2301      	movs	r3, #1
 8011802:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011806:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801180a:	2b00      	cmp	r3, #0
 801180c:	d002      	beq.n	8011814 <f_open+0x370>
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	2200      	movs	r2, #0
 8011812:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011814:	693b      	ldr	r3, [r7, #16]
 8011816:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801181a:	4611      	mov	r1, r2
 801181c:	4618      	mov	r0, r3
 801181e:	f7fe f94b 	bl	800fab8 <unlock_fs>
 8011822:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8011826:	4618      	mov	r0, r3
 8011828:	3760      	adds	r7, #96	; 0x60
 801182a:	46bd      	mov	sp, r7
 801182c:	bd80      	pop	{r7, pc}

0801182e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801182e:	b580      	push	{r7, lr}
 8011830:	b08c      	sub	sp, #48	; 0x30
 8011832:	af00      	add	r7, sp, #0
 8011834:	60f8      	str	r0, [r7, #12]
 8011836:	60b9      	str	r1, [r7, #8]
 8011838:	607a      	str	r2, [r7, #4]
 801183a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 801183c:	68bb      	ldr	r3, [r7, #8]
 801183e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8011840:	683b      	ldr	r3, [r7, #0]
 8011842:	2200      	movs	r2, #0
 8011844:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	f107 0210 	add.w	r2, r7, #16
 801184c:	4611      	mov	r1, r2
 801184e:	4618      	mov	r0, r3
 8011850:	f7ff fd7c 	bl	801134c <validate>
 8011854:	4603      	mov	r3, r0
 8011856:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801185a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801185e:	2b00      	cmp	r3, #0
 8011860:	d107      	bne.n	8011872 <f_write+0x44>
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	7d5b      	ldrb	r3, [r3, #21]
 8011866:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801186a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801186e:	2b00      	cmp	r3, #0
 8011870:	d009      	beq.n	8011886 <f_write+0x58>
 8011872:	693b      	ldr	r3, [r7, #16]
 8011874:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8011878:	4611      	mov	r1, r2
 801187a:	4618      	mov	r0, r3
 801187c:	f7fe f91c 	bl	800fab8 <unlock_fs>
 8011880:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011884:	e173      	b.n	8011b6e <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	7d1b      	ldrb	r3, [r3, #20]
 801188a:	f003 0302 	and.w	r3, r3, #2
 801188e:	2b00      	cmp	r3, #0
 8011890:	d106      	bne.n	80118a0 <f_write+0x72>
 8011892:	693b      	ldr	r3, [r7, #16]
 8011894:	2107      	movs	r1, #7
 8011896:	4618      	mov	r0, r3
 8011898:	f7fe f90e 	bl	800fab8 <unlock_fs>
 801189c:	2307      	movs	r3, #7
 801189e:	e166      	b.n	8011b6e <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	699a      	ldr	r2, [r3, #24]
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	441a      	add	r2, r3
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	699b      	ldr	r3, [r3, #24]
 80118ac:	429a      	cmp	r2, r3
 80118ae:	f080 814b 	bcs.w	8011b48 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	699b      	ldr	r3, [r3, #24]
 80118b6:	43db      	mvns	r3, r3
 80118b8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80118ba:	e145      	b.n	8011b48 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	699b      	ldr	r3, [r3, #24]
 80118c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	f040 8101 	bne.w	8011acc <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80118ca:	68fb      	ldr	r3, [r7, #12]
 80118cc:	699b      	ldr	r3, [r3, #24]
 80118ce:	0a5b      	lsrs	r3, r3, #9
 80118d0:	693a      	ldr	r2, [r7, #16]
 80118d2:	8952      	ldrh	r2, [r2, #10]
 80118d4:	3a01      	subs	r2, #1
 80118d6:	4013      	ands	r3, r2
 80118d8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80118da:	69bb      	ldr	r3, [r7, #24]
 80118dc:	2b00      	cmp	r3, #0
 80118de:	d14d      	bne.n	801197c <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80118e0:	68fb      	ldr	r3, [r7, #12]
 80118e2:	699b      	ldr	r3, [r3, #24]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d10c      	bne.n	8011902 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80118e8:	68fb      	ldr	r3, [r7, #12]
 80118ea:	689b      	ldr	r3, [r3, #8]
 80118ec:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80118ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d11a      	bne.n	801192a <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80118f4:	68fb      	ldr	r3, [r7, #12]
 80118f6:	2100      	movs	r1, #0
 80118f8:	4618      	mov	r0, r3
 80118fa:	f7fe fd5d 	bl	80103b8 <create_chain>
 80118fe:	62b8      	str	r0, [r7, #40]	; 0x28
 8011900:	e013      	b.n	801192a <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011906:	2b00      	cmp	r3, #0
 8011908:	d007      	beq.n	801191a <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801190a:	68fb      	ldr	r3, [r7, #12]
 801190c:	699b      	ldr	r3, [r3, #24]
 801190e:	4619      	mov	r1, r3
 8011910:	68f8      	ldr	r0, [r7, #12]
 8011912:	f7fe fde9 	bl	80104e8 <clmt_clust>
 8011916:	62b8      	str	r0, [r7, #40]	; 0x28
 8011918:	e007      	b.n	801192a <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801191a:	68fa      	ldr	r2, [r7, #12]
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	69db      	ldr	r3, [r3, #28]
 8011920:	4619      	mov	r1, r3
 8011922:	4610      	mov	r0, r2
 8011924:	f7fe fd48 	bl	80103b8 <create_chain>
 8011928:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801192a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801192c:	2b00      	cmp	r3, #0
 801192e:	f000 8110 	beq.w	8011b52 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011934:	2b01      	cmp	r3, #1
 8011936:	d109      	bne.n	801194c <f_write+0x11e>
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	2202      	movs	r2, #2
 801193c:	755a      	strb	r2, [r3, #21]
 801193e:	693b      	ldr	r3, [r7, #16]
 8011940:	2102      	movs	r1, #2
 8011942:	4618      	mov	r0, r3
 8011944:	f7fe f8b8 	bl	800fab8 <unlock_fs>
 8011948:	2302      	movs	r3, #2
 801194a:	e110      	b.n	8011b6e <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801194c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801194e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011952:	d109      	bne.n	8011968 <f_write+0x13a>
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	2201      	movs	r2, #1
 8011958:	755a      	strb	r2, [r3, #21]
 801195a:	693b      	ldr	r3, [r7, #16]
 801195c:	2101      	movs	r1, #1
 801195e:	4618      	mov	r0, r3
 8011960:	f7fe f8aa 	bl	800fab8 <unlock_fs>
 8011964:	2301      	movs	r3, #1
 8011966:	e102      	b.n	8011b6e <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801196c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	689b      	ldr	r3, [r3, #8]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d102      	bne.n	801197c <f_write+0x14e>
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801197a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	7d1b      	ldrb	r3, [r3, #20]
 8011980:	b25b      	sxtb	r3, r3
 8011982:	2b00      	cmp	r3, #0
 8011984:	da1d      	bge.n	80119c2 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	7858      	ldrb	r0, [r3, #1]
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	6a1a      	ldr	r2, [r3, #32]
 8011994:	2301      	movs	r3, #1
 8011996:	f7fd ff3b 	bl	800f810 <disk_write>
 801199a:	4603      	mov	r3, r0
 801199c:	2b00      	cmp	r3, #0
 801199e:	d009      	beq.n	80119b4 <f_write+0x186>
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	2201      	movs	r2, #1
 80119a4:	755a      	strb	r2, [r3, #21]
 80119a6:	693b      	ldr	r3, [r7, #16]
 80119a8:	2101      	movs	r1, #1
 80119aa:	4618      	mov	r0, r3
 80119ac:	f7fe f884 	bl	800fab8 <unlock_fs>
 80119b0:	2301      	movs	r3, #1
 80119b2:	e0dc      	b.n	8011b6e <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	7d1b      	ldrb	r3, [r3, #20]
 80119b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80119bc:	b2da      	uxtb	r2, r3
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80119c2:	693a      	ldr	r2, [r7, #16]
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	69db      	ldr	r3, [r3, #28]
 80119c8:	4619      	mov	r1, r3
 80119ca:	4610      	mov	r0, r2
 80119cc:	f7fe fadc 	bl	800ff88 <clust2sect>
 80119d0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80119d2:	697b      	ldr	r3, [r7, #20]
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	d109      	bne.n	80119ec <f_write+0x1be>
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	2202      	movs	r2, #2
 80119dc:	755a      	strb	r2, [r3, #21]
 80119de:	693b      	ldr	r3, [r7, #16]
 80119e0:	2102      	movs	r1, #2
 80119e2:	4618      	mov	r0, r3
 80119e4:	f7fe f868 	bl	800fab8 <unlock_fs>
 80119e8:	2302      	movs	r3, #2
 80119ea:	e0c0      	b.n	8011b6e <f_write+0x340>
			sect += csect;
 80119ec:	697a      	ldr	r2, [r7, #20]
 80119ee:	69bb      	ldr	r3, [r7, #24]
 80119f0:	4413      	add	r3, r2
 80119f2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	0a5b      	lsrs	r3, r3, #9
 80119f8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80119fa:	6a3b      	ldr	r3, [r7, #32]
 80119fc:	2b00      	cmp	r3, #0
 80119fe:	d041      	beq.n	8011a84 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8011a00:	69ba      	ldr	r2, [r7, #24]
 8011a02:	6a3b      	ldr	r3, [r7, #32]
 8011a04:	4413      	add	r3, r2
 8011a06:	693a      	ldr	r2, [r7, #16]
 8011a08:	8952      	ldrh	r2, [r2, #10]
 8011a0a:	4293      	cmp	r3, r2
 8011a0c:	d905      	bls.n	8011a1a <f_write+0x1ec>
					cc = fs->csize - csect;
 8011a0e:	693b      	ldr	r3, [r7, #16]
 8011a10:	895b      	ldrh	r3, [r3, #10]
 8011a12:	461a      	mov	r2, r3
 8011a14:	69bb      	ldr	r3, [r7, #24]
 8011a16:	1ad3      	subs	r3, r2, r3
 8011a18:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011a1a:	693b      	ldr	r3, [r7, #16]
 8011a1c:	7858      	ldrb	r0, [r3, #1]
 8011a1e:	6a3b      	ldr	r3, [r7, #32]
 8011a20:	697a      	ldr	r2, [r7, #20]
 8011a22:	69f9      	ldr	r1, [r7, #28]
 8011a24:	f7fd fef4 	bl	800f810 <disk_write>
 8011a28:	4603      	mov	r3, r0
 8011a2a:	2b00      	cmp	r3, #0
 8011a2c:	d009      	beq.n	8011a42 <f_write+0x214>
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	2201      	movs	r2, #1
 8011a32:	755a      	strb	r2, [r3, #21]
 8011a34:	693b      	ldr	r3, [r7, #16]
 8011a36:	2101      	movs	r1, #1
 8011a38:	4618      	mov	r0, r3
 8011a3a:	f7fe f83d 	bl	800fab8 <unlock_fs>
 8011a3e:	2301      	movs	r3, #1
 8011a40:	e095      	b.n	8011b6e <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	6a1a      	ldr	r2, [r3, #32]
 8011a46:	697b      	ldr	r3, [r7, #20]
 8011a48:	1ad3      	subs	r3, r2, r3
 8011a4a:	6a3a      	ldr	r2, [r7, #32]
 8011a4c:	429a      	cmp	r2, r3
 8011a4e:	d915      	bls.n	8011a7c <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8011a50:	68fb      	ldr	r3, [r7, #12]
 8011a52:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	6a1a      	ldr	r2, [r3, #32]
 8011a5a:	697b      	ldr	r3, [r7, #20]
 8011a5c:	1ad3      	subs	r3, r2, r3
 8011a5e:	025b      	lsls	r3, r3, #9
 8011a60:	69fa      	ldr	r2, [r7, #28]
 8011a62:	4413      	add	r3, r2
 8011a64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011a68:	4619      	mov	r1, r3
 8011a6a:	f7fd ff91 	bl	800f990 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8011a6e:	68fb      	ldr	r3, [r7, #12]
 8011a70:	7d1b      	ldrb	r3, [r3, #20]
 8011a72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011a76:	b2da      	uxtb	r2, r3
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8011a7c:	6a3b      	ldr	r3, [r7, #32]
 8011a7e:	025b      	lsls	r3, r3, #9
 8011a80:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8011a82:	e044      	b.n	8011b0e <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	6a1b      	ldr	r3, [r3, #32]
 8011a88:	697a      	ldr	r2, [r7, #20]
 8011a8a:	429a      	cmp	r2, r3
 8011a8c:	d01b      	beq.n	8011ac6 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	699a      	ldr	r2, [r3, #24]
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8011a96:	429a      	cmp	r2, r3
 8011a98:	d215      	bcs.n	8011ac6 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8011a9a:	693b      	ldr	r3, [r7, #16]
 8011a9c:	7858      	ldrb	r0, [r3, #1]
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011aa4:	2301      	movs	r3, #1
 8011aa6:	697a      	ldr	r2, [r7, #20]
 8011aa8:	f7fd fe92 	bl	800f7d0 <disk_read>
 8011aac:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d009      	beq.n	8011ac6 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	2201      	movs	r2, #1
 8011ab6:	755a      	strb	r2, [r3, #21]
 8011ab8:	693b      	ldr	r3, [r7, #16]
 8011aba:	2101      	movs	r1, #1
 8011abc:	4618      	mov	r0, r3
 8011abe:	f7fd fffb 	bl	800fab8 <unlock_fs>
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	e053      	b.n	8011b6e <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	697a      	ldr	r2, [r7, #20]
 8011aca:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	699b      	ldr	r3, [r3, #24]
 8011ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011ad4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011ad8:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011ada:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	429a      	cmp	r2, r3
 8011ae0:	d901      	bls.n	8011ae6 <f_write+0x2b8>
 8011ae2:	687b      	ldr	r3, [r7, #4]
 8011ae4:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	699b      	ldr	r3, [r3, #24]
 8011af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011af4:	4413      	add	r3, r2
 8011af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011af8:	69f9      	ldr	r1, [r7, #28]
 8011afa:	4618      	mov	r0, r3
 8011afc:	f7fd ff48 	bl	800f990 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	7d1b      	ldrb	r3, [r3, #20]
 8011b04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011b08:	b2da      	uxtb	r2, r3
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8011b0e:	69fa      	ldr	r2, [r7, #28]
 8011b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b12:	4413      	add	r3, r2
 8011b14:	61fb      	str	r3, [r7, #28]
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	699a      	ldr	r2, [r3, #24]
 8011b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b1c:	441a      	add	r2, r3
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	619a      	str	r2, [r3, #24]
 8011b22:	68fb      	ldr	r3, [r7, #12]
 8011b24:	68da      	ldr	r2, [r3, #12]
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	699b      	ldr	r3, [r3, #24]
 8011b2a:	429a      	cmp	r2, r3
 8011b2c:	bf38      	it	cc
 8011b2e:	461a      	movcc	r2, r3
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	60da      	str	r2, [r3, #12]
 8011b34:	683b      	ldr	r3, [r7, #0]
 8011b36:	681a      	ldr	r2, [r3, #0]
 8011b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b3a:	441a      	add	r2, r3
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	601a      	str	r2, [r3, #0]
 8011b40:	687a      	ldr	r2, [r7, #4]
 8011b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011b44:	1ad3      	subs	r3, r2, r3
 8011b46:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	f47f aeb6 	bne.w	80118bc <f_write+0x8e>
 8011b50:	e000      	b.n	8011b54 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011b52:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	7d1b      	ldrb	r3, [r3, #20]
 8011b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011b5c:	b2da      	uxtb	r2, r3
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8011b62:	693b      	ldr	r3, [r7, #16]
 8011b64:	2100      	movs	r1, #0
 8011b66:	4618      	mov	r0, r3
 8011b68:	f7fd ffa6 	bl	800fab8 <unlock_fs>
 8011b6c:	2300      	movs	r3, #0
}
 8011b6e:	4618      	mov	r0, r3
 8011b70:	3730      	adds	r7, #48	; 0x30
 8011b72:	46bd      	mov	sp, r7
 8011b74:	bd80      	pop	{r7, pc}

08011b76 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011b76:	b580      	push	{r7, lr}
 8011b78:	b086      	sub	sp, #24
 8011b7a:	af00      	add	r7, sp, #0
 8011b7c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	f107 0208 	add.w	r2, r7, #8
 8011b84:	4611      	mov	r1, r2
 8011b86:	4618      	mov	r0, r3
 8011b88:	f7ff fbe0 	bl	801134c <validate>
 8011b8c:	4603      	mov	r3, r0
 8011b8e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011b90:	7dfb      	ldrb	r3, [r7, #23]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d16d      	bne.n	8011c72 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8011b96:	687b      	ldr	r3, [r7, #4]
 8011b98:	7d1b      	ldrb	r3, [r3, #20]
 8011b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d067      	beq.n	8011c72 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	7d1b      	ldrb	r3, [r3, #20]
 8011ba6:	b25b      	sxtb	r3, r3
 8011ba8:	2b00      	cmp	r3, #0
 8011baa:	da1a      	bge.n	8011be2 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011bac:	68bb      	ldr	r3, [r7, #8]
 8011bae:	7858      	ldrb	r0, [r3, #1]
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	6a1a      	ldr	r2, [r3, #32]
 8011bba:	2301      	movs	r3, #1
 8011bbc:	f7fd fe28 	bl	800f810 <disk_write>
 8011bc0:	4603      	mov	r3, r0
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d006      	beq.n	8011bd4 <f_sync+0x5e>
 8011bc6:	68bb      	ldr	r3, [r7, #8]
 8011bc8:	2101      	movs	r1, #1
 8011bca:	4618      	mov	r0, r3
 8011bcc:	f7fd ff74 	bl	800fab8 <unlock_fs>
 8011bd0:	2301      	movs	r3, #1
 8011bd2:	e055      	b.n	8011c80 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	7d1b      	ldrb	r3, [r3, #20]
 8011bd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011bdc:	b2da      	uxtb	r2, r3
 8011bde:	687b      	ldr	r3, [r7, #4]
 8011be0:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8011be2:	f7fd f875 	bl	800ecd0 <get_fattime>
 8011be6:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011be8:	68ba      	ldr	r2, [r7, #8]
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011bee:	4619      	mov	r1, r3
 8011bf0:	4610      	mov	r0, r2
 8011bf2:	f7fe f92d 	bl	800fe50 <move_window>
 8011bf6:	4603      	mov	r3, r0
 8011bf8:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011bfa:	7dfb      	ldrb	r3, [r7, #23]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d138      	bne.n	8011c72 <f_sync+0xfc>
					dir = fp->dir_ptr;
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c04:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	330b      	adds	r3, #11
 8011c0a:	781a      	ldrb	r2, [r3, #0]
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	330b      	adds	r3, #11
 8011c10:	f042 0220 	orr.w	r2, r2, #32
 8011c14:	b2d2      	uxtb	r2, r2
 8011c16:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011c18:	687b      	ldr	r3, [r7, #4]
 8011c1a:	6818      	ldr	r0, [r3, #0]
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	689b      	ldr	r3, [r3, #8]
 8011c20:	461a      	mov	r2, r3
 8011c22:	68f9      	ldr	r1, [r7, #12]
 8011c24:	f7fe fe3a 	bl	801089c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	f103 021c 	add.w	r2, r3, #28
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	68db      	ldr	r3, [r3, #12]
 8011c32:	4619      	mov	r1, r3
 8011c34:	4610      	mov	r0, r2
 8011c36:	f7fd fe7f 	bl	800f938 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	3316      	adds	r3, #22
 8011c3e:	6939      	ldr	r1, [r7, #16]
 8011c40:	4618      	mov	r0, r3
 8011c42:	f7fd fe79 	bl	800f938 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	3312      	adds	r3, #18
 8011c4a:	2100      	movs	r1, #0
 8011c4c:	4618      	mov	r0, r3
 8011c4e:	f7fd fe58 	bl	800f902 <st_word>
					fs->wflag = 1;
 8011c52:	68bb      	ldr	r3, [r7, #8]
 8011c54:	2201      	movs	r2, #1
 8011c56:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8011c58:	68bb      	ldr	r3, [r7, #8]
 8011c5a:	4618      	mov	r0, r3
 8011c5c:	f7fe f926 	bl	800feac <sync_fs>
 8011c60:	4603      	mov	r3, r0
 8011c62:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8011c64:	687b      	ldr	r3, [r7, #4]
 8011c66:	7d1b      	ldrb	r3, [r3, #20]
 8011c68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011c6c:	b2da      	uxtb	r2, r3
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	7dfa      	ldrb	r2, [r7, #23]
 8011c76:	4611      	mov	r1, r2
 8011c78:	4618      	mov	r0, r3
 8011c7a:	f7fd ff1d 	bl	800fab8 <unlock_fs>
 8011c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011c80:	4618      	mov	r0, r3
 8011c82:	3718      	adds	r7, #24
 8011c84:	46bd      	mov	sp, r7
 8011c86:	bd80      	pop	{r7, pc}

08011c88 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	b084      	sub	sp, #16
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8011c90:	6878      	ldr	r0, [r7, #4]
 8011c92:	f7ff ff70 	bl	8011b76 <f_sync>
 8011c96:	4603      	mov	r3, r0
 8011c98:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8011c9a:	7bfb      	ldrb	r3, [r7, #15]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	d11d      	bne.n	8011cdc <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f107 0208 	add.w	r2, r7, #8
 8011ca6:	4611      	mov	r1, r2
 8011ca8:	4618      	mov	r0, r3
 8011caa:	f7ff fb4f 	bl	801134c <validate>
 8011cae:	4603      	mov	r3, r0
 8011cb0:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011cb2:	7bfb      	ldrb	r3, [r7, #15]
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	d111      	bne.n	8011cdc <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8011cb8:	687b      	ldr	r3, [r7, #4]
 8011cba:	691b      	ldr	r3, [r3, #16]
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f7fe f823 	bl	800fd08 <dec_lock>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8011cc6:	7bfb      	ldrb	r3, [r7, #15]
 8011cc8:	2b00      	cmp	r3, #0
 8011cca:	d102      	bne.n	8011cd2 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	2200      	movs	r2, #0
 8011cd0:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8011cd2:	68bb      	ldr	r3, [r7, #8]
 8011cd4:	2100      	movs	r1, #0
 8011cd6:	4618      	mov	r0, r3
 8011cd8:	f7fd feee 	bl	800fab8 <unlock_fs>
#endif
		}
	}
	return res;
 8011cdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8011cde:	4618      	mov	r0, r3
 8011ce0:	3710      	adds	r7, #16
 8011ce2:	46bd      	mov	sp, r7
 8011ce4:	bd80      	pop	{r7, pc}

08011ce6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8011ce6:	b580      	push	{r7, lr}
 8011ce8:	b090      	sub	sp, #64	; 0x40
 8011cea:	af00      	add	r7, sp, #0
 8011cec:	6078      	str	r0, [r7, #4]
 8011cee:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	f107 0208 	add.w	r2, r7, #8
 8011cf6:	4611      	mov	r1, r2
 8011cf8:	4618      	mov	r0, r3
 8011cfa:	f7ff fb27 	bl	801134c <validate>
 8011cfe:	4603      	mov	r3, r0
 8011d00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011d04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	d103      	bne.n	8011d14 <f_lseek+0x2e>
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	7d5b      	ldrb	r3, [r3, #21]
 8011d10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011d14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d009      	beq.n	8011d30 <f_lseek+0x4a>
 8011d1c:	68bb      	ldr	r3, [r7, #8]
 8011d1e:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8011d22:	4611      	mov	r1, r2
 8011d24:	4618      	mov	r0, r3
 8011d26:	f7fd fec7 	bl	800fab8 <unlock_fs>
 8011d2a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011d2e:	e229      	b.n	8012184 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d34:	2b00      	cmp	r3, #0
 8011d36:	f000 80ea 	beq.w	8011f0e <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8011d3a:	683b      	ldr	r3, [r7, #0]
 8011d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d40:	d164      	bne.n	8011e0c <f_lseek+0x126>
			tbl = fp->cltbl;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011d46:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8011d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d4a:	1d1a      	adds	r2, r3, #4
 8011d4c:	627a      	str	r2, [r7, #36]	; 0x24
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	617b      	str	r3, [r7, #20]
 8011d52:	2302      	movs	r3, #2
 8011d54:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	689b      	ldr	r3, [r3, #8]
 8011d5a:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8011d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	d044      	beq.n	8011dec <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d64:	613b      	str	r3, [r7, #16]
 8011d66:	2300      	movs	r3, #0
 8011d68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d6c:	3302      	adds	r3, #2
 8011d6e:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8011d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d72:	60fb      	str	r3, [r7, #12]
 8011d74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d76:	3301      	adds	r3, #1
 8011d78:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011d7e:	4618      	mov	r0, r3
 8011d80:	f7fe f921 	bl	800ffc6 <get_fat>
 8011d84:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011d88:	2b01      	cmp	r3, #1
 8011d8a:	d809      	bhi.n	8011da0 <f_lseek+0xba>
 8011d8c:	687b      	ldr	r3, [r7, #4]
 8011d8e:	2202      	movs	r2, #2
 8011d90:	755a      	strb	r2, [r3, #21]
 8011d92:	68bb      	ldr	r3, [r7, #8]
 8011d94:	2102      	movs	r1, #2
 8011d96:	4618      	mov	r0, r3
 8011d98:	f7fd fe8e 	bl	800fab8 <unlock_fs>
 8011d9c:	2302      	movs	r3, #2
 8011d9e:	e1f1      	b.n	8012184 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011da6:	d109      	bne.n	8011dbc <f_lseek+0xd6>
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	2201      	movs	r2, #1
 8011dac:	755a      	strb	r2, [r3, #21]
 8011dae:	68bb      	ldr	r3, [r7, #8]
 8011db0:	2101      	movs	r1, #1
 8011db2:	4618      	mov	r0, r3
 8011db4:	f7fd fe80 	bl	800fab8 <unlock_fs>
 8011db8:	2301      	movs	r3, #1
 8011dba:	e1e3      	b.n	8012184 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	3301      	adds	r3, #1
 8011dc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011dc2:	429a      	cmp	r2, r3
 8011dc4:	d0d4      	beq.n	8011d70 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8011dc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011dc8:	697b      	ldr	r3, [r7, #20]
 8011dca:	429a      	cmp	r2, r3
 8011dcc:	d809      	bhi.n	8011de2 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8011dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd0:	1d1a      	adds	r2, r3, #4
 8011dd2:	627a      	str	r2, [r7, #36]	; 0x24
 8011dd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011dd6:	601a      	str	r2, [r3, #0]
 8011dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dda:	1d1a      	adds	r2, r3, #4
 8011ddc:	627a      	str	r2, [r7, #36]	; 0x24
 8011dde:	693a      	ldr	r2, [r7, #16]
 8011de0:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8011de2:	68bb      	ldr	r3, [r7, #8]
 8011de4:	699b      	ldr	r3, [r3, #24]
 8011de6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011de8:	429a      	cmp	r2, r3
 8011dea:	d3ba      	bcc.n	8011d62 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011df0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011df2:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8011df4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011df6:	697b      	ldr	r3, [r7, #20]
 8011df8:	429a      	cmp	r2, r3
 8011dfa:	d803      	bhi.n	8011e04 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8011dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dfe:	2200      	movs	r2, #0
 8011e00:	601a      	str	r2, [r3, #0]
 8011e02:	e1b6      	b.n	8012172 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011e04:	2311      	movs	r3, #17
 8011e06:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011e0a:	e1b2      	b.n	8012172 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	68db      	ldr	r3, [r3, #12]
 8011e10:	683a      	ldr	r2, [r7, #0]
 8011e12:	429a      	cmp	r2, r3
 8011e14:	d902      	bls.n	8011e1c <f_lseek+0x136>
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	68db      	ldr	r3, [r3, #12]
 8011e1a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	683a      	ldr	r2, [r7, #0]
 8011e20:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011e22:	683b      	ldr	r3, [r7, #0]
 8011e24:	2b00      	cmp	r3, #0
 8011e26:	f000 81a4 	beq.w	8012172 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011e2a:	683b      	ldr	r3, [r7, #0]
 8011e2c:	3b01      	subs	r3, #1
 8011e2e:	4619      	mov	r1, r3
 8011e30:	6878      	ldr	r0, [r7, #4]
 8011e32:	f7fe fb59 	bl	80104e8 <clmt_clust>
 8011e36:	4602      	mov	r2, r0
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011e3c:	68ba      	ldr	r2, [r7, #8]
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	69db      	ldr	r3, [r3, #28]
 8011e42:	4619      	mov	r1, r3
 8011e44:	4610      	mov	r0, r2
 8011e46:	f7fe f89f 	bl	800ff88 <clust2sect>
 8011e4a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011e4c:	69bb      	ldr	r3, [r7, #24]
 8011e4e:	2b00      	cmp	r3, #0
 8011e50:	d109      	bne.n	8011e66 <f_lseek+0x180>
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	2202      	movs	r2, #2
 8011e56:	755a      	strb	r2, [r3, #21]
 8011e58:	68bb      	ldr	r3, [r7, #8]
 8011e5a:	2102      	movs	r1, #2
 8011e5c:	4618      	mov	r0, r3
 8011e5e:	f7fd fe2b 	bl	800fab8 <unlock_fs>
 8011e62:	2302      	movs	r3, #2
 8011e64:	e18e      	b.n	8012184 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011e66:	683b      	ldr	r3, [r7, #0]
 8011e68:	3b01      	subs	r3, #1
 8011e6a:	0a5b      	lsrs	r3, r3, #9
 8011e6c:	68ba      	ldr	r2, [r7, #8]
 8011e6e:	8952      	ldrh	r2, [r2, #10]
 8011e70:	3a01      	subs	r2, #1
 8011e72:	4013      	ands	r3, r2
 8011e74:	69ba      	ldr	r2, [r7, #24]
 8011e76:	4413      	add	r3, r2
 8011e78:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	699b      	ldr	r3, [r3, #24]
 8011e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	f000 8175 	beq.w	8012172 <f_lseek+0x48c>
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	6a1b      	ldr	r3, [r3, #32]
 8011e8c:	69ba      	ldr	r2, [r7, #24]
 8011e8e:	429a      	cmp	r2, r3
 8011e90:	f000 816f 	beq.w	8012172 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	7d1b      	ldrb	r3, [r3, #20]
 8011e98:	b25b      	sxtb	r3, r3
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	da1d      	bge.n	8011eda <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011e9e:	68bb      	ldr	r3, [r7, #8]
 8011ea0:	7858      	ldrb	r0, [r3, #1]
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	6a1a      	ldr	r2, [r3, #32]
 8011eac:	2301      	movs	r3, #1
 8011eae:	f7fd fcaf 	bl	800f810 <disk_write>
 8011eb2:	4603      	mov	r3, r0
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d009      	beq.n	8011ecc <f_lseek+0x1e6>
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2201      	movs	r2, #1
 8011ebc:	755a      	strb	r2, [r3, #21]
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	2101      	movs	r1, #1
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	f7fd fdf8 	bl	800fab8 <unlock_fs>
 8011ec8:	2301      	movs	r3, #1
 8011eca:	e15b      	b.n	8012184 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	7d1b      	ldrb	r3, [r3, #20]
 8011ed0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ed4:	b2da      	uxtb	r2, r3
 8011ed6:	687b      	ldr	r3, [r7, #4]
 8011ed8:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011eda:	68bb      	ldr	r3, [r7, #8]
 8011edc:	7858      	ldrb	r0, [r3, #1]
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ee4:	2301      	movs	r3, #1
 8011ee6:	69ba      	ldr	r2, [r7, #24]
 8011ee8:	f7fd fc72 	bl	800f7d0 <disk_read>
 8011eec:	4603      	mov	r3, r0
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d009      	beq.n	8011f06 <f_lseek+0x220>
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2201      	movs	r2, #1
 8011ef6:	755a      	strb	r2, [r3, #21]
 8011ef8:	68bb      	ldr	r3, [r7, #8]
 8011efa:	2101      	movs	r1, #1
 8011efc:	4618      	mov	r0, r3
 8011efe:	f7fd fddb 	bl	800fab8 <unlock_fs>
 8011f02:	2301      	movs	r3, #1
 8011f04:	e13e      	b.n	8012184 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	69ba      	ldr	r2, [r7, #24]
 8011f0a:	621a      	str	r2, [r3, #32]
 8011f0c:	e131      	b.n	8012172 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	68db      	ldr	r3, [r3, #12]
 8011f12:	683a      	ldr	r2, [r7, #0]
 8011f14:	429a      	cmp	r2, r3
 8011f16:	d908      	bls.n	8011f2a <f_lseek+0x244>
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	7d1b      	ldrb	r3, [r3, #20]
 8011f1c:	f003 0302 	and.w	r3, r3, #2
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d102      	bne.n	8011f2a <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	68db      	ldr	r3, [r3, #12]
 8011f28:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011f2a:	687b      	ldr	r3, [r7, #4]
 8011f2c:	699b      	ldr	r3, [r3, #24]
 8011f2e:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011f30:	2300      	movs	r3, #0
 8011f32:	637b      	str	r3, [r7, #52]	; 0x34
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011f38:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011f3a:	683b      	ldr	r3, [r7, #0]
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	f000 80c0 	beq.w	80120c2 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011f42:	68bb      	ldr	r3, [r7, #8]
 8011f44:	895b      	ldrh	r3, [r3, #10]
 8011f46:	025b      	lsls	r3, r3, #9
 8011f48:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011f4a:	6a3b      	ldr	r3, [r7, #32]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d01b      	beq.n	8011f88 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011f50:	683b      	ldr	r3, [r7, #0]
 8011f52:	1e5a      	subs	r2, r3, #1
 8011f54:	69fb      	ldr	r3, [r7, #28]
 8011f56:	fbb2 f2f3 	udiv	r2, r2, r3
 8011f5a:	6a3b      	ldr	r3, [r7, #32]
 8011f5c:	1e59      	subs	r1, r3, #1
 8011f5e:	69fb      	ldr	r3, [r7, #28]
 8011f60:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011f64:	429a      	cmp	r2, r3
 8011f66:	d30f      	bcc.n	8011f88 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011f68:	6a3b      	ldr	r3, [r7, #32]
 8011f6a:	1e5a      	subs	r2, r3, #1
 8011f6c:	69fb      	ldr	r3, [r7, #28]
 8011f6e:	425b      	negs	r3, r3
 8011f70:	401a      	ands	r2, r3
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	699b      	ldr	r3, [r3, #24]
 8011f7a:	683a      	ldr	r2, [r7, #0]
 8011f7c:	1ad3      	subs	r3, r2, r3
 8011f7e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011f80:	687b      	ldr	r3, [r7, #4]
 8011f82:	69db      	ldr	r3, [r3, #28]
 8011f84:	63bb      	str	r3, [r7, #56]	; 0x38
 8011f86:	e02c      	b.n	8011fe2 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	689b      	ldr	r3, [r3, #8]
 8011f8c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	d123      	bne.n	8011fdc <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	2100      	movs	r1, #0
 8011f98:	4618      	mov	r0, r3
 8011f9a:	f7fe fa0d 	bl	80103b8 <create_chain>
 8011f9e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fa2:	2b01      	cmp	r3, #1
 8011fa4:	d109      	bne.n	8011fba <f_lseek+0x2d4>
 8011fa6:	687b      	ldr	r3, [r7, #4]
 8011fa8:	2202      	movs	r2, #2
 8011faa:	755a      	strb	r2, [r3, #21]
 8011fac:	68bb      	ldr	r3, [r7, #8]
 8011fae:	2102      	movs	r1, #2
 8011fb0:	4618      	mov	r0, r3
 8011fb2:	f7fd fd81 	bl	800fab8 <unlock_fs>
 8011fb6:	2302      	movs	r3, #2
 8011fb8:	e0e4      	b.n	8012184 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011fc0:	d109      	bne.n	8011fd6 <f_lseek+0x2f0>
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	2201      	movs	r2, #1
 8011fc6:	755a      	strb	r2, [r3, #21]
 8011fc8:	68bb      	ldr	r3, [r7, #8]
 8011fca:	2101      	movs	r1, #1
 8011fcc:	4618      	mov	r0, r3
 8011fce:	f7fd fd73 	bl	800fab8 <unlock_fs>
 8011fd2:	2301      	movs	r3, #1
 8011fd4:	e0d6      	b.n	8012184 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011fda:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011fe0:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011fe2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	d06c      	beq.n	80120c2 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8011fe8:	e044      	b.n	8012074 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8011fea:	683a      	ldr	r2, [r7, #0]
 8011fec:	69fb      	ldr	r3, [r7, #28]
 8011fee:	1ad3      	subs	r3, r2, r3
 8011ff0:	603b      	str	r3, [r7, #0]
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	699a      	ldr	r2, [r3, #24]
 8011ff6:	69fb      	ldr	r3, [r7, #28]
 8011ff8:	441a      	add	r2, r3
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011ffe:	687b      	ldr	r3, [r7, #4]
 8012000:	7d1b      	ldrb	r3, [r3, #20]
 8012002:	f003 0302 	and.w	r3, r3, #2
 8012006:	2b00      	cmp	r3, #0
 8012008:	d00b      	beq.n	8012022 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801200e:	4618      	mov	r0, r3
 8012010:	f7fe f9d2 	bl	80103b8 <create_chain>
 8012014:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8012016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012018:	2b00      	cmp	r3, #0
 801201a:	d108      	bne.n	801202e <f_lseek+0x348>
							ofs = 0; break;
 801201c:	2300      	movs	r3, #0
 801201e:	603b      	str	r3, [r7, #0]
 8012020:	e02c      	b.n	801207c <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8012022:	687b      	ldr	r3, [r7, #4]
 8012024:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012026:	4618      	mov	r0, r3
 8012028:	f7fd ffcd 	bl	800ffc6 <get_fat>
 801202c:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801202e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012034:	d109      	bne.n	801204a <f_lseek+0x364>
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	2201      	movs	r2, #1
 801203a:	755a      	strb	r2, [r3, #21]
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	2101      	movs	r1, #1
 8012040:	4618      	mov	r0, r3
 8012042:	f7fd fd39 	bl	800fab8 <unlock_fs>
 8012046:	2301      	movs	r3, #1
 8012048:	e09c      	b.n	8012184 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801204a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801204c:	2b01      	cmp	r3, #1
 801204e:	d904      	bls.n	801205a <f_lseek+0x374>
 8012050:	68bb      	ldr	r3, [r7, #8]
 8012052:	699b      	ldr	r3, [r3, #24]
 8012054:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012056:	429a      	cmp	r2, r3
 8012058:	d309      	bcc.n	801206e <f_lseek+0x388>
 801205a:	687b      	ldr	r3, [r7, #4]
 801205c:	2202      	movs	r2, #2
 801205e:	755a      	strb	r2, [r3, #21]
 8012060:	68bb      	ldr	r3, [r7, #8]
 8012062:	2102      	movs	r1, #2
 8012064:	4618      	mov	r0, r3
 8012066:	f7fd fd27 	bl	800fab8 <unlock_fs>
 801206a:	2302      	movs	r3, #2
 801206c:	e08a      	b.n	8012184 <f_lseek+0x49e>
					fp->clust = clst;
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012072:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8012074:	683a      	ldr	r2, [r7, #0]
 8012076:	69fb      	ldr	r3, [r7, #28]
 8012078:	429a      	cmp	r2, r3
 801207a:	d8b6      	bhi.n	8011fea <f_lseek+0x304>
				}
				fp->fptr += ofs;
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	699a      	ldr	r2, [r3, #24]
 8012080:	683b      	ldr	r3, [r7, #0]
 8012082:	441a      	add	r2, r3
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801208e:	2b00      	cmp	r3, #0
 8012090:	d017      	beq.n	80120c2 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012096:	4618      	mov	r0, r3
 8012098:	f7fd ff76 	bl	800ff88 <clust2sect>
 801209c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801209e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80120a0:	2b00      	cmp	r3, #0
 80120a2:	d109      	bne.n	80120b8 <f_lseek+0x3d2>
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	2202      	movs	r2, #2
 80120a8:	755a      	strb	r2, [r3, #21]
 80120aa:	68bb      	ldr	r3, [r7, #8]
 80120ac:	2102      	movs	r1, #2
 80120ae:	4618      	mov	r0, r3
 80120b0:	f7fd fd02 	bl	800fab8 <unlock_fs>
 80120b4:	2302      	movs	r3, #2
 80120b6:	e065      	b.n	8012184 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 80120b8:	683b      	ldr	r3, [r7, #0]
 80120ba:	0a5b      	lsrs	r3, r3, #9
 80120bc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80120be:	4413      	add	r3, r2
 80120c0:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	699a      	ldr	r2, [r3, #24]
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	68db      	ldr	r3, [r3, #12]
 80120ca:	429a      	cmp	r2, r3
 80120cc:	d90a      	bls.n	80120e4 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	699a      	ldr	r2, [r3, #24]
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	7d1b      	ldrb	r3, [r3, #20]
 80120da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80120de:	b2da      	uxtb	r2, r3
 80120e0:	687b      	ldr	r3, [r7, #4]
 80120e2:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	699b      	ldr	r3, [r3, #24]
 80120e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d040      	beq.n	8012172 <f_lseek+0x48c>
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	6a1b      	ldr	r3, [r3, #32]
 80120f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80120f6:	429a      	cmp	r2, r3
 80120f8:	d03b      	beq.n	8012172 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	7d1b      	ldrb	r3, [r3, #20]
 80120fe:	b25b      	sxtb	r3, r3
 8012100:	2b00      	cmp	r3, #0
 8012102:	da1d      	bge.n	8012140 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012104:	68bb      	ldr	r3, [r7, #8]
 8012106:	7858      	ldrb	r0, [r3, #1]
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	6a1a      	ldr	r2, [r3, #32]
 8012112:	2301      	movs	r3, #1
 8012114:	f7fd fb7c 	bl	800f810 <disk_write>
 8012118:	4603      	mov	r3, r0
 801211a:	2b00      	cmp	r3, #0
 801211c:	d009      	beq.n	8012132 <f_lseek+0x44c>
 801211e:	687b      	ldr	r3, [r7, #4]
 8012120:	2201      	movs	r2, #1
 8012122:	755a      	strb	r2, [r3, #21]
 8012124:	68bb      	ldr	r3, [r7, #8]
 8012126:	2101      	movs	r1, #1
 8012128:	4618      	mov	r0, r3
 801212a:	f7fd fcc5 	bl	800fab8 <unlock_fs>
 801212e:	2301      	movs	r3, #1
 8012130:	e028      	b.n	8012184 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8012132:	687b      	ldr	r3, [r7, #4]
 8012134:	7d1b      	ldrb	r3, [r3, #20]
 8012136:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801213a:	b2da      	uxtb	r2, r3
 801213c:	687b      	ldr	r3, [r7, #4]
 801213e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8012140:	68bb      	ldr	r3, [r7, #8]
 8012142:	7858      	ldrb	r0, [r3, #1]
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801214a:	2301      	movs	r3, #1
 801214c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801214e:	f7fd fb3f 	bl	800f7d0 <disk_read>
 8012152:	4603      	mov	r3, r0
 8012154:	2b00      	cmp	r3, #0
 8012156:	d009      	beq.n	801216c <f_lseek+0x486>
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	2201      	movs	r2, #1
 801215c:	755a      	strb	r2, [r3, #21]
 801215e:	68bb      	ldr	r3, [r7, #8]
 8012160:	2101      	movs	r1, #1
 8012162:	4618      	mov	r0, r3
 8012164:	f7fd fca8 	bl	800fab8 <unlock_fs>
 8012168:	2301      	movs	r3, #1
 801216a:	e00b      	b.n	8012184 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012170:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8012178:	4611      	mov	r1, r2
 801217a:	4618      	mov	r0, r3
 801217c:	f7fd fc9c 	bl	800fab8 <unlock_fs>
 8012180:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8012184:	4618      	mov	r0, r3
 8012186:	3740      	adds	r7, #64	; 0x40
 8012188:	46bd      	mov	sp, r7
 801218a:	bd80      	pop	{r7, pc}

0801218c <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 801218c:	b580      	push	{r7, lr}
 801218e:	b086      	sub	sp, #24
 8012190:	af00      	add	r7, sp, #0
 8012192:	6078      	str	r0, [r7, #4]
 8012194:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8012196:	687b      	ldr	r3, [r7, #4]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d101      	bne.n	80121a0 <f_opendir+0x14>
 801219c:	2309      	movs	r3, #9
 801219e:	e06a      	b.n	8012276 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 80121a0:	687b      	ldr	r3, [r7, #4]
 80121a2:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 80121a4:	f107 010c 	add.w	r1, r7, #12
 80121a8:	463b      	mov	r3, r7
 80121aa:	2200      	movs	r2, #0
 80121ac:	4618      	mov	r0, r3
 80121ae:	f7fe fe79 	bl	8010ea4 <find_volume>
 80121b2:	4603      	mov	r3, r0
 80121b4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80121b6:	7dfb      	ldrb	r3, [r7, #23]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d14f      	bne.n	801225c <f_opendir+0xd0>
		obj->fs = fs;
 80121bc:	68fa      	ldr	r2, [r7, #12]
 80121be:	693b      	ldr	r3, [r7, #16]
 80121c0:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	4619      	mov	r1, r3
 80121c6:	6878      	ldr	r0, [r7, #4]
 80121c8:	f7fe fd60 	bl	8010c8c <follow_path>
 80121cc:	4603      	mov	r3, r0
 80121ce:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 80121d0:	7dfb      	ldrb	r3, [r7, #23]
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	d13d      	bne.n	8012252 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80121dc:	b25b      	sxtb	r3, r3
 80121de:	2b00      	cmp	r3, #0
 80121e0:	db12      	blt.n	8012208 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 80121e2:	693b      	ldr	r3, [r7, #16]
 80121e4:	799b      	ldrb	r3, [r3, #6]
 80121e6:	f003 0310 	and.w	r3, r3, #16
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d00a      	beq.n	8012204 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 80121ee:	68fa      	ldr	r2, [r7, #12]
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	6a1b      	ldr	r3, [r3, #32]
 80121f4:	4619      	mov	r1, r3
 80121f6:	4610      	mov	r0, r2
 80121f8:	f7fe fb31 	bl	801085e <ld_clust>
 80121fc:	4602      	mov	r2, r0
 80121fe:	693b      	ldr	r3, [r7, #16]
 8012200:	609a      	str	r2, [r3, #8]
 8012202:	e001      	b.n	8012208 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8012204:	2305      	movs	r3, #5
 8012206:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8012208:	7dfb      	ldrb	r3, [r7, #23]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d121      	bne.n	8012252 <f_opendir+0xc6>
				obj->id = fs->id;
 801220e:	68fb      	ldr	r3, [r7, #12]
 8012210:	88da      	ldrh	r2, [r3, #6]
 8012212:	693b      	ldr	r3, [r7, #16]
 8012214:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8012216:	2100      	movs	r1, #0
 8012218:	6878      	ldr	r0, [r7, #4]
 801221a:	f7fe f999 	bl	8010550 <dir_sdi>
 801221e:	4603      	mov	r3, r0
 8012220:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8012222:	7dfb      	ldrb	r3, [r7, #23]
 8012224:	2b00      	cmp	r3, #0
 8012226:	d114      	bne.n	8012252 <f_opendir+0xc6>
					if (obj->sclust) {
 8012228:	693b      	ldr	r3, [r7, #16]
 801222a:	689b      	ldr	r3, [r3, #8]
 801222c:	2b00      	cmp	r3, #0
 801222e:	d00d      	beq.n	801224c <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8012230:	2100      	movs	r1, #0
 8012232:	6878      	ldr	r0, [r7, #4]
 8012234:	f7fd fcda 	bl	800fbec <inc_lock>
 8012238:	4602      	mov	r2, r0
 801223a:	693b      	ldr	r3, [r7, #16]
 801223c:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 801223e:	693b      	ldr	r3, [r7, #16]
 8012240:	691b      	ldr	r3, [r3, #16]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d105      	bne.n	8012252 <f_opendir+0xc6>
 8012246:	2312      	movs	r3, #18
 8012248:	75fb      	strb	r3, [r7, #23]
 801224a:	e002      	b.n	8012252 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 801224c:	693b      	ldr	r3, [r7, #16]
 801224e:	2200      	movs	r2, #0
 8012250:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8012252:	7dfb      	ldrb	r3, [r7, #23]
 8012254:	2b04      	cmp	r3, #4
 8012256:	d101      	bne.n	801225c <f_opendir+0xd0>
 8012258:	2305      	movs	r3, #5
 801225a:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 801225c:	7dfb      	ldrb	r3, [r7, #23]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d002      	beq.n	8012268 <f_opendir+0xdc>
 8012262:	693b      	ldr	r3, [r7, #16]
 8012264:	2200      	movs	r2, #0
 8012266:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012268:	68fb      	ldr	r3, [r7, #12]
 801226a:	7dfa      	ldrb	r2, [r7, #23]
 801226c:	4611      	mov	r1, r2
 801226e:	4618      	mov	r0, r3
 8012270:	f7fd fc22 	bl	800fab8 <unlock_fs>
 8012274:	7dfb      	ldrb	r3, [r7, #23]
}
 8012276:	4618      	mov	r0, r3
 8012278:	3718      	adds	r7, #24
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}

0801227e <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 801227e:	b580      	push	{r7, lr}
 8012280:	b084      	sub	sp, #16
 8012282:	af00      	add	r7, sp, #0
 8012284:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	f107 0208 	add.w	r2, r7, #8
 801228c:	4611      	mov	r1, r2
 801228e:	4618      	mov	r0, r3
 8012290:	f7ff f85c 	bl	801134c <validate>
 8012294:	4603      	mov	r3, r0
 8012296:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8012298:	7bfb      	ldrb	r3, [r7, #15]
 801229a:	2b00      	cmp	r3, #0
 801229c:	d115      	bne.n	80122ca <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 801229e:	687b      	ldr	r3, [r7, #4]
 80122a0:	691b      	ldr	r3, [r3, #16]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d006      	beq.n	80122b4 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	691b      	ldr	r3, [r3, #16]
 80122aa:	4618      	mov	r0, r3
 80122ac:	f7fd fd2c 	bl	800fd08 <dec_lock>
 80122b0:	4603      	mov	r3, r0
 80122b2:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 80122b4:	7bfb      	ldrb	r3, [r7, #15]
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d102      	bne.n	80122c0 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	2200      	movs	r2, #0
 80122be:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	2100      	movs	r1, #0
 80122c4:	4618      	mov	r0, r3
 80122c6:	f7fd fbf7 	bl	800fab8 <unlock_fs>
#endif
	}
	return res;
 80122ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80122cc:	4618      	mov	r0, r3
 80122ce:	3710      	adds	r7, #16
 80122d0:	46bd      	mov	sp, r7
 80122d2:	bd80      	pop	{r7, pc}

080122d4 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 80122d4:	b580      	push	{r7, lr}
 80122d6:	b084      	sub	sp, #16
 80122d8:	af00      	add	r7, sp, #0
 80122da:	6078      	str	r0, [r7, #4]
 80122dc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	f107 0208 	add.w	r2, r7, #8
 80122e4:	4611      	mov	r1, r2
 80122e6:	4618      	mov	r0, r3
 80122e8:	f7ff f830 	bl	801134c <validate>
 80122ec:	4603      	mov	r3, r0
 80122ee:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80122f0:	7bfb      	ldrb	r3, [r7, #15]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d126      	bne.n	8012344 <f_readdir+0x70>
		if (!fno) {
 80122f6:	683b      	ldr	r3, [r7, #0]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d106      	bne.n	801230a <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80122fc:	2100      	movs	r1, #0
 80122fe:	6878      	ldr	r0, [r7, #4]
 8012300:	f7fe f926 	bl	8010550 <dir_sdi>
 8012304:	4603      	mov	r3, r0
 8012306:	73fb      	strb	r3, [r7, #15]
 8012308:	e01c      	b.n	8012344 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 801230a:	2100      	movs	r1, #0
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	f7fe fae5 	bl	80108dc <dir_read>
 8012312:	4603      	mov	r3, r0
 8012314:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8012316:	7bfb      	ldrb	r3, [r7, #15]
 8012318:	2b04      	cmp	r3, #4
 801231a:	d101      	bne.n	8012320 <f_readdir+0x4c>
 801231c:	2300      	movs	r3, #0
 801231e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8012320:	7bfb      	ldrb	r3, [r7, #15]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d10e      	bne.n	8012344 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8012326:	6839      	ldr	r1, [r7, #0]
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	f7fe fbbb 	bl	8010aa4 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 801232e:	2100      	movs	r1, #0
 8012330:	6878      	ldr	r0, [r7, #4]
 8012332:	f7fe f988 	bl	8010646 <dir_next>
 8012336:	4603      	mov	r3, r0
 8012338:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 801233a:	7bfb      	ldrb	r3, [r7, #15]
 801233c:	2b04      	cmp	r3, #4
 801233e:	d101      	bne.n	8012344 <f_readdir+0x70>
 8012340:	2300      	movs	r3, #0
 8012342:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8012344:	68bb      	ldr	r3, [r7, #8]
 8012346:	7bfa      	ldrb	r2, [r7, #15]
 8012348:	4611      	mov	r1, r2
 801234a:	4618      	mov	r0, r3
 801234c:	f7fd fbb4 	bl	800fab8 <unlock_fs>
 8012350:	7bfb      	ldrb	r3, [r7, #15]
}
 8012352:	4618      	mov	r0, r3
 8012354:	3710      	adds	r7, #16
 8012356:	46bd      	mov	sp, r7
 8012358:	bd80      	pop	{r7, pc}
	...

0801235c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801235c:	b480      	push	{r7}
 801235e:	b087      	sub	sp, #28
 8012360:	af00      	add	r7, sp, #0
 8012362:	60f8      	str	r0, [r7, #12]
 8012364:	60b9      	str	r1, [r7, #8]
 8012366:	4613      	mov	r3, r2
 8012368:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 801236a:	2301      	movs	r3, #1
 801236c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801236e:	2300      	movs	r3, #0
 8012370:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8012372:	4b1f      	ldr	r3, [pc, #124]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 8012374:	7a5b      	ldrb	r3, [r3, #9]
 8012376:	b2db      	uxtb	r3, r3
 8012378:	2b00      	cmp	r3, #0
 801237a:	d131      	bne.n	80123e0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 801237c:	4b1c      	ldr	r3, [pc, #112]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 801237e:	7a5b      	ldrb	r3, [r3, #9]
 8012380:	b2db      	uxtb	r3, r3
 8012382:	461a      	mov	r2, r3
 8012384:	4b1a      	ldr	r3, [pc, #104]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 8012386:	2100      	movs	r1, #0
 8012388:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 801238a:	4b19      	ldr	r3, [pc, #100]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 801238c:	7a5b      	ldrb	r3, [r3, #9]
 801238e:	b2db      	uxtb	r3, r3
 8012390:	4a17      	ldr	r2, [pc, #92]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 8012392:	009b      	lsls	r3, r3, #2
 8012394:	4413      	add	r3, r2
 8012396:	68fa      	ldr	r2, [r7, #12]
 8012398:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 801239a:	4b15      	ldr	r3, [pc, #84]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 801239c:	7a5b      	ldrb	r3, [r3, #9]
 801239e:	b2db      	uxtb	r3, r3
 80123a0:	461a      	mov	r2, r3
 80123a2:	4b13      	ldr	r3, [pc, #76]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 80123a4:	4413      	add	r3, r2
 80123a6:	79fa      	ldrb	r2, [r7, #7]
 80123a8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80123aa:	4b11      	ldr	r3, [pc, #68]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 80123ac:	7a5b      	ldrb	r3, [r3, #9]
 80123ae:	b2db      	uxtb	r3, r3
 80123b0:	1c5a      	adds	r2, r3, #1
 80123b2:	b2d1      	uxtb	r1, r2
 80123b4:	4a0e      	ldr	r2, [pc, #56]	; (80123f0 <FATFS_LinkDriverEx+0x94>)
 80123b6:	7251      	strb	r1, [r2, #9]
 80123b8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80123ba:	7dbb      	ldrb	r3, [r7, #22]
 80123bc:	3330      	adds	r3, #48	; 0x30
 80123be:	b2da      	uxtb	r2, r3
 80123c0:	68bb      	ldr	r3, [r7, #8]
 80123c2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80123c4:	68bb      	ldr	r3, [r7, #8]
 80123c6:	3301      	adds	r3, #1
 80123c8:	223a      	movs	r2, #58	; 0x3a
 80123ca:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80123cc:	68bb      	ldr	r3, [r7, #8]
 80123ce:	3302      	adds	r3, #2
 80123d0:	222f      	movs	r2, #47	; 0x2f
 80123d2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80123d4:	68bb      	ldr	r3, [r7, #8]
 80123d6:	3303      	adds	r3, #3
 80123d8:	2200      	movs	r2, #0
 80123da:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80123dc:	2300      	movs	r3, #0
 80123de:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80123e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	371c      	adds	r7, #28
 80123e6:	46bd      	mov	sp, r7
 80123e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ec:	4770      	bx	lr
 80123ee:	bf00      	nop
 80123f0:	200007f0 	.word	0x200007f0

080123f4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b082      	sub	sp, #8
 80123f8:	af00      	add	r7, sp, #0
 80123fa:	6078      	str	r0, [r7, #4]
 80123fc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80123fe:	2200      	movs	r2, #0
 8012400:	6839      	ldr	r1, [r7, #0]
 8012402:	6878      	ldr	r0, [r7, #4]
 8012404:	f7ff ffaa 	bl	801235c <FATFS_LinkDriverEx>
 8012408:	4603      	mov	r3, r0
}
 801240a:	4618      	mov	r0, r3
 801240c:	3708      	adds	r7, #8
 801240e:	46bd      	mov	sp, r7
 8012410:	bd80      	pop	{r7, pc}

08012412 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8012412:	b580      	push	{r7, lr}
 8012414:	b084      	sub	sp, #16
 8012416:	af00      	add	r7, sp, #0
 8012418:	4603      	mov	r3, r0
 801241a:	6039      	str	r1, [r7, #0]
 801241c:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 801241e:	2200      	movs	r2, #0
 8012420:	2101      	movs	r1, #1
 8012422:	2001      	movs	r0, #1
 8012424:	f000 fa13 	bl	801284e <osSemaphoreNew>
 8012428:	4602      	mov	r2, r0
 801242a:	683b      	ldr	r3, [r7, #0]
 801242c:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 801242e:	683b      	ldr	r3, [r7, #0]
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	2b00      	cmp	r3, #0
 8012434:	bf14      	ite	ne
 8012436:	2301      	movne	r3, #1
 8012438:	2300      	moveq	r3, #0
 801243a:	b2db      	uxtb	r3, r3
 801243c:	60fb      	str	r3, [r7, #12]

    return ret;
 801243e:	68fb      	ldr	r3, [r7, #12]
}
 8012440:	4618      	mov	r0, r3
 8012442:	3710      	adds	r7, #16
 8012444:	46bd      	mov	sp, r7
 8012446:	bd80      	pop	{r7, pc}

08012448 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8012448:	b580      	push	{r7, lr}
 801244a:	b082      	sub	sp, #8
 801244c:	af00      	add	r7, sp, #0
 801244e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8012450:	6878      	ldr	r0, [r7, #4]
 8012452:	f000 fb1b 	bl	8012a8c <osSemaphoreDelete>
#endif
    return 1;
 8012456:	2301      	movs	r3, #1
}
 8012458:	4618      	mov	r0, r3
 801245a:	3708      	adds	r7, #8
 801245c:	46bd      	mov	sp, r7
 801245e:	bd80      	pop	{r7, pc}

08012460 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	b084      	sub	sp, #16
 8012464:	af00      	add	r7, sp, #0
 8012466:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8012468:	2300      	movs	r3, #0
 801246a:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 801246c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f000 fa75 	bl	8012960 <osSemaphoreAcquire>
 8012476:	4603      	mov	r3, r0
 8012478:	2b00      	cmp	r3, #0
 801247a:	d101      	bne.n	8012480 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 801247c:	2301      	movs	r3, #1
 801247e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8012480:	68fb      	ldr	r3, [r7, #12]
}
 8012482:	4618      	mov	r0, r3
 8012484:	3710      	adds	r7, #16
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}

0801248a <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 801248a:	b580      	push	{r7, lr}
 801248c:	b082      	sub	sp, #8
 801248e:	af00      	add	r7, sp, #0
 8012490:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8012492:	6878      	ldr	r0, [r7, #4]
 8012494:	f000 fab6 	bl	8012a04 <osSemaphoreRelease>
#endif
}
 8012498:	bf00      	nop
 801249a:	3708      	adds	r7, #8
 801249c:	46bd      	mov	sp, r7
 801249e:	bd80      	pop	{r7, pc}

080124a0 <__NVIC_SetPriority>:
{
 80124a0:	b480      	push	{r7}
 80124a2:	b083      	sub	sp, #12
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	4603      	mov	r3, r0
 80124a8:	6039      	str	r1, [r7, #0]
 80124aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80124ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80124b0:	2b00      	cmp	r3, #0
 80124b2:	db0a      	blt.n	80124ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80124b4:	683b      	ldr	r3, [r7, #0]
 80124b6:	b2da      	uxtb	r2, r3
 80124b8:	490c      	ldr	r1, [pc, #48]	; (80124ec <__NVIC_SetPriority+0x4c>)
 80124ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80124be:	0112      	lsls	r2, r2, #4
 80124c0:	b2d2      	uxtb	r2, r2
 80124c2:	440b      	add	r3, r1
 80124c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80124c8:	e00a      	b.n	80124e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80124ca:	683b      	ldr	r3, [r7, #0]
 80124cc:	b2da      	uxtb	r2, r3
 80124ce:	4908      	ldr	r1, [pc, #32]	; (80124f0 <__NVIC_SetPriority+0x50>)
 80124d0:	79fb      	ldrb	r3, [r7, #7]
 80124d2:	f003 030f 	and.w	r3, r3, #15
 80124d6:	3b04      	subs	r3, #4
 80124d8:	0112      	lsls	r2, r2, #4
 80124da:	b2d2      	uxtb	r2, r2
 80124dc:	440b      	add	r3, r1
 80124de:	761a      	strb	r2, [r3, #24]
}
 80124e0:	bf00      	nop
 80124e2:	370c      	adds	r7, #12
 80124e4:	46bd      	mov	sp, r7
 80124e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ea:	4770      	bx	lr
 80124ec:	e000e100 	.word	0xe000e100
 80124f0:	e000ed00 	.word	0xe000ed00

080124f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80124f4:	b580      	push	{r7, lr}
 80124f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80124f8:	4b05      	ldr	r3, [pc, #20]	; (8012510 <SysTick_Handler+0x1c>)
 80124fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80124fc:	f002 fba0 	bl	8014c40 <xTaskGetSchedulerState>
 8012500:	4603      	mov	r3, r0
 8012502:	2b01      	cmp	r3, #1
 8012504:	d001      	beq.n	801250a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012506:	f003 fa87 	bl	8015a18 <xPortSysTickHandler>
  }
}
 801250a:	bf00      	nop
 801250c:	bd80      	pop	{r7, pc}
 801250e:	bf00      	nop
 8012510:	e000e010 	.word	0xe000e010

08012514 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012514:	b580      	push	{r7, lr}
 8012516:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012518:	2100      	movs	r1, #0
 801251a:	f06f 0004 	mvn.w	r0, #4
 801251e:	f7ff ffbf 	bl	80124a0 <__NVIC_SetPriority>
#endif
}
 8012522:	bf00      	nop
 8012524:	bd80      	pop	{r7, pc}
	...

08012528 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012528:	b480      	push	{r7}
 801252a:	b083      	sub	sp, #12
 801252c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801252e:	f3ef 8305 	mrs	r3, IPSR
 8012532:	603b      	str	r3, [r7, #0]
  return(result);
 8012534:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012536:	2b00      	cmp	r3, #0
 8012538:	d003      	beq.n	8012542 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801253a:	f06f 0305 	mvn.w	r3, #5
 801253e:	607b      	str	r3, [r7, #4]
 8012540:	e00c      	b.n	801255c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012542:	4b0a      	ldr	r3, [pc, #40]	; (801256c <osKernelInitialize+0x44>)
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d105      	bne.n	8012556 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801254a:	4b08      	ldr	r3, [pc, #32]	; (801256c <osKernelInitialize+0x44>)
 801254c:	2201      	movs	r2, #1
 801254e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012550:	2300      	movs	r3, #0
 8012552:	607b      	str	r3, [r7, #4]
 8012554:	e002      	b.n	801255c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012556:	f04f 33ff 	mov.w	r3, #4294967295
 801255a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801255c:	687b      	ldr	r3, [r7, #4]
}
 801255e:	4618      	mov	r0, r3
 8012560:	370c      	adds	r7, #12
 8012562:	46bd      	mov	sp, r7
 8012564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012568:	4770      	bx	lr
 801256a:	bf00      	nop
 801256c:	200007fc 	.word	0x200007fc

08012570 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012570:	b580      	push	{r7, lr}
 8012572:	b082      	sub	sp, #8
 8012574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012576:	f3ef 8305 	mrs	r3, IPSR
 801257a:	603b      	str	r3, [r7, #0]
  return(result);
 801257c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801257e:	2b00      	cmp	r3, #0
 8012580:	d003      	beq.n	801258a <osKernelStart+0x1a>
    stat = osErrorISR;
 8012582:	f06f 0305 	mvn.w	r3, #5
 8012586:	607b      	str	r3, [r7, #4]
 8012588:	e010      	b.n	80125ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 801258a:	4b0b      	ldr	r3, [pc, #44]	; (80125b8 <osKernelStart+0x48>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	2b01      	cmp	r3, #1
 8012590:	d109      	bne.n	80125a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012592:	f7ff ffbf 	bl	8012514 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012596:	4b08      	ldr	r3, [pc, #32]	; (80125b8 <osKernelStart+0x48>)
 8012598:	2202      	movs	r2, #2
 801259a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 801259c:	f001 fee4 	bl	8014368 <vTaskStartScheduler>
      stat = osOK;
 80125a0:	2300      	movs	r3, #0
 80125a2:	607b      	str	r3, [r7, #4]
 80125a4:	e002      	b.n	80125ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80125a6:	f04f 33ff 	mov.w	r3, #4294967295
 80125aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80125ac:	687b      	ldr	r3, [r7, #4]
}
 80125ae:	4618      	mov	r0, r3
 80125b0:	3708      	adds	r7, #8
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}
 80125b6:	bf00      	nop
 80125b8:	200007fc 	.word	0x200007fc

080125bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80125bc:	b580      	push	{r7, lr}
 80125be:	b08e      	sub	sp, #56	; 0x38
 80125c0:	af04      	add	r7, sp, #16
 80125c2:	60f8      	str	r0, [r7, #12]
 80125c4:	60b9      	str	r1, [r7, #8]
 80125c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80125c8:	2300      	movs	r3, #0
 80125ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80125cc:	f3ef 8305 	mrs	r3, IPSR
 80125d0:	617b      	str	r3, [r7, #20]
  return(result);
 80125d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d17f      	bne.n	80126d8 <osThreadNew+0x11c>
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d07c      	beq.n	80126d8 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 80125de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125e2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80125e4:	2318      	movs	r3, #24
 80125e6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80125e8:	2300      	movs	r3, #0
 80125ea:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80125ec:	f04f 33ff 	mov.w	r3, #4294967295
 80125f0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d045      	beq.n	8012684 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 80125f8:	687b      	ldr	r3, [r7, #4]
 80125fa:	681b      	ldr	r3, [r3, #0]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d002      	beq.n	8012606 <osThreadNew+0x4a>
        name = attr->name;
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	681b      	ldr	r3, [r3, #0]
 8012604:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	699b      	ldr	r3, [r3, #24]
 801260a:	2b00      	cmp	r3, #0
 801260c:	d002      	beq.n	8012614 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 801260e:	687b      	ldr	r3, [r7, #4]
 8012610:	699b      	ldr	r3, [r3, #24]
 8012612:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012614:	69fb      	ldr	r3, [r7, #28]
 8012616:	2b00      	cmp	r3, #0
 8012618:	d008      	beq.n	801262c <osThreadNew+0x70>
 801261a:	69fb      	ldr	r3, [r7, #28]
 801261c:	2b38      	cmp	r3, #56	; 0x38
 801261e:	d805      	bhi.n	801262c <osThreadNew+0x70>
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	685b      	ldr	r3, [r3, #4]
 8012624:	f003 0301 	and.w	r3, r3, #1
 8012628:	2b00      	cmp	r3, #0
 801262a:	d001      	beq.n	8012630 <osThreadNew+0x74>
        return (NULL);
 801262c:	2300      	movs	r3, #0
 801262e:	e054      	b.n	80126da <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	695b      	ldr	r3, [r3, #20]
 8012634:	2b00      	cmp	r3, #0
 8012636:	d003      	beq.n	8012640 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	695b      	ldr	r3, [r3, #20]
 801263c:	089b      	lsrs	r3, r3, #2
 801263e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	689b      	ldr	r3, [r3, #8]
 8012644:	2b00      	cmp	r3, #0
 8012646:	d00e      	beq.n	8012666 <osThreadNew+0xaa>
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	68db      	ldr	r3, [r3, #12]
 801264c:	2bbb      	cmp	r3, #187	; 0xbb
 801264e:	d90a      	bls.n	8012666 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012650:	687b      	ldr	r3, [r7, #4]
 8012652:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012654:	2b00      	cmp	r3, #0
 8012656:	d006      	beq.n	8012666 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	695b      	ldr	r3, [r3, #20]
 801265c:	2b00      	cmp	r3, #0
 801265e:	d002      	beq.n	8012666 <osThreadNew+0xaa>
        mem = 1;
 8012660:	2301      	movs	r3, #1
 8012662:	61bb      	str	r3, [r7, #24]
 8012664:	e010      	b.n	8012688 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	689b      	ldr	r3, [r3, #8]
 801266a:	2b00      	cmp	r3, #0
 801266c:	d10c      	bne.n	8012688 <osThreadNew+0xcc>
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	68db      	ldr	r3, [r3, #12]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d108      	bne.n	8012688 <osThreadNew+0xcc>
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	691b      	ldr	r3, [r3, #16]
 801267a:	2b00      	cmp	r3, #0
 801267c:	d104      	bne.n	8012688 <osThreadNew+0xcc>
          mem = 0;
 801267e:	2300      	movs	r3, #0
 8012680:	61bb      	str	r3, [r7, #24]
 8012682:	e001      	b.n	8012688 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8012684:	2300      	movs	r3, #0
 8012686:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012688:	69bb      	ldr	r3, [r7, #24]
 801268a:	2b01      	cmp	r3, #1
 801268c:	d110      	bne.n	80126b0 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012696:	9202      	str	r2, [sp, #8]
 8012698:	9301      	str	r3, [sp, #4]
 801269a:	69fb      	ldr	r3, [r7, #28]
 801269c:	9300      	str	r3, [sp, #0]
 801269e:	68bb      	ldr	r3, [r7, #8]
 80126a0:	6a3a      	ldr	r2, [r7, #32]
 80126a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80126a4:	68f8      	ldr	r0, [r7, #12]
 80126a6:	f001 fb0b 	bl	8013cc0 <xTaskCreateStatic>
 80126aa:	4603      	mov	r3, r0
 80126ac:	613b      	str	r3, [r7, #16]
 80126ae:	e013      	b.n	80126d8 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80126b0:	69bb      	ldr	r3, [r7, #24]
 80126b2:	2b00      	cmp	r3, #0
 80126b4:	d110      	bne.n	80126d8 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80126b6:	6a3b      	ldr	r3, [r7, #32]
 80126b8:	b29a      	uxth	r2, r3
 80126ba:	f107 0310 	add.w	r3, r7, #16
 80126be:	9301      	str	r3, [sp, #4]
 80126c0:	69fb      	ldr	r3, [r7, #28]
 80126c2:	9300      	str	r3, [sp, #0]
 80126c4:	68bb      	ldr	r3, [r7, #8]
 80126c6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80126c8:	68f8      	ldr	r0, [r7, #12]
 80126ca:	f001 fb56 	bl	8013d7a <xTaskCreate>
 80126ce:	4603      	mov	r3, r0
 80126d0:	2b01      	cmp	r3, #1
 80126d2:	d001      	beq.n	80126d8 <osThreadNew+0x11c>
            hTask = NULL;
 80126d4:	2300      	movs	r3, #0
 80126d6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80126d8:	693b      	ldr	r3, [r7, #16]
}
 80126da:	4618      	mov	r0, r3
 80126dc:	3728      	adds	r7, #40	; 0x28
 80126de:	46bd      	mov	sp, r7
 80126e0:	bd80      	pop	{r7, pc}

080126e2 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80126e2:	b580      	push	{r7, lr}
 80126e4:	b082      	sub	sp, #8
 80126e6:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 80126e8:	f002 fa9a 	bl	8014c20 <xTaskGetCurrentTaskHandle>
 80126ec:	6078      	str	r0, [r7, #4]

  return (id);
 80126ee:	687b      	ldr	r3, [r7, #4]
}
 80126f0:	4618      	mov	r0, r3
 80126f2:	3708      	adds	r7, #8
 80126f4:	46bd      	mov	sp, r7
 80126f6:	bd80      	pop	{r7, pc}

080126f8 <osThreadGetState>:

osThreadState_t osThreadGetState (osThreadId_t thread_id) {
 80126f8:	b580      	push	{r7, lr}
 80126fa:	b086      	sub	sp, #24
 80126fc:	af00      	add	r7, sp, #0
 80126fe:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012704:	f3ef 8305 	mrs	r3, IPSR
 8012708:	60fb      	str	r3, [r7, #12]
  return(result);
 801270a:	68fb      	ldr	r3, [r7, #12]
  osThreadState_t state;

  if (IS_IRQ() || (hTask == NULL)) {
 801270c:	2b00      	cmp	r3, #0
 801270e:	d102      	bne.n	8012716 <osThreadGetState+0x1e>
 8012710:	693b      	ldr	r3, [r7, #16]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d103      	bne.n	801271e <osThreadGetState+0x26>
    state = osThreadError;
 8012716:	f04f 33ff 	mov.w	r3, #4294967295
 801271a:	617b      	str	r3, [r7, #20]
 801271c:	e022      	b.n	8012764 <osThreadGetState+0x6c>
  }
  else {
    switch (eTaskGetState (hTask)) {
 801271e:	6938      	ldr	r0, [r7, #16]
 8012720:	f001 fd2c 	bl	801417c <eTaskGetState>
 8012724:	4603      	mov	r3, r0
 8012726:	2b04      	cmp	r3, #4
 8012728:	d818      	bhi.n	801275c <osThreadGetState+0x64>
 801272a:	a201      	add	r2, pc, #4	; (adr r2, 8012730 <osThreadGetState+0x38>)
 801272c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012730:	08012745 	.word	0x08012745
 8012734:	0801274b 	.word	0x0801274b
 8012738:	08012751 	.word	0x08012751
 801273c:	08012751 	.word	0x08012751
 8012740:	08012757 	.word	0x08012757
      case eRunning:   state = osThreadRunning;    break;
 8012744:	2302      	movs	r3, #2
 8012746:	617b      	str	r3, [r7, #20]
 8012748:	e00c      	b.n	8012764 <osThreadGetState+0x6c>
      case eReady:     state = osThreadReady;      break;
 801274a:	2301      	movs	r3, #1
 801274c:	617b      	str	r3, [r7, #20]
 801274e:	e009      	b.n	8012764 <osThreadGetState+0x6c>
      case eBlocked:
      case eSuspended: state = osThreadBlocked;    break;
 8012750:	2303      	movs	r3, #3
 8012752:	617b      	str	r3, [r7, #20]
 8012754:	e006      	b.n	8012764 <osThreadGetState+0x6c>
      case eDeleted:   state = osThreadTerminated; break;
 8012756:	2304      	movs	r3, #4
 8012758:	617b      	str	r3, [r7, #20]
 801275a:	e003      	b.n	8012764 <osThreadGetState+0x6c>
      case eInvalid:
      default:         state = osThreadError;      break;
 801275c:	f04f 33ff 	mov.w	r3, #4294967295
 8012760:	617b      	str	r3, [r7, #20]
 8012762:	bf00      	nop
    }
  }

  return (state);
 8012764:	697b      	ldr	r3, [r7, #20]
}
 8012766:	4618      	mov	r0, r3
 8012768:	3718      	adds	r7, #24
 801276a:	46bd      	mov	sp, r7
 801276c:	bd80      	pop	{r7, pc}
 801276e:	bf00      	nop

08012770 <osThreadResume>:
  }

  return (stat);
}

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8012770:	b580      	push	{r7, lr}
 8012772:	b086      	sub	sp, #24
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801277c:	f3ef 8305 	mrs	r3, IPSR
 8012780:	60fb      	str	r3, [r7, #12]
  return(result);
 8012782:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012784:	2b00      	cmp	r3, #0
 8012786:	d003      	beq.n	8012790 <osThreadResume+0x20>
    stat = osErrorISR;
 8012788:	f06f 0305 	mvn.w	r3, #5
 801278c:	617b      	str	r3, [r7, #20]
 801278e:	e00b      	b.n	80127a8 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8012790:	693b      	ldr	r3, [r7, #16]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d103      	bne.n	801279e <osThreadResume+0x2e>
    stat = osErrorParameter;
 8012796:	f06f 0303 	mvn.w	r3, #3
 801279a:	617b      	str	r3, [r7, #20]
 801279c:	e004      	b.n	80127a8 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 801279e:	2300      	movs	r3, #0
 80127a0:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 80127a2:	6938      	ldr	r0, [r7, #16]
 80127a4:	f001 fd82 	bl	80142ac <vTaskResume>
  }

  return (stat);
 80127a8:	697b      	ldr	r3, [r7, #20]
}
 80127aa:	4618      	mov	r0, r3
 80127ac:	3718      	adds	r7, #24
 80127ae:	46bd      	mov	sp, r7
 80127b0:	bd80      	pop	{r7, pc}

080127b2 <osThreadExit>:
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80127b2:	b580      	push	{r7, lr}
 80127b4:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80127b6:	2000      	movs	r0, #0
 80127b8:	f001 fc3a 	bl	8014030 <vTaskDelete>
#endif
  for (;;);
 80127bc:	e7fe      	b.n	80127bc <osThreadExit+0xa>

080127be <osThreadTerminate>:
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 80127be:	b580      	push	{r7, lr}
 80127c0:	b086      	sub	sp, #24
 80127c2:	af00      	add	r7, sp, #0
 80127c4:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80127c6:	687b      	ldr	r3, [r7, #4]
 80127c8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80127ca:	f3ef 8305 	mrs	r3, IPSR
 80127ce:	60bb      	str	r3, [r7, #8]
  return(result);
 80127d0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d003      	beq.n	80127de <osThreadTerminate+0x20>
    stat = osErrorISR;
 80127d6:	f06f 0305 	mvn.w	r3, #5
 80127da:	617b      	str	r3, [r7, #20]
 80127dc:	e017      	b.n	801280e <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 80127de:	693b      	ldr	r3, [r7, #16]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d103      	bne.n	80127ec <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 80127e4:	f06f 0303 	mvn.w	r3, #3
 80127e8:	617b      	str	r3, [r7, #20]
 80127ea:	e010      	b.n	801280e <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 80127ec:	6938      	ldr	r0, [r7, #16]
 80127ee:	f001 fcc5 	bl	801417c <eTaskGetState>
 80127f2:	4603      	mov	r3, r0
 80127f4:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 80127f6:	7bfb      	ldrb	r3, [r7, #15]
 80127f8:	2b04      	cmp	r3, #4
 80127fa:	d005      	beq.n	8012808 <osThreadTerminate+0x4a>
      stat = osOK;
 80127fc:	2300      	movs	r3, #0
 80127fe:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8012800:	6938      	ldr	r0, [r7, #16]
 8012802:	f001 fc15 	bl	8014030 <vTaskDelete>
 8012806:	e002      	b.n	801280e <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8012808:	f06f 0302 	mvn.w	r3, #2
 801280c:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 801280e:	697b      	ldr	r3, [r7, #20]
}
 8012810:	4618      	mov	r0, r3
 8012812:	3718      	adds	r7, #24
 8012814:	46bd      	mov	sp, r7
 8012816:	bd80      	pop	{r7, pc}

08012818 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012818:	b580      	push	{r7, lr}
 801281a:	b084      	sub	sp, #16
 801281c:	af00      	add	r7, sp, #0
 801281e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012820:	f3ef 8305 	mrs	r3, IPSR
 8012824:	60bb      	str	r3, [r7, #8]
  return(result);
 8012826:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012828:	2b00      	cmp	r3, #0
 801282a:	d003      	beq.n	8012834 <osDelay+0x1c>
    stat = osErrorISR;
 801282c:	f06f 0305 	mvn.w	r3, #5
 8012830:	60fb      	str	r3, [r7, #12]
 8012832:	e007      	b.n	8012844 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012834:	2300      	movs	r3, #0
 8012836:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012838:	687b      	ldr	r3, [r7, #4]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d002      	beq.n	8012844 <osDelay+0x2c>
      vTaskDelay(ticks);
 801283e:	6878      	ldr	r0, [r7, #4]
 8012840:	f001 fc68 	bl	8014114 <vTaskDelay>
    }
  }

  return (stat);
 8012844:	68fb      	ldr	r3, [r7, #12]
}
 8012846:	4618      	mov	r0, r3
 8012848:	3710      	adds	r7, #16
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}

0801284e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 801284e:	b580      	push	{r7, lr}
 8012850:	b08a      	sub	sp, #40	; 0x28
 8012852:	af02      	add	r7, sp, #8
 8012854:	60f8      	str	r0, [r7, #12]
 8012856:	60b9      	str	r1, [r7, #8]
 8012858:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 801285a:	2300      	movs	r3, #0
 801285c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801285e:	f3ef 8305 	mrs	r3, IPSR
 8012862:	613b      	str	r3, [r7, #16]
  return(result);
 8012864:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8012866:	2b00      	cmp	r3, #0
 8012868:	d175      	bne.n	8012956 <osSemaphoreNew+0x108>
 801286a:	68fb      	ldr	r3, [r7, #12]
 801286c:	2b00      	cmp	r3, #0
 801286e:	d072      	beq.n	8012956 <osSemaphoreNew+0x108>
 8012870:	68ba      	ldr	r2, [r7, #8]
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	429a      	cmp	r2, r3
 8012876:	d86e      	bhi.n	8012956 <osSemaphoreNew+0x108>
    mem = -1;
 8012878:	f04f 33ff 	mov.w	r3, #4294967295
 801287c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	2b00      	cmp	r3, #0
 8012882:	d015      	beq.n	80128b0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8012884:	687b      	ldr	r3, [r7, #4]
 8012886:	689b      	ldr	r3, [r3, #8]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d006      	beq.n	801289a <osSemaphoreNew+0x4c>
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	68db      	ldr	r3, [r3, #12]
 8012890:	2b4f      	cmp	r3, #79	; 0x4f
 8012892:	d902      	bls.n	801289a <osSemaphoreNew+0x4c>
        mem = 1;
 8012894:	2301      	movs	r3, #1
 8012896:	61bb      	str	r3, [r7, #24]
 8012898:	e00c      	b.n	80128b4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	689b      	ldr	r3, [r3, #8]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d108      	bne.n	80128b4 <osSemaphoreNew+0x66>
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	68db      	ldr	r3, [r3, #12]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d104      	bne.n	80128b4 <osSemaphoreNew+0x66>
          mem = 0;
 80128aa:	2300      	movs	r3, #0
 80128ac:	61bb      	str	r3, [r7, #24]
 80128ae:	e001      	b.n	80128b4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80128b0:	2300      	movs	r3, #0
 80128b2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80128b4:	69bb      	ldr	r3, [r7, #24]
 80128b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80128ba:	d04c      	beq.n	8012956 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	2b01      	cmp	r3, #1
 80128c0:	d128      	bne.n	8012914 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80128c2:	69bb      	ldr	r3, [r7, #24]
 80128c4:	2b01      	cmp	r3, #1
 80128c6:	d10a      	bne.n	80128de <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	689b      	ldr	r3, [r3, #8]
 80128cc:	2203      	movs	r2, #3
 80128ce:	9200      	str	r2, [sp, #0]
 80128d0:	2200      	movs	r2, #0
 80128d2:	2100      	movs	r1, #0
 80128d4:	2001      	movs	r0, #1
 80128d6:	f000 fa4d 	bl	8012d74 <xQueueGenericCreateStatic>
 80128da:	61f8      	str	r0, [r7, #28]
 80128dc:	e005      	b.n	80128ea <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80128de:	2203      	movs	r2, #3
 80128e0:	2100      	movs	r1, #0
 80128e2:	2001      	movs	r0, #1
 80128e4:	f000 fabe 	bl	8012e64 <xQueueGenericCreate>
 80128e8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80128ea:	69fb      	ldr	r3, [r7, #28]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d022      	beq.n	8012936 <osSemaphoreNew+0xe8>
 80128f0:	68bb      	ldr	r3, [r7, #8]
 80128f2:	2b00      	cmp	r3, #0
 80128f4:	d01f      	beq.n	8012936 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80128f6:	2300      	movs	r3, #0
 80128f8:	2200      	movs	r2, #0
 80128fa:	2100      	movs	r1, #0
 80128fc:	69f8      	ldr	r0, [r7, #28]
 80128fe:	f000 fb79 	bl	8012ff4 <xQueueGenericSend>
 8012902:	4603      	mov	r3, r0
 8012904:	2b01      	cmp	r3, #1
 8012906:	d016      	beq.n	8012936 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8012908:	69f8      	ldr	r0, [r7, #28]
 801290a:	f001 f805 	bl	8013918 <vQueueDelete>
            hSemaphore = NULL;
 801290e:	2300      	movs	r3, #0
 8012910:	61fb      	str	r3, [r7, #28]
 8012912:	e010      	b.n	8012936 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8012914:	69bb      	ldr	r3, [r7, #24]
 8012916:	2b01      	cmp	r3, #1
 8012918:	d108      	bne.n	801292c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 801291a:	687b      	ldr	r3, [r7, #4]
 801291c:	689b      	ldr	r3, [r3, #8]
 801291e:	461a      	mov	r2, r3
 8012920:	68b9      	ldr	r1, [r7, #8]
 8012922:	68f8      	ldr	r0, [r7, #12]
 8012924:	f000 fafb 	bl	8012f1e <xQueueCreateCountingSemaphoreStatic>
 8012928:	61f8      	str	r0, [r7, #28]
 801292a:	e004      	b.n	8012936 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 801292c:	68b9      	ldr	r1, [r7, #8]
 801292e:	68f8      	ldr	r0, [r7, #12]
 8012930:	f000 fb2c 	bl	8012f8c <xQueueCreateCountingSemaphore>
 8012934:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8012936:	69fb      	ldr	r3, [r7, #28]
 8012938:	2b00      	cmp	r3, #0
 801293a:	d00c      	beq.n	8012956 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d003      	beq.n	801294a <osSemaphoreNew+0xfc>
          name = attr->name;
 8012942:	687b      	ldr	r3, [r7, #4]
 8012944:	681b      	ldr	r3, [r3, #0]
 8012946:	617b      	str	r3, [r7, #20]
 8012948:	e001      	b.n	801294e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 801294a:	2300      	movs	r3, #0
 801294c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 801294e:	6979      	ldr	r1, [r7, #20]
 8012950:	69f8      	ldr	r0, [r7, #28]
 8012952:	f001 f92d 	bl	8013bb0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8012956:	69fb      	ldr	r3, [r7, #28]
}
 8012958:	4618      	mov	r0, r3
 801295a:	3720      	adds	r7, #32
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}

08012960 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8012960:	b580      	push	{r7, lr}
 8012962:	b086      	sub	sp, #24
 8012964:	af00      	add	r7, sp, #0
 8012966:	6078      	str	r0, [r7, #4]
 8012968:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801296e:	2300      	movs	r3, #0
 8012970:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012972:	693b      	ldr	r3, [r7, #16]
 8012974:	2b00      	cmp	r3, #0
 8012976:	d103      	bne.n	8012980 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8012978:	f06f 0303 	mvn.w	r3, #3
 801297c:	617b      	str	r3, [r7, #20]
 801297e:	e039      	b.n	80129f4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012980:	f3ef 8305 	mrs	r3, IPSR
 8012984:	60fb      	str	r3, [r7, #12]
  return(result);
 8012986:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012988:	2b00      	cmp	r3, #0
 801298a:	d022      	beq.n	80129d2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 801298c:	683b      	ldr	r3, [r7, #0]
 801298e:	2b00      	cmp	r3, #0
 8012990:	d003      	beq.n	801299a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8012992:	f06f 0303 	mvn.w	r3, #3
 8012996:	617b      	str	r3, [r7, #20]
 8012998:	e02c      	b.n	80129f4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 801299a:	2300      	movs	r3, #0
 801299c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 801299e:	f107 0308 	add.w	r3, r7, #8
 80129a2:	461a      	mov	r2, r3
 80129a4:	2100      	movs	r1, #0
 80129a6:	6938      	ldr	r0, [r7, #16]
 80129a8:	f000 ff36 	bl	8013818 <xQueueReceiveFromISR>
 80129ac:	4603      	mov	r3, r0
 80129ae:	2b01      	cmp	r3, #1
 80129b0:	d003      	beq.n	80129ba <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80129b2:	f06f 0302 	mvn.w	r3, #2
 80129b6:	617b      	str	r3, [r7, #20]
 80129b8:	e01c      	b.n	80129f4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80129ba:	68bb      	ldr	r3, [r7, #8]
 80129bc:	2b00      	cmp	r3, #0
 80129be:	d019      	beq.n	80129f4 <osSemaphoreAcquire+0x94>
 80129c0:	4b0f      	ldr	r3, [pc, #60]	; (8012a00 <osSemaphoreAcquire+0xa0>)
 80129c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80129c6:	601a      	str	r2, [r3, #0]
 80129c8:	f3bf 8f4f 	dsb	sy
 80129cc:	f3bf 8f6f 	isb	sy
 80129d0:	e010      	b.n	80129f4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80129d2:	6839      	ldr	r1, [r7, #0]
 80129d4:	6938      	ldr	r0, [r7, #16]
 80129d6:	f000 fe13 	bl	8013600 <xQueueSemaphoreTake>
 80129da:	4603      	mov	r3, r0
 80129dc:	2b01      	cmp	r3, #1
 80129de:	d009      	beq.n	80129f4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80129e0:	683b      	ldr	r3, [r7, #0]
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d003      	beq.n	80129ee <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80129e6:	f06f 0301 	mvn.w	r3, #1
 80129ea:	617b      	str	r3, [r7, #20]
 80129ec:	e002      	b.n	80129f4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80129ee:	f06f 0302 	mvn.w	r3, #2
 80129f2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80129f4:	697b      	ldr	r3, [r7, #20]
}
 80129f6:	4618      	mov	r0, r3
 80129f8:	3718      	adds	r7, #24
 80129fa:	46bd      	mov	sp, r7
 80129fc:	bd80      	pop	{r7, pc}
 80129fe:	bf00      	nop
 8012a00:	e000ed04 	.word	0xe000ed04

08012a04 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8012a04:	b580      	push	{r7, lr}
 8012a06:	b086      	sub	sp, #24
 8012a08:	af00      	add	r7, sp, #0
 8012a0a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012a0c:	687b      	ldr	r3, [r7, #4]
 8012a0e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012a10:	2300      	movs	r3, #0
 8012a12:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8012a14:	693b      	ldr	r3, [r7, #16]
 8012a16:	2b00      	cmp	r3, #0
 8012a18:	d103      	bne.n	8012a22 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8012a1a:	f06f 0303 	mvn.w	r3, #3
 8012a1e:	617b      	str	r3, [r7, #20]
 8012a20:	e02c      	b.n	8012a7c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012a22:	f3ef 8305 	mrs	r3, IPSR
 8012a26:	60fb      	str	r3, [r7, #12]
  return(result);
 8012a28:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d01a      	beq.n	8012a64 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8012a2e:	2300      	movs	r3, #0
 8012a30:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012a32:	f107 0308 	add.w	r3, r7, #8
 8012a36:	4619      	mov	r1, r3
 8012a38:	6938      	ldr	r0, [r7, #16]
 8012a3a:	f000 fc74 	bl	8013326 <xQueueGiveFromISR>
 8012a3e:	4603      	mov	r3, r0
 8012a40:	2b01      	cmp	r3, #1
 8012a42:	d003      	beq.n	8012a4c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8012a44:	f06f 0302 	mvn.w	r3, #2
 8012a48:	617b      	str	r3, [r7, #20]
 8012a4a:	e017      	b.n	8012a7c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8012a4c:	68bb      	ldr	r3, [r7, #8]
 8012a4e:	2b00      	cmp	r3, #0
 8012a50:	d014      	beq.n	8012a7c <osSemaphoreRelease+0x78>
 8012a52:	4b0d      	ldr	r3, [pc, #52]	; (8012a88 <osSemaphoreRelease+0x84>)
 8012a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a58:	601a      	str	r2, [r3, #0]
 8012a5a:	f3bf 8f4f 	dsb	sy
 8012a5e:	f3bf 8f6f 	isb	sy
 8012a62:	e00b      	b.n	8012a7c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012a64:	2300      	movs	r3, #0
 8012a66:	2200      	movs	r2, #0
 8012a68:	2100      	movs	r1, #0
 8012a6a:	6938      	ldr	r0, [r7, #16]
 8012a6c:	f000 fac2 	bl	8012ff4 <xQueueGenericSend>
 8012a70:	4603      	mov	r3, r0
 8012a72:	2b01      	cmp	r3, #1
 8012a74:	d002      	beq.n	8012a7c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8012a76:	f06f 0302 	mvn.w	r3, #2
 8012a7a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8012a7c:	697b      	ldr	r3, [r7, #20]
}
 8012a7e:	4618      	mov	r0, r3
 8012a80:	3718      	adds	r7, #24
 8012a82:	46bd      	mov	sp, r7
 8012a84:	bd80      	pop	{r7, pc}
 8012a86:	bf00      	nop
 8012a88:	e000ed04 	.word	0xe000ed04

08012a8c <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8012a8c:	b580      	push	{r7, lr}
 8012a8e:	b086      	sub	sp, #24
 8012a90:	af00      	add	r7, sp, #0
 8012a92:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012a98:	f3ef 8305 	mrs	r3, IPSR
 8012a9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8012a9e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8012aa0:	2b00      	cmp	r3, #0
 8012aa2:	d003      	beq.n	8012aac <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 8012aa4:	f06f 0305 	mvn.w	r3, #5
 8012aa8:	617b      	str	r3, [r7, #20]
 8012aaa:	e00e      	b.n	8012aca <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8012aac:	693b      	ldr	r3, [r7, #16]
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d103      	bne.n	8012aba <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8012ab2:	f06f 0303 	mvn.w	r3, #3
 8012ab6:	617b      	str	r3, [r7, #20]
 8012ab8:	e007      	b.n	8012aca <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8012aba:	6938      	ldr	r0, [r7, #16]
 8012abc:	f001 f8a2 	bl	8013c04 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8012ac0:	2300      	movs	r3, #0
 8012ac2:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8012ac4:	6938      	ldr	r0, [r7, #16]
 8012ac6:	f000 ff27 	bl	8013918 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8012aca:	697b      	ldr	r3, [r7, #20]
}
 8012acc:	4618      	mov	r0, r3
 8012ace:	3718      	adds	r7, #24
 8012ad0:	46bd      	mov	sp, r7
 8012ad2:	bd80      	pop	{r7, pc}

08012ad4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012ad4:	b480      	push	{r7}
 8012ad6:	b085      	sub	sp, #20
 8012ad8:	af00      	add	r7, sp, #0
 8012ada:	60f8      	str	r0, [r7, #12]
 8012adc:	60b9      	str	r1, [r7, #8]
 8012ade:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	4a07      	ldr	r2, [pc, #28]	; (8012b00 <vApplicationGetIdleTaskMemory+0x2c>)
 8012ae4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012ae6:	68bb      	ldr	r3, [r7, #8]
 8012ae8:	4a06      	ldr	r2, [pc, #24]	; (8012b04 <vApplicationGetIdleTaskMemory+0x30>)
 8012aea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012af2:	601a      	str	r2, [r3, #0]
}
 8012af4:	bf00      	nop
 8012af6:	3714      	adds	r7, #20
 8012af8:	46bd      	mov	sp, r7
 8012afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012afe:	4770      	bx	lr
 8012b00:	20000800 	.word	0x20000800
 8012b04:	200008bc 	.word	0x200008bc

08012b08 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012b08:	b480      	push	{r7}
 8012b0a:	b085      	sub	sp, #20
 8012b0c:	af00      	add	r7, sp, #0
 8012b0e:	60f8      	str	r0, [r7, #12]
 8012b10:	60b9      	str	r1, [r7, #8]
 8012b12:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	4a07      	ldr	r2, [pc, #28]	; (8012b34 <vApplicationGetTimerTaskMemory+0x2c>)
 8012b18:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012b1a:	68bb      	ldr	r3, [r7, #8]
 8012b1c:	4a06      	ldr	r2, [pc, #24]	; (8012b38 <vApplicationGetTimerTaskMemory+0x30>)
 8012b1e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8012b20:	687b      	ldr	r3, [r7, #4]
 8012b22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8012b26:	601a      	str	r2, [r3, #0]
}
 8012b28:	bf00      	nop
 8012b2a:	3714      	adds	r7, #20
 8012b2c:	46bd      	mov	sp, r7
 8012b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b32:	4770      	bx	lr
 8012b34:	200010bc 	.word	0x200010bc
 8012b38:	20001178 	.word	0x20001178

08012b3c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012b3c:	b480      	push	{r7}
 8012b3e:	b083      	sub	sp, #12
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	f103 0208 	add.w	r2, r3, #8
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	f04f 32ff 	mov.w	r2, #4294967295
 8012b54:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	f103 0208 	add.w	r2, r3, #8
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	f103 0208 	add.w	r2, r3, #8
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	2200      	movs	r2, #0
 8012b6e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012b70:	bf00      	nop
 8012b72:	370c      	adds	r7, #12
 8012b74:	46bd      	mov	sp, r7
 8012b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b7a:	4770      	bx	lr

08012b7c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012b7c:	b480      	push	{r7}
 8012b7e:	b083      	sub	sp, #12
 8012b80:	af00      	add	r7, sp, #0
 8012b82:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	2200      	movs	r2, #0
 8012b88:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012b8a:	bf00      	nop
 8012b8c:	370c      	adds	r7, #12
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b94:	4770      	bx	lr

08012b96 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012b96:	b480      	push	{r7}
 8012b98:	b085      	sub	sp, #20
 8012b9a:	af00      	add	r7, sp, #0
 8012b9c:	6078      	str	r0, [r7, #4]
 8012b9e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	685b      	ldr	r3, [r3, #4]
 8012ba4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	68fa      	ldr	r2, [r7, #12]
 8012baa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012bac:	68fb      	ldr	r3, [r7, #12]
 8012bae:	689a      	ldr	r2, [r3, #8]
 8012bb0:	683b      	ldr	r3, [r7, #0]
 8012bb2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	689b      	ldr	r3, [r3, #8]
 8012bb8:	683a      	ldr	r2, [r7, #0]
 8012bba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	683a      	ldr	r2, [r7, #0]
 8012bc0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012bc2:	683b      	ldr	r3, [r7, #0]
 8012bc4:	687a      	ldr	r2, [r7, #4]
 8012bc6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	1c5a      	adds	r2, r3, #1
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	601a      	str	r2, [r3, #0]
}
 8012bd2:	bf00      	nop
 8012bd4:	3714      	adds	r7, #20
 8012bd6:	46bd      	mov	sp, r7
 8012bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bdc:	4770      	bx	lr

08012bde <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012bde:	b480      	push	{r7}
 8012be0:	b085      	sub	sp, #20
 8012be2:	af00      	add	r7, sp, #0
 8012be4:	6078      	str	r0, [r7, #4]
 8012be6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012be8:	683b      	ldr	r3, [r7, #0]
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012bee:	68bb      	ldr	r3, [r7, #8]
 8012bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012bf4:	d103      	bne.n	8012bfe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	691b      	ldr	r3, [r3, #16]
 8012bfa:	60fb      	str	r3, [r7, #12]
 8012bfc:	e00c      	b.n	8012c18 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	3308      	adds	r3, #8
 8012c02:	60fb      	str	r3, [r7, #12]
 8012c04:	e002      	b.n	8012c0c <vListInsert+0x2e>
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	685b      	ldr	r3, [r3, #4]
 8012c0a:	60fb      	str	r3, [r7, #12]
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	685b      	ldr	r3, [r3, #4]
 8012c10:	681b      	ldr	r3, [r3, #0]
 8012c12:	68ba      	ldr	r2, [r7, #8]
 8012c14:	429a      	cmp	r2, r3
 8012c16:	d2f6      	bcs.n	8012c06 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012c18:	68fb      	ldr	r3, [r7, #12]
 8012c1a:	685a      	ldr	r2, [r3, #4]
 8012c1c:	683b      	ldr	r3, [r7, #0]
 8012c1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012c20:	683b      	ldr	r3, [r7, #0]
 8012c22:	685b      	ldr	r3, [r3, #4]
 8012c24:	683a      	ldr	r2, [r7, #0]
 8012c26:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012c28:	683b      	ldr	r3, [r7, #0]
 8012c2a:	68fa      	ldr	r2, [r7, #12]
 8012c2c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	683a      	ldr	r2, [r7, #0]
 8012c32:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012c34:	683b      	ldr	r3, [r7, #0]
 8012c36:	687a      	ldr	r2, [r7, #4]
 8012c38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	681b      	ldr	r3, [r3, #0]
 8012c3e:	1c5a      	adds	r2, r3, #1
 8012c40:	687b      	ldr	r3, [r7, #4]
 8012c42:	601a      	str	r2, [r3, #0]
}
 8012c44:	bf00      	nop
 8012c46:	3714      	adds	r7, #20
 8012c48:	46bd      	mov	sp, r7
 8012c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c4e:	4770      	bx	lr

08012c50 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012c50:	b480      	push	{r7}
 8012c52:	b085      	sub	sp, #20
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	691b      	ldr	r3, [r3, #16]
 8012c5c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	685b      	ldr	r3, [r3, #4]
 8012c62:	687a      	ldr	r2, [r7, #4]
 8012c64:	6892      	ldr	r2, [r2, #8]
 8012c66:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012c68:	687b      	ldr	r3, [r7, #4]
 8012c6a:	689b      	ldr	r3, [r3, #8]
 8012c6c:	687a      	ldr	r2, [r7, #4]
 8012c6e:	6852      	ldr	r2, [r2, #4]
 8012c70:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	685b      	ldr	r3, [r3, #4]
 8012c76:	687a      	ldr	r2, [r7, #4]
 8012c78:	429a      	cmp	r2, r3
 8012c7a:	d103      	bne.n	8012c84 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	689a      	ldr	r2, [r3, #8]
 8012c80:	68fb      	ldr	r3, [r7, #12]
 8012c82:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	2200      	movs	r2, #0
 8012c88:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012c8a:	68fb      	ldr	r3, [r7, #12]
 8012c8c:	681b      	ldr	r3, [r3, #0]
 8012c8e:	1e5a      	subs	r2, r3, #1
 8012c90:	68fb      	ldr	r3, [r7, #12]
 8012c92:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	681b      	ldr	r3, [r3, #0]
}
 8012c98:	4618      	mov	r0, r3
 8012c9a:	3714      	adds	r7, #20
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca2:	4770      	bx	lr

08012ca4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012ca4:	b580      	push	{r7, lr}
 8012ca6:	b084      	sub	sp, #16
 8012ca8:	af00      	add	r7, sp, #0
 8012caa:	6078      	str	r0, [r7, #4]
 8012cac:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012cb2:	68fb      	ldr	r3, [r7, #12]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d10a      	bne.n	8012cce <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012cb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cbc:	f383 8811 	msr	BASEPRI, r3
 8012cc0:	f3bf 8f6f 	isb	sy
 8012cc4:	f3bf 8f4f 	dsb	sy
 8012cc8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8012cca:	bf00      	nop
 8012ccc:	e7fe      	b.n	8012ccc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8012cce:	f002 fe11 	bl	80158f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	681a      	ldr	r2, [r3, #0]
 8012cd6:	68fb      	ldr	r3, [r7, #12]
 8012cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012cda:	68f9      	ldr	r1, [r7, #12]
 8012cdc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012cde:	fb01 f303 	mul.w	r3, r1, r3
 8012ce2:	441a      	add	r2, r3
 8012ce4:	68fb      	ldr	r3, [r7, #12]
 8012ce6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	2200      	movs	r2, #0
 8012cec:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	681a      	ldr	r2, [r3, #0]
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	681a      	ldr	r2, [r3, #0]
 8012cfa:	68fb      	ldr	r3, [r7, #12]
 8012cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012cfe:	3b01      	subs	r3, #1
 8012d00:	68f9      	ldr	r1, [r7, #12]
 8012d02:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012d04:	fb01 f303 	mul.w	r3, r1, r3
 8012d08:	441a      	add	r2, r3
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	22ff      	movs	r2, #255	; 0xff
 8012d12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8012d16:	68fb      	ldr	r3, [r7, #12]
 8012d18:	22ff      	movs	r2, #255	; 0xff
 8012d1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8012d1e:	683b      	ldr	r3, [r7, #0]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d114      	bne.n	8012d4e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	691b      	ldr	r3, [r3, #16]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d01a      	beq.n	8012d62 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	3310      	adds	r3, #16
 8012d30:	4618      	mov	r0, r3
 8012d32:	f001 fdb3 	bl	801489c <xTaskRemoveFromEventList>
 8012d36:	4603      	mov	r3, r0
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d012      	beq.n	8012d62 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8012d3c:	4b0c      	ldr	r3, [pc, #48]	; (8012d70 <xQueueGenericReset+0xcc>)
 8012d3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d42:	601a      	str	r2, [r3, #0]
 8012d44:	f3bf 8f4f 	dsb	sy
 8012d48:	f3bf 8f6f 	isb	sy
 8012d4c:	e009      	b.n	8012d62 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8012d4e:	68fb      	ldr	r3, [r7, #12]
 8012d50:	3310      	adds	r3, #16
 8012d52:	4618      	mov	r0, r3
 8012d54:	f7ff fef2 	bl	8012b3c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	3324      	adds	r3, #36	; 0x24
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	f7ff feed 	bl	8012b3c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8012d62:	f002 fdf7 	bl	8015954 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8012d66:	2301      	movs	r3, #1
}
 8012d68:	4618      	mov	r0, r3
 8012d6a:	3710      	adds	r7, #16
 8012d6c:	46bd      	mov	sp, r7
 8012d6e:	bd80      	pop	{r7, pc}
 8012d70:	e000ed04 	.word	0xe000ed04

08012d74 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8012d74:	b580      	push	{r7, lr}
 8012d76:	b08e      	sub	sp, #56	; 0x38
 8012d78:	af02      	add	r7, sp, #8
 8012d7a:	60f8      	str	r0, [r7, #12]
 8012d7c:	60b9      	str	r1, [r7, #8]
 8012d7e:	607a      	str	r2, [r7, #4]
 8012d80:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012d82:	68fb      	ldr	r3, [r7, #12]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d10a      	bne.n	8012d9e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8012d88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012d8c:	f383 8811 	msr	BASEPRI, r3
 8012d90:	f3bf 8f6f 	isb	sy
 8012d94:	f3bf 8f4f 	dsb	sy
 8012d98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8012d9a:	bf00      	nop
 8012d9c:	e7fe      	b.n	8012d9c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8012d9e:	683b      	ldr	r3, [r7, #0]
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	d10a      	bne.n	8012dba <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8012da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012da8:	f383 8811 	msr	BASEPRI, r3
 8012dac:	f3bf 8f6f 	isb	sy
 8012db0:	f3bf 8f4f 	dsb	sy
 8012db4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012db6:	bf00      	nop
 8012db8:	e7fe      	b.n	8012db8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8012dba:	687b      	ldr	r3, [r7, #4]
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d002      	beq.n	8012dc6 <xQueueGenericCreateStatic+0x52>
 8012dc0:	68bb      	ldr	r3, [r7, #8]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d001      	beq.n	8012dca <xQueueGenericCreateStatic+0x56>
 8012dc6:	2301      	movs	r3, #1
 8012dc8:	e000      	b.n	8012dcc <xQueueGenericCreateStatic+0x58>
 8012dca:	2300      	movs	r3, #0
 8012dcc:	2b00      	cmp	r3, #0
 8012dce:	d10a      	bne.n	8012de6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8012dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012dd4:	f383 8811 	msr	BASEPRI, r3
 8012dd8:	f3bf 8f6f 	isb	sy
 8012ddc:	f3bf 8f4f 	dsb	sy
 8012de0:	623b      	str	r3, [r7, #32]
}
 8012de2:	bf00      	nop
 8012de4:	e7fe      	b.n	8012de4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d102      	bne.n	8012df2 <xQueueGenericCreateStatic+0x7e>
 8012dec:	68bb      	ldr	r3, [r7, #8]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d101      	bne.n	8012df6 <xQueueGenericCreateStatic+0x82>
 8012df2:	2301      	movs	r3, #1
 8012df4:	e000      	b.n	8012df8 <xQueueGenericCreateStatic+0x84>
 8012df6:	2300      	movs	r3, #0
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d10a      	bne.n	8012e12 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8012dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e00:	f383 8811 	msr	BASEPRI, r3
 8012e04:	f3bf 8f6f 	isb	sy
 8012e08:	f3bf 8f4f 	dsb	sy
 8012e0c:	61fb      	str	r3, [r7, #28]
}
 8012e0e:	bf00      	nop
 8012e10:	e7fe      	b.n	8012e10 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8012e12:	2350      	movs	r3, #80	; 0x50
 8012e14:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8012e16:	697b      	ldr	r3, [r7, #20]
 8012e18:	2b50      	cmp	r3, #80	; 0x50
 8012e1a:	d00a      	beq.n	8012e32 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8012e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e20:	f383 8811 	msr	BASEPRI, r3
 8012e24:	f3bf 8f6f 	isb	sy
 8012e28:	f3bf 8f4f 	dsb	sy
 8012e2c:	61bb      	str	r3, [r7, #24]
}
 8012e2e:	bf00      	nop
 8012e30:	e7fe      	b.n	8012e30 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8012e32:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012e34:	683b      	ldr	r3, [r7, #0]
 8012e36:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8012e38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d00d      	beq.n	8012e5a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8012e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e40:	2201      	movs	r2, #1
 8012e42:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012e46:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8012e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e4c:	9300      	str	r3, [sp, #0]
 8012e4e:	4613      	mov	r3, r2
 8012e50:	687a      	ldr	r2, [r7, #4]
 8012e52:	68b9      	ldr	r1, [r7, #8]
 8012e54:	68f8      	ldr	r0, [r7, #12]
 8012e56:	f000 f83f 	bl	8012ed8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012e5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	3730      	adds	r7, #48	; 0x30
 8012e60:	46bd      	mov	sp, r7
 8012e62:	bd80      	pop	{r7, pc}

08012e64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012e64:	b580      	push	{r7, lr}
 8012e66:	b08a      	sub	sp, #40	; 0x28
 8012e68:	af02      	add	r7, sp, #8
 8012e6a:	60f8      	str	r0, [r7, #12]
 8012e6c:	60b9      	str	r1, [r7, #8]
 8012e6e:	4613      	mov	r3, r2
 8012e70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012e72:	68fb      	ldr	r3, [r7, #12]
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d10a      	bne.n	8012e8e <xQueueGenericCreate+0x2a>
	__asm volatile
 8012e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e7c:	f383 8811 	msr	BASEPRI, r3
 8012e80:	f3bf 8f6f 	isb	sy
 8012e84:	f3bf 8f4f 	dsb	sy
 8012e88:	613b      	str	r3, [r7, #16]
}
 8012e8a:	bf00      	nop
 8012e8c:	e7fe      	b.n	8012e8c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	68ba      	ldr	r2, [r7, #8]
 8012e92:	fb02 f303 	mul.w	r3, r2, r3
 8012e96:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8012e98:	69fb      	ldr	r3, [r7, #28]
 8012e9a:	3350      	adds	r3, #80	; 0x50
 8012e9c:	4618      	mov	r0, r3
 8012e9e:	f002 fe4b 	bl	8015b38 <pvPortMalloc>
 8012ea2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8012ea4:	69bb      	ldr	r3, [r7, #24]
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d011      	beq.n	8012ece <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8012eaa:	69bb      	ldr	r3, [r7, #24]
 8012eac:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012eae:	697b      	ldr	r3, [r7, #20]
 8012eb0:	3350      	adds	r3, #80	; 0x50
 8012eb2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8012eb4:	69bb      	ldr	r3, [r7, #24]
 8012eb6:	2200      	movs	r2, #0
 8012eb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012ebc:	79fa      	ldrb	r2, [r7, #7]
 8012ebe:	69bb      	ldr	r3, [r7, #24]
 8012ec0:	9300      	str	r3, [sp, #0]
 8012ec2:	4613      	mov	r3, r2
 8012ec4:	697a      	ldr	r2, [r7, #20]
 8012ec6:	68b9      	ldr	r1, [r7, #8]
 8012ec8:	68f8      	ldr	r0, [r7, #12]
 8012eca:	f000 f805 	bl	8012ed8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8012ece:	69bb      	ldr	r3, [r7, #24]
	}
 8012ed0:	4618      	mov	r0, r3
 8012ed2:	3720      	adds	r7, #32
 8012ed4:	46bd      	mov	sp, r7
 8012ed6:	bd80      	pop	{r7, pc}

08012ed8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8012ed8:	b580      	push	{r7, lr}
 8012eda:	b084      	sub	sp, #16
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	60f8      	str	r0, [r7, #12]
 8012ee0:	60b9      	str	r1, [r7, #8]
 8012ee2:	607a      	str	r2, [r7, #4]
 8012ee4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8012ee6:	68bb      	ldr	r3, [r7, #8]
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	d103      	bne.n	8012ef4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8012eec:	69bb      	ldr	r3, [r7, #24]
 8012eee:	69ba      	ldr	r2, [r7, #24]
 8012ef0:	601a      	str	r2, [r3, #0]
 8012ef2:	e002      	b.n	8012efa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8012ef4:	69bb      	ldr	r3, [r7, #24]
 8012ef6:	687a      	ldr	r2, [r7, #4]
 8012ef8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8012efa:	69bb      	ldr	r3, [r7, #24]
 8012efc:	68fa      	ldr	r2, [r7, #12]
 8012efe:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8012f00:	69bb      	ldr	r3, [r7, #24]
 8012f02:	68ba      	ldr	r2, [r7, #8]
 8012f04:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8012f06:	2101      	movs	r1, #1
 8012f08:	69b8      	ldr	r0, [r7, #24]
 8012f0a:	f7ff fecb 	bl	8012ca4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8012f0e:	69bb      	ldr	r3, [r7, #24]
 8012f10:	78fa      	ldrb	r2, [r7, #3]
 8012f12:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8012f16:	bf00      	nop
 8012f18:	3710      	adds	r7, #16
 8012f1a:	46bd      	mov	sp, r7
 8012f1c:	bd80      	pop	{r7, pc}

08012f1e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8012f1e:	b580      	push	{r7, lr}
 8012f20:	b08a      	sub	sp, #40	; 0x28
 8012f22:	af02      	add	r7, sp, #8
 8012f24:	60f8      	str	r0, [r7, #12]
 8012f26:	60b9      	str	r1, [r7, #8]
 8012f28:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012f2a:	68fb      	ldr	r3, [r7, #12]
 8012f2c:	2b00      	cmp	r3, #0
 8012f2e:	d10a      	bne.n	8012f46 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8012f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f34:	f383 8811 	msr	BASEPRI, r3
 8012f38:	f3bf 8f6f 	isb	sy
 8012f3c:	f3bf 8f4f 	dsb	sy
 8012f40:	61bb      	str	r3, [r7, #24]
}
 8012f42:	bf00      	nop
 8012f44:	e7fe      	b.n	8012f44 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012f46:	68ba      	ldr	r2, [r7, #8]
 8012f48:	68fb      	ldr	r3, [r7, #12]
 8012f4a:	429a      	cmp	r2, r3
 8012f4c:	d90a      	bls.n	8012f64 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8012f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f52:	f383 8811 	msr	BASEPRI, r3
 8012f56:	f3bf 8f6f 	isb	sy
 8012f5a:	f3bf 8f4f 	dsb	sy
 8012f5e:	617b      	str	r3, [r7, #20]
}
 8012f60:	bf00      	nop
 8012f62:	e7fe      	b.n	8012f62 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012f64:	2302      	movs	r3, #2
 8012f66:	9300      	str	r3, [sp, #0]
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	2200      	movs	r2, #0
 8012f6c:	2100      	movs	r1, #0
 8012f6e:	68f8      	ldr	r0, [r7, #12]
 8012f70:	f7ff ff00 	bl	8012d74 <xQueueGenericCreateStatic>
 8012f74:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8012f76:	69fb      	ldr	r3, [r7, #28]
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d002      	beq.n	8012f82 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012f7c:	69fb      	ldr	r3, [r7, #28]
 8012f7e:	68ba      	ldr	r2, [r7, #8]
 8012f80:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012f82:	69fb      	ldr	r3, [r7, #28]
	}
 8012f84:	4618      	mov	r0, r3
 8012f86:	3720      	adds	r7, #32
 8012f88:	46bd      	mov	sp, r7
 8012f8a:	bd80      	pop	{r7, pc}

08012f8c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8012f8c:	b580      	push	{r7, lr}
 8012f8e:	b086      	sub	sp, #24
 8012f90:	af00      	add	r7, sp, #0
 8012f92:	6078      	str	r0, [r7, #4]
 8012f94:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8012f96:	687b      	ldr	r3, [r7, #4]
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d10a      	bne.n	8012fb2 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8012f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fa0:	f383 8811 	msr	BASEPRI, r3
 8012fa4:	f3bf 8f6f 	isb	sy
 8012fa8:	f3bf 8f4f 	dsb	sy
 8012fac:	613b      	str	r3, [r7, #16]
}
 8012fae:	bf00      	nop
 8012fb0:	e7fe      	b.n	8012fb0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8012fb2:	683a      	ldr	r2, [r7, #0]
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	429a      	cmp	r2, r3
 8012fb8:	d90a      	bls.n	8012fd0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8012fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fbe:	f383 8811 	msr	BASEPRI, r3
 8012fc2:	f3bf 8f6f 	isb	sy
 8012fc6:	f3bf 8f4f 	dsb	sy
 8012fca:	60fb      	str	r3, [r7, #12]
}
 8012fcc:	bf00      	nop
 8012fce:	e7fe      	b.n	8012fce <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8012fd0:	2202      	movs	r2, #2
 8012fd2:	2100      	movs	r1, #0
 8012fd4:	6878      	ldr	r0, [r7, #4]
 8012fd6:	f7ff ff45 	bl	8012e64 <xQueueGenericCreate>
 8012fda:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8012fdc:	697b      	ldr	r3, [r7, #20]
 8012fde:	2b00      	cmp	r3, #0
 8012fe0:	d002      	beq.n	8012fe8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8012fe2:	697b      	ldr	r3, [r7, #20]
 8012fe4:	683a      	ldr	r2, [r7, #0]
 8012fe6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8012fe8:	697b      	ldr	r3, [r7, #20]
	}
 8012fea:	4618      	mov	r0, r3
 8012fec:	3718      	adds	r7, #24
 8012fee:	46bd      	mov	sp, r7
 8012ff0:	bd80      	pop	{r7, pc}
	...

08012ff4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8012ff4:	b580      	push	{r7, lr}
 8012ff6:	b08e      	sub	sp, #56	; 0x38
 8012ff8:	af00      	add	r7, sp, #0
 8012ffa:	60f8      	str	r0, [r7, #12]
 8012ffc:	60b9      	str	r1, [r7, #8]
 8012ffe:	607a      	str	r2, [r7, #4]
 8013000:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8013002:	2300      	movs	r3, #0
 8013004:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801300a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801300c:	2b00      	cmp	r3, #0
 801300e:	d10a      	bne.n	8013026 <xQueueGenericSend+0x32>
	__asm volatile
 8013010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013014:	f383 8811 	msr	BASEPRI, r3
 8013018:	f3bf 8f6f 	isb	sy
 801301c:	f3bf 8f4f 	dsb	sy
 8013020:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8013022:	bf00      	nop
 8013024:	e7fe      	b.n	8013024 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013026:	68bb      	ldr	r3, [r7, #8]
 8013028:	2b00      	cmp	r3, #0
 801302a:	d103      	bne.n	8013034 <xQueueGenericSend+0x40>
 801302c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801302e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013030:	2b00      	cmp	r3, #0
 8013032:	d101      	bne.n	8013038 <xQueueGenericSend+0x44>
 8013034:	2301      	movs	r3, #1
 8013036:	e000      	b.n	801303a <xQueueGenericSend+0x46>
 8013038:	2300      	movs	r3, #0
 801303a:	2b00      	cmp	r3, #0
 801303c:	d10a      	bne.n	8013054 <xQueueGenericSend+0x60>
	__asm volatile
 801303e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013042:	f383 8811 	msr	BASEPRI, r3
 8013046:	f3bf 8f6f 	isb	sy
 801304a:	f3bf 8f4f 	dsb	sy
 801304e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013050:	bf00      	nop
 8013052:	e7fe      	b.n	8013052 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013054:	683b      	ldr	r3, [r7, #0]
 8013056:	2b02      	cmp	r3, #2
 8013058:	d103      	bne.n	8013062 <xQueueGenericSend+0x6e>
 801305a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801305c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801305e:	2b01      	cmp	r3, #1
 8013060:	d101      	bne.n	8013066 <xQueueGenericSend+0x72>
 8013062:	2301      	movs	r3, #1
 8013064:	e000      	b.n	8013068 <xQueueGenericSend+0x74>
 8013066:	2300      	movs	r3, #0
 8013068:	2b00      	cmp	r3, #0
 801306a:	d10a      	bne.n	8013082 <xQueueGenericSend+0x8e>
	__asm volatile
 801306c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013070:	f383 8811 	msr	BASEPRI, r3
 8013074:	f3bf 8f6f 	isb	sy
 8013078:	f3bf 8f4f 	dsb	sy
 801307c:	623b      	str	r3, [r7, #32]
}
 801307e:	bf00      	nop
 8013080:	e7fe      	b.n	8013080 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013082:	f001 fddd 	bl	8014c40 <xTaskGetSchedulerState>
 8013086:	4603      	mov	r3, r0
 8013088:	2b00      	cmp	r3, #0
 801308a:	d102      	bne.n	8013092 <xQueueGenericSend+0x9e>
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	2b00      	cmp	r3, #0
 8013090:	d101      	bne.n	8013096 <xQueueGenericSend+0xa2>
 8013092:	2301      	movs	r3, #1
 8013094:	e000      	b.n	8013098 <xQueueGenericSend+0xa4>
 8013096:	2300      	movs	r3, #0
 8013098:	2b00      	cmp	r3, #0
 801309a:	d10a      	bne.n	80130b2 <xQueueGenericSend+0xbe>
	__asm volatile
 801309c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130a0:	f383 8811 	msr	BASEPRI, r3
 80130a4:	f3bf 8f6f 	isb	sy
 80130a8:	f3bf 8f4f 	dsb	sy
 80130ac:	61fb      	str	r3, [r7, #28]
}
 80130ae:	bf00      	nop
 80130b0:	e7fe      	b.n	80130b0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80130b2:	f002 fc1f 	bl	80158f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80130b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80130ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80130be:	429a      	cmp	r2, r3
 80130c0:	d302      	bcc.n	80130c8 <xQueueGenericSend+0xd4>
 80130c2:	683b      	ldr	r3, [r7, #0]
 80130c4:	2b02      	cmp	r3, #2
 80130c6:	d129      	bne.n	801311c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80130c8:	683a      	ldr	r2, [r7, #0]
 80130ca:	68b9      	ldr	r1, [r7, #8]
 80130cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80130ce:	f000 fc5e 	bl	801398e <prvCopyDataToQueue>
 80130d2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80130d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d010      	beq.n	80130fe <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80130dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80130de:	3324      	adds	r3, #36	; 0x24
 80130e0:	4618      	mov	r0, r3
 80130e2:	f001 fbdb 	bl	801489c <xTaskRemoveFromEventList>
 80130e6:	4603      	mov	r3, r0
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d013      	beq.n	8013114 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80130ec:	4b3f      	ldr	r3, [pc, #252]	; (80131ec <xQueueGenericSend+0x1f8>)
 80130ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80130f2:	601a      	str	r2, [r3, #0]
 80130f4:	f3bf 8f4f 	dsb	sy
 80130f8:	f3bf 8f6f 	isb	sy
 80130fc:	e00a      	b.n	8013114 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80130fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013100:	2b00      	cmp	r3, #0
 8013102:	d007      	beq.n	8013114 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8013104:	4b39      	ldr	r3, [pc, #228]	; (80131ec <xQueueGenericSend+0x1f8>)
 8013106:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801310a:	601a      	str	r2, [r3, #0]
 801310c:	f3bf 8f4f 	dsb	sy
 8013110:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8013114:	f002 fc1e 	bl	8015954 <vPortExitCritical>
				return pdPASS;
 8013118:	2301      	movs	r3, #1
 801311a:	e063      	b.n	80131e4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d103      	bne.n	801312a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013122:	f002 fc17 	bl	8015954 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8013126:	2300      	movs	r3, #0
 8013128:	e05c      	b.n	80131e4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801312a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801312c:	2b00      	cmp	r3, #0
 801312e:	d106      	bne.n	801313e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013130:	f107 0314 	add.w	r3, r7, #20
 8013134:	4618      	mov	r0, r3
 8013136:	f001 fc15 	bl	8014964 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801313a:	2301      	movs	r3, #1
 801313c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801313e:	f002 fc09 	bl	8015954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013142:	f001 f981 	bl	8014448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013146:	f002 fbd5 	bl	80158f4 <vPortEnterCritical>
 801314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801314c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013150:	b25b      	sxtb	r3, r3
 8013152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013156:	d103      	bne.n	8013160 <xQueueGenericSend+0x16c>
 8013158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801315a:	2200      	movs	r2, #0
 801315c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013162:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013166:	b25b      	sxtb	r3, r3
 8013168:	f1b3 3fff 	cmp.w	r3, #4294967295
 801316c:	d103      	bne.n	8013176 <xQueueGenericSend+0x182>
 801316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013170:	2200      	movs	r2, #0
 8013172:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013176:	f002 fbed 	bl	8015954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801317a:	1d3a      	adds	r2, r7, #4
 801317c:	f107 0314 	add.w	r3, r7, #20
 8013180:	4611      	mov	r1, r2
 8013182:	4618      	mov	r0, r3
 8013184:	f001 fc04 	bl	8014990 <xTaskCheckForTimeOut>
 8013188:	4603      	mov	r3, r0
 801318a:	2b00      	cmp	r3, #0
 801318c:	d124      	bne.n	80131d8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 801318e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013190:	f000 fcf5 	bl	8013b7e <prvIsQueueFull>
 8013194:	4603      	mov	r3, r0
 8013196:	2b00      	cmp	r3, #0
 8013198:	d018      	beq.n	80131cc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801319a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801319c:	3310      	adds	r3, #16
 801319e:	687a      	ldr	r2, [r7, #4]
 80131a0:	4611      	mov	r1, r2
 80131a2:	4618      	mov	r0, r3
 80131a4:	f001 fb2a 	bl	80147fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80131a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80131aa:	f000 fc80 	bl	8013aae <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80131ae:	f001 f959 	bl	8014464 <xTaskResumeAll>
 80131b2:	4603      	mov	r3, r0
 80131b4:	2b00      	cmp	r3, #0
 80131b6:	f47f af7c 	bne.w	80130b2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80131ba:	4b0c      	ldr	r3, [pc, #48]	; (80131ec <xQueueGenericSend+0x1f8>)
 80131bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80131c0:	601a      	str	r2, [r3, #0]
 80131c2:	f3bf 8f4f 	dsb	sy
 80131c6:	f3bf 8f6f 	isb	sy
 80131ca:	e772      	b.n	80130b2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80131cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80131ce:	f000 fc6e 	bl	8013aae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80131d2:	f001 f947 	bl	8014464 <xTaskResumeAll>
 80131d6:	e76c      	b.n	80130b2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80131d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80131da:	f000 fc68 	bl	8013aae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80131de:	f001 f941 	bl	8014464 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80131e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80131e4:	4618      	mov	r0, r3
 80131e6:	3738      	adds	r7, #56	; 0x38
 80131e8:	46bd      	mov	sp, r7
 80131ea:	bd80      	pop	{r7, pc}
 80131ec:	e000ed04 	.word	0xe000ed04

080131f0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80131f0:	b580      	push	{r7, lr}
 80131f2:	b090      	sub	sp, #64	; 0x40
 80131f4:	af00      	add	r7, sp, #0
 80131f6:	60f8      	str	r0, [r7, #12]
 80131f8:	60b9      	str	r1, [r7, #8]
 80131fa:	607a      	str	r2, [r7, #4]
 80131fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8013202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013204:	2b00      	cmp	r3, #0
 8013206:	d10a      	bne.n	801321e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8013208:	f04f 0350 	mov.w	r3, #80	; 0x50
 801320c:	f383 8811 	msr	BASEPRI, r3
 8013210:	f3bf 8f6f 	isb	sy
 8013214:	f3bf 8f4f 	dsb	sy
 8013218:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801321a:	bf00      	nop
 801321c:	e7fe      	b.n	801321c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801321e:	68bb      	ldr	r3, [r7, #8]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d103      	bne.n	801322c <xQueueGenericSendFromISR+0x3c>
 8013224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013228:	2b00      	cmp	r3, #0
 801322a:	d101      	bne.n	8013230 <xQueueGenericSendFromISR+0x40>
 801322c:	2301      	movs	r3, #1
 801322e:	e000      	b.n	8013232 <xQueueGenericSendFromISR+0x42>
 8013230:	2300      	movs	r3, #0
 8013232:	2b00      	cmp	r3, #0
 8013234:	d10a      	bne.n	801324c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8013236:	f04f 0350 	mov.w	r3, #80	; 0x50
 801323a:	f383 8811 	msr	BASEPRI, r3
 801323e:	f3bf 8f6f 	isb	sy
 8013242:	f3bf 8f4f 	dsb	sy
 8013246:	627b      	str	r3, [r7, #36]	; 0x24
}
 8013248:	bf00      	nop
 801324a:	e7fe      	b.n	801324a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	2b02      	cmp	r3, #2
 8013250:	d103      	bne.n	801325a <xQueueGenericSendFromISR+0x6a>
 8013252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013256:	2b01      	cmp	r3, #1
 8013258:	d101      	bne.n	801325e <xQueueGenericSendFromISR+0x6e>
 801325a:	2301      	movs	r3, #1
 801325c:	e000      	b.n	8013260 <xQueueGenericSendFromISR+0x70>
 801325e:	2300      	movs	r3, #0
 8013260:	2b00      	cmp	r3, #0
 8013262:	d10a      	bne.n	801327a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8013264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013268:	f383 8811 	msr	BASEPRI, r3
 801326c:	f3bf 8f6f 	isb	sy
 8013270:	f3bf 8f4f 	dsb	sy
 8013274:	623b      	str	r3, [r7, #32]
}
 8013276:	bf00      	nop
 8013278:	e7fe      	b.n	8013278 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801327a:	f002 fc1d 	bl	8015ab8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801327e:	f3ef 8211 	mrs	r2, BASEPRI
 8013282:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013286:	f383 8811 	msr	BASEPRI, r3
 801328a:	f3bf 8f6f 	isb	sy
 801328e:	f3bf 8f4f 	dsb	sy
 8013292:	61fa      	str	r2, [r7, #28]
 8013294:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013296:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013298:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801329a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801329c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801329e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80132a2:	429a      	cmp	r2, r3
 80132a4:	d302      	bcc.n	80132ac <xQueueGenericSendFromISR+0xbc>
 80132a6:	683b      	ldr	r3, [r7, #0]
 80132a8:	2b02      	cmp	r3, #2
 80132aa:	d12f      	bne.n	801330c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80132ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80132b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80132b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80132ba:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80132bc:	683a      	ldr	r2, [r7, #0]
 80132be:	68b9      	ldr	r1, [r7, #8]
 80132c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80132c2:	f000 fb64 	bl	801398e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80132c6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80132ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80132ce:	d112      	bne.n	80132f6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80132d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	d016      	beq.n	8013306 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80132d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80132da:	3324      	adds	r3, #36	; 0x24
 80132dc:	4618      	mov	r0, r3
 80132de:	f001 fadd 	bl	801489c <xTaskRemoveFromEventList>
 80132e2:	4603      	mov	r3, r0
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d00e      	beq.n	8013306 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d00b      	beq.n	8013306 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	2201      	movs	r2, #1
 80132f2:	601a      	str	r2, [r3, #0]
 80132f4:	e007      	b.n	8013306 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80132f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80132fa:	3301      	adds	r3, #1
 80132fc:	b2db      	uxtb	r3, r3
 80132fe:	b25a      	sxtb	r2, r3
 8013300:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013302:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013306:	2301      	movs	r3, #1
 8013308:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801330a:	e001      	b.n	8013310 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801330c:	2300      	movs	r3, #0
 801330e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8013310:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013312:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013314:	697b      	ldr	r3, [r7, #20]
 8013316:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801331a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801331c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 801331e:	4618      	mov	r0, r3
 8013320:	3740      	adds	r7, #64	; 0x40
 8013322:	46bd      	mov	sp, r7
 8013324:	bd80      	pop	{r7, pc}

08013326 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013326:	b580      	push	{r7, lr}
 8013328:	b08e      	sub	sp, #56	; 0x38
 801332a:	af00      	add	r7, sp, #0
 801332c:	6078      	str	r0, [r7, #4]
 801332e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8013334:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013336:	2b00      	cmp	r3, #0
 8013338:	d10a      	bne.n	8013350 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801333a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801333e:	f383 8811 	msr	BASEPRI, r3
 8013342:	f3bf 8f6f 	isb	sy
 8013346:	f3bf 8f4f 	dsb	sy
 801334a:	623b      	str	r3, [r7, #32]
}
 801334c:	bf00      	nop
 801334e:	e7fe      	b.n	801334e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013354:	2b00      	cmp	r3, #0
 8013356:	d00a      	beq.n	801336e <xQueueGiveFromISR+0x48>
	__asm volatile
 8013358:	f04f 0350 	mov.w	r3, #80	; 0x50
 801335c:	f383 8811 	msr	BASEPRI, r3
 8013360:	f3bf 8f6f 	isb	sy
 8013364:	f3bf 8f4f 	dsb	sy
 8013368:	61fb      	str	r3, [r7, #28]
}
 801336a:	bf00      	nop
 801336c:	e7fe      	b.n	801336c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801336e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d103      	bne.n	801337e <xQueueGiveFromISR+0x58>
 8013376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013378:	689b      	ldr	r3, [r3, #8]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d101      	bne.n	8013382 <xQueueGiveFromISR+0x5c>
 801337e:	2301      	movs	r3, #1
 8013380:	e000      	b.n	8013384 <xQueueGiveFromISR+0x5e>
 8013382:	2300      	movs	r3, #0
 8013384:	2b00      	cmp	r3, #0
 8013386:	d10a      	bne.n	801339e <xQueueGiveFromISR+0x78>
	__asm volatile
 8013388:	f04f 0350 	mov.w	r3, #80	; 0x50
 801338c:	f383 8811 	msr	BASEPRI, r3
 8013390:	f3bf 8f6f 	isb	sy
 8013394:	f3bf 8f4f 	dsb	sy
 8013398:	61bb      	str	r3, [r7, #24]
}
 801339a:	bf00      	nop
 801339c:	e7fe      	b.n	801339c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801339e:	f002 fb8b 	bl	8015ab8 <vPortValidateInterruptPriority>
	__asm volatile
 80133a2:	f3ef 8211 	mrs	r2, BASEPRI
 80133a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133aa:	f383 8811 	msr	BASEPRI, r3
 80133ae:	f3bf 8f6f 	isb	sy
 80133b2:	f3bf 8f4f 	dsb	sy
 80133b6:	617a      	str	r2, [r7, #20]
 80133b8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80133ba:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80133bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80133be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80133c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80133c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80133c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80133ca:	429a      	cmp	r2, r3
 80133cc:	d22b      	bcs.n	8013426 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80133ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80133d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80133d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80133da:	1c5a      	adds	r2, r3, #1
 80133dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133de:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80133e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80133e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80133e8:	d112      	bne.n	8013410 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80133ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d016      	beq.n	8013420 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80133f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80133f4:	3324      	adds	r3, #36	; 0x24
 80133f6:	4618      	mov	r0, r3
 80133f8:	f001 fa50 	bl	801489c <xTaskRemoveFromEventList>
 80133fc:	4603      	mov	r3, r0
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d00e      	beq.n	8013420 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8013402:	683b      	ldr	r3, [r7, #0]
 8013404:	2b00      	cmp	r3, #0
 8013406:	d00b      	beq.n	8013420 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8013408:	683b      	ldr	r3, [r7, #0]
 801340a:	2201      	movs	r2, #1
 801340c:	601a      	str	r2, [r3, #0]
 801340e:	e007      	b.n	8013420 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8013410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013414:	3301      	adds	r3, #1
 8013416:	b2db      	uxtb	r3, r3
 8013418:	b25a      	sxtb	r2, r3
 801341a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801341c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8013420:	2301      	movs	r3, #1
 8013422:	637b      	str	r3, [r7, #52]	; 0x34
 8013424:	e001      	b.n	801342a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8013426:	2300      	movs	r3, #0
 8013428:	637b      	str	r3, [r7, #52]	; 0x34
 801342a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801342c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 801342e:	68fb      	ldr	r3, [r7, #12]
 8013430:	f383 8811 	msr	BASEPRI, r3
}
 8013434:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013436:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013438:	4618      	mov	r0, r3
 801343a:	3738      	adds	r7, #56	; 0x38
 801343c:	46bd      	mov	sp, r7
 801343e:	bd80      	pop	{r7, pc}

08013440 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013440:	b580      	push	{r7, lr}
 8013442:	b08c      	sub	sp, #48	; 0x30
 8013444:	af00      	add	r7, sp, #0
 8013446:	60f8      	str	r0, [r7, #12]
 8013448:	60b9      	str	r1, [r7, #8]
 801344a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801344c:	2300      	movs	r3, #0
 801344e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013456:	2b00      	cmp	r3, #0
 8013458:	d10a      	bne.n	8013470 <xQueueReceive+0x30>
	__asm volatile
 801345a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801345e:	f383 8811 	msr	BASEPRI, r3
 8013462:	f3bf 8f6f 	isb	sy
 8013466:	f3bf 8f4f 	dsb	sy
 801346a:	623b      	str	r3, [r7, #32]
}
 801346c:	bf00      	nop
 801346e:	e7fe      	b.n	801346e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013470:	68bb      	ldr	r3, [r7, #8]
 8013472:	2b00      	cmp	r3, #0
 8013474:	d103      	bne.n	801347e <xQueueReceive+0x3e>
 8013476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801347a:	2b00      	cmp	r3, #0
 801347c:	d101      	bne.n	8013482 <xQueueReceive+0x42>
 801347e:	2301      	movs	r3, #1
 8013480:	e000      	b.n	8013484 <xQueueReceive+0x44>
 8013482:	2300      	movs	r3, #0
 8013484:	2b00      	cmp	r3, #0
 8013486:	d10a      	bne.n	801349e <xQueueReceive+0x5e>
	__asm volatile
 8013488:	f04f 0350 	mov.w	r3, #80	; 0x50
 801348c:	f383 8811 	msr	BASEPRI, r3
 8013490:	f3bf 8f6f 	isb	sy
 8013494:	f3bf 8f4f 	dsb	sy
 8013498:	61fb      	str	r3, [r7, #28]
}
 801349a:	bf00      	nop
 801349c:	e7fe      	b.n	801349c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801349e:	f001 fbcf 	bl	8014c40 <xTaskGetSchedulerState>
 80134a2:	4603      	mov	r3, r0
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	d102      	bne.n	80134ae <xQueueReceive+0x6e>
 80134a8:	687b      	ldr	r3, [r7, #4]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d101      	bne.n	80134b2 <xQueueReceive+0x72>
 80134ae:	2301      	movs	r3, #1
 80134b0:	e000      	b.n	80134b4 <xQueueReceive+0x74>
 80134b2:	2300      	movs	r3, #0
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	d10a      	bne.n	80134ce <xQueueReceive+0x8e>
	__asm volatile
 80134b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134bc:	f383 8811 	msr	BASEPRI, r3
 80134c0:	f3bf 8f6f 	isb	sy
 80134c4:	f3bf 8f4f 	dsb	sy
 80134c8:	61bb      	str	r3, [r7, #24]
}
 80134ca:	bf00      	nop
 80134cc:	e7fe      	b.n	80134cc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80134ce:	f002 fa11 	bl	80158f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80134d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80134d6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80134d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134da:	2b00      	cmp	r3, #0
 80134dc:	d01f      	beq.n	801351e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80134de:	68b9      	ldr	r1, [r7, #8]
 80134e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80134e2:	f000 fabe 	bl	8013a62 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80134e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80134e8:	1e5a      	subs	r2, r3, #1
 80134ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134ec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80134ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134f0:	691b      	ldr	r3, [r3, #16]
 80134f2:	2b00      	cmp	r3, #0
 80134f4:	d00f      	beq.n	8013516 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80134f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80134f8:	3310      	adds	r3, #16
 80134fa:	4618      	mov	r0, r3
 80134fc:	f001 f9ce 	bl	801489c <xTaskRemoveFromEventList>
 8013500:	4603      	mov	r3, r0
 8013502:	2b00      	cmp	r3, #0
 8013504:	d007      	beq.n	8013516 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013506:	4b3d      	ldr	r3, [pc, #244]	; (80135fc <xQueueReceive+0x1bc>)
 8013508:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801350c:	601a      	str	r2, [r3, #0]
 801350e:	f3bf 8f4f 	dsb	sy
 8013512:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013516:	f002 fa1d 	bl	8015954 <vPortExitCritical>
				return pdPASS;
 801351a:	2301      	movs	r3, #1
 801351c:	e069      	b.n	80135f2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801351e:	687b      	ldr	r3, [r7, #4]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d103      	bne.n	801352c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8013524:	f002 fa16 	bl	8015954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013528:	2300      	movs	r3, #0
 801352a:	e062      	b.n	80135f2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 801352c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801352e:	2b00      	cmp	r3, #0
 8013530:	d106      	bne.n	8013540 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013532:	f107 0310 	add.w	r3, r7, #16
 8013536:	4618      	mov	r0, r3
 8013538:	f001 fa14 	bl	8014964 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801353c:	2301      	movs	r3, #1
 801353e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013540:	f002 fa08 	bl	8015954 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013544:	f000 ff80 	bl	8014448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013548:	f002 f9d4 	bl	80158f4 <vPortEnterCritical>
 801354c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801354e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013552:	b25b      	sxtb	r3, r3
 8013554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013558:	d103      	bne.n	8013562 <xQueueReceive+0x122>
 801355a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801355c:	2200      	movs	r2, #0
 801355e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013564:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013568:	b25b      	sxtb	r3, r3
 801356a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801356e:	d103      	bne.n	8013578 <xQueueReceive+0x138>
 8013570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013572:	2200      	movs	r2, #0
 8013574:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013578:	f002 f9ec 	bl	8015954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801357c:	1d3a      	adds	r2, r7, #4
 801357e:	f107 0310 	add.w	r3, r7, #16
 8013582:	4611      	mov	r1, r2
 8013584:	4618      	mov	r0, r3
 8013586:	f001 fa03 	bl	8014990 <xTaskCheckForTimeOut>
 801358a:	4603      	mov	r3, r0
 801358c:	2b00      	cmp	r3, #0
 801358e:	d123      	bne.n	80135d8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013590:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013592:	f000 fade 	bl	8013b52 <prvIsQueueEmpty>
 8013596:	4603      	mov	r3, r0
 8013598:	2b00      	cmp	r3, #0
 801359a:	d017      	beq.n	80135cc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801359c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801359e:	3324      	adds	r3, #36	; 0x24
 80135a0:	687a      	ldr	r2, [r7, #4]
 80135a2:	4611      	mov	r1, r2
 80135a4:	4618      	mov	r0, r3
 80135a6:	f001 f929 	bl	80147fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80135aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80135ac:	f000 fa7f 	bl	8013aae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80135b0:	f000 ff58 	bl	8014464 <xTaskResumeAll>
 80135b4:	4603      	mov	r3, r0
 80135b6:	2b00      	cmp	r3, #0
 80135b8:	d189      	bne.n	80134ce <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80135ba:	4b10      	ldr	r3, [pc, #64]	; (80135fc <xQueueReceive+0x1bc>)
 80135bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135c0:	601a      	str	r2, [r3, #0]
 80135c2:	f3bf 8f4f 	dsb	sy
 80135c6:	f3bf 8f6f 	isb	sy
 80135ca:	e780      	b.n	80134ce <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80135cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80135ce:	f000 fa6e 	bl	8013aae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80135d2:	f000 ff47 	bl	8014464 <xTaskResumeAll>
 80135d6:	e77a      	b.n	80134ce <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80135d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80135da:	f000 fa68 	bl	8013aae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80135de:	f000 ff41 	bl	8014464 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80135e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80135e4:	f000 fab5 	bl	8013b52 <prvIsQueueEmpty>
 80135e8:	4603      	mov	r3, r0
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	f43f af6f 	beq.w	80134ce <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80135f0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80135f2:	4618      	mov	r0, r3
 80135f4:	3730      	adds	r7, #48	; 0x30
 80135f6:	46bd      	mov	sp, r7
 80135f8:	bd80      	pop	{r7, pc}
 80135fa:	bf00      	nop
 80135fc:	e000ed04 	.word	0xe000ed04

08013600 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013600:	b580      	push	{r7, lr}
 8013602:	b08e      	sub	sp, #56	; 0x38
 8013604:	af00      	add	r7, sp, #0
 8013606:	6078      	str	r0, [r7, #4]
 8013608:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801360a:	2300      	movs	r3, #0
 801360c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801360e:	687b      	ldr	r3, [r7, #4]
 8013610:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013612:	2300      	movs	r3, #0
 8013614:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013618:	2b00      	cmp	r3, #0
 801361a:	d10a      	bne.n	8013632 <xQueueSemaphoreTake+0x32>
	__asm volatile
 801361c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013620:	f383 8811 	msr	BASEPRI, r3
 8013624:	f3bf 8f6f 	isb	sy
 8013628:	f3bf 8f4f 	dsb	sy
 801362c:	623b      	str	r3, [r7, #32]
}
 801362e:	bf00      	nop
 8013630:	e7fe      	b.n	8013630 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013636:	2b00      	cmp	r3, #0
 8013638:	d00a      	beq.n	8013650 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801363a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801363e:	f383 8811 	msr	BASEPRI, r3
 8013642:	f3bf 8f6f 	isb	sy
 8013646:	f3bf 8f4f 	dsb	sy
 801364a:	61fb      	str	r3, [r7, #28]
}
 801364c:	bf00      	nop
 801364e:	e7fe      	b.n	801364e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013650:	f001 faf6 	bl	8014c40 <xTaskGetSchedulerState>
 8013654:	4603      	mov	r3, r0
 8013656:	2b00      	cmp	r3, #0
 8013658:	d102      	bne.n	8013660 <xQueueSemaphoreTake+0x60>
 801365a:	683b      	ldr	r3, [r7, #0]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d101      	bne.n	8013664 <xQueueSemaphoreTake+0x64>
 8013660:	2301      	movs	r3, #1
 8013662:	e000      	b.n	8013666 <xQueueSemaphoreTake+0x66>
 8013664:	2300      	movs	r3, #0
 8013666:	2b00      	cmp	r3, #0
 8013668:	d10a      	bne.n	8013680 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801366a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801366e:	f383 8811 	msr	BASEPRI, r3
 8013672:	f3bf 8f6f 	isb	sy
 8013676:	f3bf 8f4f 	dsb	sy
 801367a:	61bb      	str	r3, [r7, #24]
}
 801367c:	bf00      	nop
 801367e:	e7fe      	b.n	801367e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013680:	f002 f938 	bl	80158f4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013688:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801368a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801368c:	2b00      	cmp	r3, #0
 801368e:	d024      	beq.n	80136da <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8013690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013692:	1e5a      	subs	r2, r3, #1
 8013694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013696:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	2b00      	cmp	r3, #0
 801369e:	d104      	bne.n	80136aa <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80136a0:	f001 fc44 	bl	8014f2c <pvTaskIncrementMutexHeldCount>
 80136a4:	4602      	mov	r2, r0
 80136a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136a8:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80136aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136ac:	691b      	ldr	r3, [r3, #16]
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d00f      	beq.n	80136d2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80136b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80136b4:	3310      	adds	r3, #16
 80136b6:	4618      	mov	r0, r3
 80136b8:	f001 f8f0 	bl	801489c <xTaskRemoveFromEventList>
 80136bc:	4603      	mov	r3, r0
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d007      	beq.n	80136d2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80136c2:	4b54      	ldr	r3, [pc, #336]	; (8013814 <xQueueSemaphoreTake+0x214>)
 80136c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80136c8:	601a      	str	r2, [r3, #0]
 80136ca:	f3bf 8f4f 	dsb	sy
 80136ce:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80136d2:	f002 f93f 	bl	8015954 <vPortExitCritical>
				return pdPASS;
 80136d6:	2301      	movs	r3, #1
 80136d8:	e097      	b.n	801380a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80136da:	683b      	ldr	r3, [r7, #0]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d111      	bne.n	8013704 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80136e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d00a      	beq.n	80136fc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80136e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136ea:	f383 8811 	msr	BASEPRI, r3
 80136ee:	f3bf 8f6f 	isb	sy
 80136f2:	f3bf 8f4f 	dsb	sy
 80136f6:	617b      	str	r3, [r7, #20]
}
 80136f8:	bf00      	nop
 80136fa:	e7fe      	b.n	80136fa <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80136fc:	f002 f92a 	bl	8015954 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013700:	2300      	movs	r3, #0
 8013702:	e082      	b.n	801380a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013706:	2b00      	cmp	r3, #0
 8013708:	d106      	bne.n	8013718 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801370a:	f107 030c 	add.w	r3, r7, #12
 801370e:	4618      	mov	r0, r3
 8013710:	f001 f928 	bl	8014964 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013714:	2301      	movs	r3, #1
 8013716:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013718:	f002 f91c 	bl	8015954 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 801371c:	f000 fe94 	bl	8014448 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013720:	f002 f8e8 	bl	80158f4 <vPortEnterCritical>
 8013724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013726:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801372a:	b25b      	sxtb	r3, r3
 801372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013730:	d103      	bne.n	801373a <xQueueSemaphoreTake+0x13a>
 8013732:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013734:	2200      	movs	r2, #0
 8013736:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801373a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801373c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013740:	b25b      	sxtb	r3, r3
 8013742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013746:	d103      	bne.n	8013750 <xQueueSemaphoreTake+0x150>
 8013748:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801374a:	2200      	movs	r2, #0
 801374c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013750:	f002 f900 	bl	8015954 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013754:	463a      	mov	r2, r7
 8013756:	f107 030c 	add.w	r3, r7, #12
 801375a:	4611      	mov	r1, r2
 801375c:	4618      	mov	r0, r3
 801375e:	f001 f917 	bl	8014990 <xTaskCheckForTimeOut>
 8013762:	4603      	mov	r3, r0
 8013764:	2b00      	cmp	r3, #0
 8013766:	d132      	bne.n	80137ce <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013768:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801376a:	f000 f9f2 	bl	8013b52 <prvIsQueueEmpty>
 801376e:	4603      	mov	r3, r0
 8013770:	2b00      	cmp	r3, #0
 8013772:	d026      	beq.n	80137c2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d109      	bne.n	8013790 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 801377c:	f002 f8ba 	bl	80158f4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013782:	689b      	ldr	r3, [r3, #8]
 8013784:	4618      	mov	r0, r3
 8013786:	f001 fa79 	bl	8014c7c <xTaskPriorityInherit>
 801378a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 801378c:	f002 f8e2 	bl	8015954 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013792:	3324      	adds	r3, #36	; 0x24
 8013794:	683a      	ldr	r2, [r7, #0]
 8013796:	4611      	mov	r1, r2
 8013798:	4618      	mov	r0, r3
 801379a:	f001 f82f 	bl	80147fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801379e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80137a0:	f000 f985 	bl	8013aae <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80137a4:	f000 fe5e 	bl	8014464 <xTaskResumeAll>
 80137a8:	4603      	mov	r3, r0
 80137aa:	2b00      	cmp	r3, #0
 80137ac:	f47f af68 	bne.w	8013680 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80137b0:	4b18      	ldr	r3, [pc, #96]	; (8013814 <xQueueSemaphoreTake+0x214>)
 80137b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80137b6:	601a      	str	r2, [r3, #0]
 80137b8:	f3bf 8f4f 	dsb	sy
 80137bc:	f3bf 8f6f 	isb	sy
 80137c0:	e75e      	b.n	8013680 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80137c2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80137c4:	f000 f973 	bl	8013aae <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80137c8:	f000 fe4c 	bl	8014464 <xTaskResumeAll>
 80137cc:	e758      	b.n	8013680 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80137ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80137d0:	f000 f96d 	bl	8013aae <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80137d4:	f000 fe46 	bl	8014464 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80137d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80137da:	f000 f9ba 	bl	8013b52 <prvIsQueueEmpty>
 80137de:	4603      	mov	r3, r0
 80137e0:	2b00      	cmp	r3, #0
 80137e2:	f43f af4d 	beq.w	8013680 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80137e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	d00d      	beq.n	8013808 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80137ec:	f002 f882 	bl	80158f4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80137f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80137f2:	f000 f8b4 	bl	801395e <prvGetDisinheritPriorityAfterTimeout>
 80137f6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80137f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137fa:	689b      	ldr	r3, [r3, #8]
 80137fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80137fe:	4618      	mov	r0, r3
 8013800:	f001 fb12 	bl	8014e28 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013804:	f002 f8a6 	bl	8015954 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013808:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801380a:	4618      	mov	r0, r3
 801380c:	3738      	adds	r7, #56	; 0x38
 801380e:	46bd      	mov	sp, r7
 8013810:	bd80      	pop	{r7, pc}
 8013812:	bf00      	nop
 8013814:	e000ed04 	.word	0xe000ed04

08013818 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013818:	b580      	push	{r7, lr}
 801381a:	b08e      	sub	sp, #56	; 0x38
 801381c:	af00      	add	r7, sp, #0
 801381e:	60f8      	str	r0, [r7, #12]
 8013820:	60b9      	str	r1, [r7, #8]
 8013822:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013824:	68fb      	ldr	r3, [r7, #12]
 8013826:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801382a:	2b00      	cmp	r3, #0
 801382c:	d10a      	bne.n	8013844 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 801382e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013832:	f383 8811 	msr	BASEPRI, r3
 8013836:	f3bf 8f6f 	isb	sy
 801383a:	f3bf 8f4f 	dsb	sy
 801383e:	623b      	str	r3, [r7, #32]
}
 8013840:	bf00      	nop
 8013842:	e7fe      	b.n	8013842 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013844:	68bb      	ldr	r3, [r7, #8]
 8013846:	2b00      	cmp	r3, #0
 8013848:	d103      	bne.n	8013852 <xQueueReceiveFromISR+0x3a>
 801384a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801384c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801384e:	2b00      	cmp	r3, #0
 8013850:	d101      	bne.n	8013856 <xQueueReceiveFromISR+0x3e>
 8013852:	2301      	movs	r3, #1
 8013854:	e000      	b.n	8013858 <xQueueReceiveFromISR+0x40>
 8013856:	2300      	movs	r3, #0
 8013858:	2b00      	cmp	r3, #0
 801385a:	d10a      	bne.n	8013872 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 801385c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013860:	f383 8811 	msr	BASEPRI, r3
 8013864:	f3bf 8f6f 	isb	sy
 8013868:	f3bf 8f4f 	dsb	sy
 801386c:	61fb      	str	r3, [r7, #28]
}
 801386e:	bf00      	nop
 8013870:	e7fe      	b.n	8013870 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013872:	f002 f921 	bl	8015ab8 <vPortValidateInterruptPriority>
	__asm volatile
 8013876:	f3ef 8211 	mrs	r2, BASEPRI
 801387a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801387e:	f383 8811 	msr	BASEPRI, r3
 8013882:	f3bf 8f6f 	isb	sy
 8013886:	f3bf 8f4f 	dsb	sy
 801388a:	61ba      	str	r2, [r7, #24]
 801388c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801388e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013890:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013896:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801389a:	2b00      	cmp	r3, #0
 801389c:	d02f      	beq.n	80138fe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801389e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80138a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80138a8:	68b9      	ldr	r1, [r7, #8]
 80138aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80138ac:	f000 f8d9 	bl	8013a62 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80138b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138b2:	1e5a      	subs	r2, r3, #1
 80138b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138b6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80138b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80138bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138c0:	d112      	bne.n	80138e8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80138c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138c4:	691b      	ldr	r3, [r3, #16]
 80138c6:	2b00      	cmp	r3, #0
 80138c8:	d016      	beq.n	80138f8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80138ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138cc:	3310      	adds	r3, #16
 80138ce:	4618      	mov	r0, r3
 80138d0:	f000 ffe4 	bl	801489c <xTaskRemoveFromEventList>
 80138d4:	4603      	mov	r3, r0
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d00e      	beq.n	80138f8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80138da:	687b      	ldr	r3, [r7, #4]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d00b      	beq.n	80138f8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	2201      	movs	r2, #1
 80138e4:	601a      	str	r2, [r3, #0]
 80138e6:	e007      	b.n	80138f8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80138e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80138ec:	3301      	adds	r3, #1
 80138ee:	b2db      	uxtb	r3, r3
 80138f0:	b25a      	sxtb	r2, r3
 80138f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80138f8:	2301      	movs	r3, #1
 80138fa:	637b      	str	r3, [r7, #52]	; 0x34
 80138fc:	e001      	b.n	8013902 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80138fe:	2300      	movs	r3, #0
 8013900:	637b      	str	r3, [r7, #52]	; 0x34
 8013902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013904:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013906:	693b      	ldr	r3, [r7, #16]
 8013908:	f383 8811 	msr	BASEPRI, r3
}
 801390c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801390e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013910:	4618      	mov	r0, r3
 8013912:	3738      	adds	r7, #56	; 0x38
 8013914:	46bd      	mov	sp, r7
 8013916:	bd80      	pop	{r7, pc}

08013918 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8013918:	b580      	push	{r7, lr}
 801391a:	b084      	sub	sp, #16
 801391c:	af00      	add	r7, sp, #0
 801391e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013924:	68fb      	ldr	r3, [r7, #12]
 8013926:	2b00      	cmp	r3, #0
 8013928:	d10a      	bne.n	8013940 <vQueueDelete+0x28>
	__asm volatile
 801392a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801392e:	f383 8811 	msr	BASEPRI, r3
 8013932:	f3bf 8f6f 	isb	sy
 8013936:	f3bf 8f4f 	dsb	sy
 801393a:	60bb      	str	r3, [r7, #8]
}
 801393c:	bf00      	nop
 801393e:	e7fe      	b.n	801393e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8013940:	68f8      	ldr	r0, [r7, #12]
 8013942:	f000 f95f 	bl	8013c04 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801394c:	2b00      	cmp	r3, #0
 801394e:	d102      	bne.n	8013956 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8013950:	68f8      	ldr	r0, [r7, #12]
 8013952:	f002 f9bd 	bl	8015cd0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8013956:	bf00      	nop
 8013958:	3710      	adds	r7, #16
 801395a:	46bd      	mov	sp, r7
 801395c:	bd80      	pop	{r7, pc}

0801395e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801395e:	b480      	push	{r7}
 8013960:	b085      	sub	sp, #20
 8013962:	af00      	add	r7, sp, #0
 8013964:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013966:	687b      	ldr	r3, [r7, #4]
 8013968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801396a:	2b00      	cmp	r3, #0
 801396c:	d006      	beq.n	801397c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8013978:	60fb      	str	r3, [r7, #12]
 801397a:	e001      	b.n	8013980 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801397c:	2300      	movs	r3, #0
 801397e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013980:	68fb      	ldr	r3, [r7, #12]
	}
 8013982:	4618      	mov	r0, r3
 8013984:	3714      	adds	r7, #20
 8013986:	46bd      	mov	sp, r7
 8013988:	f85d 7b04 	ldr.w	r7, [sp], #4
 801398c:	4770      	bx	lr

0801398e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801398e:	b580      	push	{r7, lr}
 8013990:	b086      	sub	sp, #24
 8013992:	af00      	add	r7, sp, #0
 8013994:	60f8      	str	r0, [r7, #12]
 8013996:	60b9      	str	r1, [r7, #8]
 8013998:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801399a:	2300      	movs	r3, #0
 801399c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139a2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d10d      	bne.n	80139c8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80139ac:	68fb      	ldr	r3, [r7, #12]
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d14d      	bne.n	8013a50 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80139b4:	68fb      	ldr	r3, [r7, #12]
 80139b6:	689b      	ldr	r3, [r3, #8]
 80139b8:	4618      	mov	r0, r3
 80139ba:	f001 f9c7 	bl	8014d4c <xTaskPriorityDisinherit>
 80139be:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80139c0:	68fb      	ldr	r3, [r7, #12]
 80139c2:	2200      	movs	r2, #0
 80139c4:	609a      	str	r2, [r3, #8]
 80139c6:	e043      	b.n	8013a50 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d119      	bne.n	8013a02 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	6858      	ldr	r0, [r3, #4]
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80139d6:	461a      	mov	r2, r3
 80139d8:	68b9      	ldr	r1, [r7, #8]
 80139da:	f003 fbb7 	bl	801714c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	685a      	ldr	r2, [r3, #4]
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80139e6:	441a      	add	r2, r3
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	685a      	ldr	r2, [r3, #4]
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	689b      	ldr	r3, [r3, #8]
 80139f4:	429a      	cmp	r2, r3
 80139f6:	d32b      	bcc.n	8013a50 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	681a      	ldr	r2, [r3, #0]
 80139fc:	68fb      	ldr	r3, [r7, #12]
 80139fe:	605a      	str	r2, [r3, #4]
 8013a00:	e026      	b.n	8013a50 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	68d8      	ldr	r0, [r3, #12]
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a0a:	461a      	mov	r2, r3
 8013a0c:	68b9      	ldr	r1, [r7, #8]
 8013a0e:	f003 fb9d 	bl	801714c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013a12:	68fb      	ldr	r3, [r7, #12]
 8013a14:	68da      	ldr	r2, [r3, #12]
 8013a16:	68fb      	ldr	r3, [r7, #12]
 8013a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a1a:	425b      	negs	r3, r3
 8013a1c:	441a      	add	r2, r3
 8013a1e:	68fb      	ldr	r3, [r7, #12]
 8013a20:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	68da      	ldr	r2, [r3, #12]
 8013a26:	68fb      	ldr	r3, [r7, #12]
 8013a28:	681b      	ldr	r3, [r3, #0]
 8013a2a:	429a      	cmp	r2, r3
 8013a2c:	d207      	bcs.n	8013a3e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013a2e:	68fb      	ldr	r3, [r7, #12]
 8013a30:	689a      	ldr	r2, [r3, #8]
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a36:	425b      	negs	r3, r3
 8013a38:	441a      	add	r2, r3
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	2b02      	cmp	r3, #2
 8013a42:	d105      	bne.n	8013a50 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013a44:	693b      	ldr	r3, [r7, #16]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	d002      	beq.n	8013a50 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013a4a:	693b      	ldr	r3, [r7, #16]
 8013a4c:	3b01      	subs	r3, #1
 8013a4e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013a50:	693b      	ldr	r3, [r7, #16]
 8013a52:	1c5a      	adds	r2, r3, #1
 8013a54:	68fb      	ldr	r3, [r7, #12]
 8013a56:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013a58:	697b      	ldr	r3, [r7, #20]
}
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	3718      	adds	r7, #24
 8013a5e:	46bd      	mov	sp, r7
 8013a60:	bd80      	pop	{r7, pc}

08013a62 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013a62:	b580      	push	{r7, lr}
 8013a64:	b082      	sub	sp, #8
 8013a66:	af00      	add	r7, sp, #0
 8013a68:	6078      	str	r0, [r7, #4]
 8013a6a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d018      	beq.n	8013aa6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	68da      	ldr	r2, [r3, #12]
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a7c:	441a      	add	r2, r3
 8013a7e:	687b      	ldr	r3, [r7, #4]
 8013a80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	68da      	ldr	r2, [r3, #12]
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	689b      	ldr	r3, [r3, #8]
 8013a8a:	429a      	cmp	r2, r3
 8013a8c:	d303      	bcc.n	8013a96 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	681a      	ldr	r2, [r3, #0]
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	68d9      	ldr	r1, [r3, #12]
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013a9e:	461a      	mov	r2, r3
 8013aa0:	6838      	ldr	r0, [r7, #0]
 8013aa2:	f003 fb53 	bl	801714c <memcpy>
	}
}
 8013aa6:	bf00      	nop
 8013aa8:	3708      	adds	r7, #8
 8013aaa:	46bd      	mov	sp, r7
 8013aac:	bd80      	pop	{r7, pc}

08013aae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013aae:	b580      	push	{r7, lr}
 8013ab0:	b084      	sub	sp, #16
 8013ab2:	af00      	add	r7, sp, #0
 8013ab4:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013ab6:	f001 ff1d 	bl	80158f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013aba:	687b      	ldr	r3, [r7, #4]
 8013abc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013ac0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013ac2:	e011      	b.n	8013ae8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013ac4:	687b      	ldr	r3, [r7, #4]
 8013ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013ac8:	2b00      	cmp	r3, #0
 8013aca:	d012      	beq.n	8013af2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	3324      	adds	r3, #36	; 0x24
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	f000 fee3 	bl	801489c <xTaskRemoveFromEventList>
 8013ad6:	4603      	mov	r3, r0
 8013ad8:	2b00      	cmp	r3, #0
 8013ada:	d001      	beq.n	8013ae0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013adc:	f000 ffba 	bl	8014a54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013ae0:	7bfb      	ldrb	r3, [r7, #15]
 8013ae2:	3b01      	subs	r3, #1
 8013ae4:	b2db      	uxtb	r3, r3
 8013ae6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	dce9      	bgt.n	8013ac4 <prvUnlockQueue+0x16>
 8013af0:	e000      	b.n	8013af4 <prvUnlockQueue+0x46>
					break;
 8013af2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	22ff      	movs	r2, #255	; 0xff
 8013af8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013afc:	f001 ff2a 	bl	8015954 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013b00:	f001 fef8 	bl	80158f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013b04:	687b      	ldr	r3, [r7, #4]
 8013b06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013b0a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013b0c:	e011      	b.n	8013b32 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	691b      	ldr	r3, [r3, #16]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d012      	beq.n	8013b3c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	3310      	adds	r3, #16
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	f000 febe 	bl	801489c <xTaskRemoveFromEventList>
 8013b20:	4603      	mov	r3, r0
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d001      	beq.n	8013b2a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013b26:	f000 ff95 	bl	8014a54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013b2a:	7bbb      	ldrb	r3, [r7, #14]
 8013b2c:	3b01      	subs	r3, #1
 8013b2e:	b2db      	uxtb	r3, r3
 8013b30:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013b32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	dce9      	bgt.n	8013b0e <prvUnlockQueue+0x60>
 8013b3a:	e000      	b.n	8013b3e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013b3c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013b3e:	687b      	ldr	r3, [r7, #4]
 8013b40:	22ff      	movs	r2, #255	; 0xff
 8013b42:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8013b46:	f001 ff05 	bl	8015954 <vPortExitCritical>
}
 8013b4a:	bf00      	nop
 8013b4c:	3710      	adds	r7, #16
 8013b4e:	46bd      	mov	sp, r7
 8013b50:	bd80      	pop	{r7, pc}

08013b52 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013b52:	b580      	push	{r7, lr}
 8013b54:	b084      	sub	sp, #16
 8013b56:	af00      	add	r7, sp, #0
 8013b58:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013b5a:	f001 fecb 	bl	80158f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013b5e:	687b      	ldr	r3, [r7, #4]
 8013b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013b62:	2b00      	cmp	r3, #0
 8013b64:	d102      	bne.n	8013b6c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013b66:	2301      	movs	r3, #1
 8013b68:	60fb      	str	r3, [r7, #12]
 8013b6a:	e001      	b.n	8013b70 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013b6c:	2300      	movs	r3, #0
 8013b6e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013b70:	f001 fef0 	bl	8015954 <vPortExitCritical>

	return xReturn;
 8013b74:	68fb      	ldr	r3, [r7, #12]
}
 8013b76:	4618      	mov	r0, r3
 8013b78:	3710      	adds	r7, #16
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	bd80      	pop	{r7, pc}

08013b7e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013b7e:	b580      	push	{r7, lr}
 8013b80:	b084      	sub	sp, #16
 8013b82:	af00      	add	r7, sp, #0
 8013b84:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013b86:	f001 feb5 	bl	80158f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d102      	bne.n	8013b9c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013b96:	2301      	movs	r3, #1
 8013b98:	60fb      	str	r3, [r7, #12]
 8013b9a:	e001      	b.n	8013ba0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013b9c:	2300      	movs	r3, #0
 8013b9e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013ba0:	f001 fed8 	bl	8015954 <vPortExitCritical>

	return xReturn;
 8013ba4:	68fb      	ldr	r3, [r7, #12]
}
 8013ba6:	4618      	mov	r0, r3
 8013ba8:	3710      	adds	r7, #16
 8013baa:	46bd      	mov	sp, r7
 8013bac:	bd80      	pop	{r7, pc}
	...

08013bb0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013bb0:	b480      	push	{r7}
 8013bb2:	b085      	sub	sp, #20
 8013bb4:	af00      	add	r7, sp, #0
 8013bb6:	6078      	str	r0, [r7, #4]
 8013bb8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013bba:	2300      	movs	r3, #0
 8013bbc:	60fb      	str	r3, [r7, #12]
 8013bbe:	e014      	b.n	8013bea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013bc0:	4a0f      	ldr	r2, [pc, #60]	; (8013c00 <vQueueAddToRegistry+0x50>)
 8013bc2:	68fb      	ldr	r3, [r7, #12]
 8013bc4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d10b      	bne.n	8013be4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013bcc:	490c      	ldr	r1, [pc, #48]	; (8013c00 <vQueueAddToRegistry+0x50>)
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	683a      	ldr	r2, [r7, #0]
 8013bd2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8013bd6:	4a0a      	ldr	r2, [pc, #40]	; (8013c00 <vQueueAddToRegistry+0x50>)
 8013bd8:	68fb      	ldr	r3, [r7, #12]
 8013bda:	00db      	lsls	r3, r3, #3
 8013bdc:	4413      	add	r3, r2
 8013bde:	687a      	ldr	r2, [r7, #4]
 8013be0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013be2:	e006      	b.n	8013bf2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013be4:	68fb      	ldr	r3, [r7, #12]
 8013be6:	3301      	adds	r3, #1
 8013be8:	60fb      	str	r3, [r7, #12]
 8013bea:	68fb      	ldr	r3, [r7, #12]
 8013bec:	2b07      	cmp	r3, #7
 8013bee:	d9e7      	bls.n	8013bc0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8013bf0:	bf00      	nop
 8013bf2:	bf00      	nop
 8013bf4:	3714      	adds	r7, #20
 8013bf6:	46bd      	mov	sp, r7
 8013bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfc:	4770      	bx	lr
 8013bfe:	bf00      	nop
 8013c00:	2000d07c 	.word	0x2000d07c

08013c04 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8013c04:	b480      	push	{r7}
 8013c06:	b085      	sub	sp, #20
 8013c08:	af00      	add	r7, sp, #0
 8013c0a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013c0c:	2300      	movs	r3, #0
 8013c0e:	60fb      	str	r3, [r7, #12]
 8013c10:	e016      	b.n	8013c40 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8013c12:	4a10      	ldr	r2, [pc, #64]	; (8013c54 <vQueueUnregisterQueue+0x50>)
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	00db      	lsls	r3, r3, #3
 8013c18:	4413      	add	r3, r2
 8013c1a:	685b      	ldr	r3, [r3, #4]
 8013c1c:	687a      	ldr	r2, [r7, #4]
 8013c1e:	429a      	cmp	r2, r3
 8013c20:	d10b      	bne.n	8013c3a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8013c22:	4a0c      	ldr	r2, [pc, #48]	; (8013c54 <vQueueUnregisterQueue+0x50>)
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	2100      	movs	r1, #0
 8013c28:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8013c2c:	4a09      	ldr	r2, [pc, #36]	; (8013c54 <vQueueUnregisterQueue+0x50>)
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	00db      	lsls	r3, r3, #3
 8013c32:	4413      	add	r3, r2
 8013c34:	2200      	movs	r2, #0
 8013c36:	605a      	str	r2, [r3, #4]
				break;
 8013c38:	e006      	b.n	8013c48 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	3301      	adds	r3, #1
 8013c3e:	60fb      	str	r3, [r7, #12]
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	2b07      	cmp	r3, #7
 8013c44:	d9e5      	bls.n	8013c12 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8013c46:	bf00      	nop
 8013c48:	bf00      	nop
 8013c4a:	3714      	adds	r7, #20
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c52:	4770      	bx	lr
 8013c54:	2000d07c 	.word	0x2000d07c

08013c58 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013c58:	b580      	push	{r7, lr}
 8013c5a:	b086      	sub	sp, #24
 8013c5c:	af00      	add	r7, sp, #0
 8013c5e:	60f8      	str	r0, [r7, #12]
 8013c60:	60b9      	str	r1, [r7, #8]
 8013c62:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013c64:	68fb      	ldr	r3, [r7, #12]
 8013c66:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013c68:	f001 fe44 	bl	80158f4 <vPortEnterCritical>
 8013c6c:	697b      	ldr	r3, [r7, #20]
 8013c6e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013c72:	b25b      	sxtb	r3, r3
 8013c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c78:	d103      	bne.n	8013c82 <vQueueWaitForMessageRestricted+0x2a>
 8013c7a:	697b      	ldr	r3, [r7, #20]
 8013c7c:	2200      	movs	r2, #0
 8013c7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013c82:	697b      	ldr	r3, [r7, #20]
 8013c84:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013c88:	b25b      	sxtb	r3, r3
 8013c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c8e:	d103      	bne.n	8013c98 <vQueueWaitForMessageRestricted+0x40>
 8013c90:	697b      	ldr	r3, [r7, #20]
 8013c92:	2200      	movs	r2, #0
 8013c94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013c98:	f001 fe5c 	bl	8015954 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8013c9c:	697b      	ldr	r3, [r7, #20]
 8013c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d106      	bne.n	8013cb2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8013ca4:	697b      	ldr	r3, [r7, #20]
 8013ca6:	3324      	adds	r3, #36	; 0x24
 8013ca8:	687a      	ldr	r2, [r7, #4]
 8013caa:	68b9      	ldr	r1, [r7, #8]
 8013cac:	4618      	mov	r0, r3
 8013cae:	f000 fdc9 	bl	8014844 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8013cb2:	6978      	ldr	r0, [r7, #20]
 8013cb4:	f7ff fefb 	bl	8013aae <prvUnlockQueue>
	}
 8013cb8:	bf00      	nop
 8013cba:	3718      	adds	r7, #24
 8013cbc:	46bd      	mov	sp, r7
 8013cbe:	bd80      	pop	{r7, pc}

08013cc0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013cc0:	b580      	push	{r7, lr}
 8013cc2:	b08e      	sub	sp, #56	; 0x38
 8013cc4:	af04      	add	r7, sp, #16
 8013cc6:	60f8      	str	r0, [r7, #12]
 8013cc8:	60b9      	str	r1, [r7, #8]
 8013cca:	607a      	str	r2, [r7, #4]
 8013ccc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d10a      	bne.n	8013cea <xTaskCreateStatic+0x2a>
	__asm volatile
 8013cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cd8:	f383 8811 	msr	BASEPRI, r3
 8013cdc:	f3bf 8f6f 	isb	sy
 8013ce0:	f3bf 8f4f 	dsb	sy
 8013ce4:	623b      	str	r3, [r7, #32]
}
 8013ce6:	bf00      	nop
 8013ce8:	e7fe      	b.n	8013ce8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8013cea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d10a      	bne.n	8013d06 <xTaskCreateStatic+0x46>
	__asm volatile
 8013cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cf4:	f383 8811 	msr	BASEPRI, r3
 8013cf8:	f3bf 8f6f 	isb	sy
 8013cfc:	f3bf 8f4f 	dsb	sy
 8013d00:	61fb      	str	r3, [r7, #28]
}
 8013d02:	bf00      	nop
 8013d04:	e7fe      	b.n	8013d04 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013d06:	23bc      	movs	r3, #188	; 0xbc
 8013d08:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013d0a:	693b      	ldr	r3, [r7, #16]
 8013d0c:	2bbc      	cmp	r3, #188	; 0xbc
 8013d0e:	d00a      	beq.n	8013d26 <xTaskCreateStatic+0x66>
	__asm volatile
 8013d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d14:	f383 8811 	msr	BASEPRI, r3
 8013d18:	f3bf 8f6f 	isb	sy
 8013d1c:	f3bf 8f4f 	dsb	sy
 8013d20:	61bb      	str	r3, [r7, #24]
}
 8013d22:	bf00      	nop
 8013d24:	e7fe      	b.n	8013d24 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013d26:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013d28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d01e      	beq.n	8013d6c <xTaskCreateStatic+0xac>
 8013d2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d01b      	beq.n	8013d6c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013d36:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8013d3c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d40:	2202      	movs	r2, #2
 8013d42:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013d46:	2300      	movs	r3, #0
 8013d48:	9303      	str	r3, [sp, #12]
 8013d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d4c:	9302      	str	r3, [sp, #8]
 8013d4e:	f107 0314 	add.w	r3, r7, #20
 8013d52:	9301      	str	r3, [sp, #4]
 8013d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d56:	9300      	str	r3, [sp, #0]
 8013d58:	683b      	ldr	r3, [r7, #0]
 8013d5a:	687a      	ldr	r2, [r7, #4]
 8013d5c:	68b9      	ldr	r1, [r7, #8]
 8013d5e:	68f8      	ldr	r0, [r7, #12]
 8013d60:	f000 f850 	bl	8013e04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013d64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013d66:	f000 f8f3 	bl	8013f50 <prvAddNewTaskToReadyList>
 8013d6a:	e001      	b.n	8013d70 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013d70:	697b      	ldr	r3, [r7, #20]
	}
 8013d72:	4618      	mov	r0, r3
 8013d74:	3728      	adds	r7, #40	; 0x28
 8013d76:	46bd      	mov	sp, r7
 8013d78:	bd80      	pop	{r7, pc}

08013d7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013d7a:	b580      	push	{r7, lr}
 8013d7c:	b08c      	sub	sp, #48	; 0x30
 8013d7e:	af04      	add	r7, sp, #16
 8013d80:	60f8      	str	r0, [r7, #12]
 8013d82:	60b9      	str	r1, [r7, #8]
 8013d84:	603b      	str	r3, [r7, #0]
 8013d86:	4613      	mov	r3, r2
 8013d88:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013d8a:	88fb      	ldrh	r3, [r7, #6]
 8013d8c:	009b      	lsls	r3, r3, #2
 8013d8e:	4618      	mov	r0, r3
 8013d90:	f001 fed2 	bl	8015b38 <pvPortMalloc>
 8013d94:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013d96:	697b      	ldr	r3, [r7, #20]
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d00e      	beq.n	8013dba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013d9c:	20bc      	movs	r0, #188	; 0xbc
 8013d9e:	f001 fecb 	bl	8015b38 <pvPortMalloc>
 8013da2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013da4:	69fb      	ldr	r3, [r7, #28]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d003      	beq.n	8013db2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8013daa:	69fb      	ldr	r3, [r7, #28]
 8013dac:	697a      	ldr	r2, [r7, #20]
 8013dae:	631a      	str	r2, [r3, #48]	; 0x30
 8013db0:	e005      	b.n	8013dbe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013db2:	6978      	ldr	r0, [r7, #20]
 8013db4:	f001 ff8c 	bl	8015cd0 <vPortFree>
 8013db8:	e001      	b.n	8013dbe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8013dba:	2300      	movs	r3, #0
 8013dbc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013dbe:	69fb      	ldr	r3, [r7, #28]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d017      	beq.n	8013df4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013dc4:	69fb      	ldr	r3, [r7, #28]
 8013dc6:	2200      	movs	r2, #0
 8013dc8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013dcc:	88fa      	ldrh	r2, [r7, #6]
 8013dce:	2300      	movs	r3, #0
 8013dd0:	9303      	str	r3, [sp, #12]
 8013dd2:	69fb      	ldr	r3, [r7, #28]
 8013dd4:	9302      	str	r3, [sp, #8]
 8013dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013dd8:	9301      	str	r3, [sp, #4]
 8013dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ddc:	9300      	str	r3, [sp, #0]
 8013dde:	683b      	ldr	r3, [r7, #0]
 8013de0:	68b9      	ldr	r1, [r7, #8]
 8013de2:	68f8      	ldr	r0, [r7, #12]
 8013de4:	f000 f80e 	bl	8013e04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013de8:	69f8      	ldr	r0, [r7, #28]
 8013dea:	f000 f8b1 	bl	8013f50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013dee:	2301      	movs	r3, #1
 8013df0:	61bb      	str	r3, [r7, #24]
 8013df2:	e002      	b.n	8013dfa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013df4:	f04f 33ff 	mov.w	r3, #4294967295
 8013df8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013dfa:	69bb      	ldr	r3, [r7, #24]
	}
 8013dfc:	4618      	mov	r0, r3
 8013dfe:	3720      	adds	r7, #32
 8013e00:	46bd      	mov	sp, r7
 8013e02:	bd80      	pop	{r7, pc}

08013e04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	b088      	sub	sp, #32
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	60f8      	str	r0, [r7, #12]
 8013e0c:	60b9      	str	r1, [r7, #8]
 8013e0e:	607a      	str	r2, [r7, #4]
 8013e10:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8013e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e14:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8013e16:	687b      	ldr	r3, [r7, #4]
 8013e18:	009b      	lsls	r3, r3, #2
 8013e1a:	461a      	mov	r2, r3
 8013e1c:	21a5      	movs	r1, #165	; 0xa5
 8013e1e:	f003 f9bd 	bl	801719c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8013e2c:	3b01      	subs	r3, #1
 8013e2e:	009b      	lsls	r3, r3, #2
 8013e30:	4413      	add	r3, r2
 8013e32:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013e34:	69bb      	ldr	r3, [r7, #24]
 8013e36:	f023 0307 	bic.w	r3, r3, #7
 8013e3a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013e3c:	69bb      	ldr	r3, [r7, #24]
 8013e3e:	f003 0307 	and.w	r3, r3, #7
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d00a      	beq.n	8013e5c <prvInitialiseNewTask+0x58>
	__asm volatile
 8013e46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e4a:	f383 8811 	msr	BASEPRI, r3
 8013e4e:	f3bf 8f6f 	isb	sy
 8013e52:	f3bf 8f4f 	dsb	sy
 8013e56:	617b      	str	r3, [r7, #20]
}
 8013e58:	bf00      	nop
 8013e5a:	e7fe      	b.n	8013e5a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013e5c:	68bb      	ldr	r3, [r7, #8]
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d01f      	beq.n	8013ea2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013e62:	2300      	movs	r3, #0
 8013e64:	61fb      	str	r3, [r7, #28]
 8013e66:	e012      	b.n	8013e8e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013e68:	68ba      	ldr	r2, [r7, #8]
 8013e6a:	69fb      	ldr	r3, [r7, #28]
 8013e6c:	4413      	add	r3, r2
 8013e6e:	7819      	ldrb	r1, [r3, #0]
 8013e70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013e72:	69fb      	ldr	r3, [r7, #28]
 8013e74:	4413      	add	r3, r2
 8013e76:	3334      	adds	r3, #52	; 0x34
 8013e78:	460a      	mov	r2, r1
 8013e7a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013e7c:	68ba      	ldr	r2, [r7, #8]
 8013e7e:	69fb      	ldr	r3, [r7, #28]
 8013e80:	4413      	add	r3, r2
 8013e82:	781b      	ldrb	r3, [r3, #0]
 8013e84:	2b00      	cmp	r3, #0
 8013e86:	d006      	beq.n	8013e96 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013e88:	69fb      	ldr	r3, [r7, #28]
 8013e8a:	3301      	adds	r3, #1
 8013e8c:	61fb      	str	r3, [r7, #28]
 8013e8e:	69fb      	ldr	r3, [r7, #28]
 8013e90:	2b0f      	cmp	r3, #15
 8013e92:	d9e9      	bls.n	8013e68 <prvInitialiseNewTask+0x64>
 8013e94:	e000      	b.n	8013e98 <prvInitialiseNewTask+0x94>
			{
				break;
 8013e96:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013e9a:	2200      	movs	r2, #0
 8013e9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013ea0:	e003      	b.n	8013eaa <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ea4:	2200      	movs	r2, #0
 8013ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013eac:	2b37      	cmp	r3, #55	; 0x37
 8013eae:	d901      	bls.n	8013eb4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013eb0:	2337      	movs	r3, #55	; 0x37
 8013eb2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013eb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013eb8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ebc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013ebe:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8013ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ec2:	2200      	movs	r2, #0
 8013ec4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ec8:	3304      	adds	r3, #4
 8013eca:	4618      	mov	r0, r3
 8013ecc:	f7fe fe56 	bl	8012b7c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ed2:	3318      	adds	r3, #24
 8013ed4:	4618      	mov	r0, r3
 8013ed6:	f7fe fe51 	bl	8012b7c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013edc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013ede:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013ee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ee2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8013ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ee8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013eec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013eee:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013ef2:	2200      	movs	r2, #0
 8013ef4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013efa:	2200      	movs	r2, #0
 8013efc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8013f00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f02:	3354      	adds	r3, #84	; 0x54
 8013f04:	2260      	movs	r2, #96	; 0x60
 8013f06:	2100      	movs	r1, #0
 8013f08:	4618      	mov	r0, r3
 8013f0a:	f003 f947 	bl	801719c <memset>
 8013f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f10:	4a0c      	ldr	r2, [pc, #48]	; (8013f44 <prvInitialiseNewTask+0x140>)
 8013f12:	659a      	str	r2, [r3, #88]	; 0x58
 8013f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f16:	4a0c      	ldr	r2, [pc, #48]	; (8013f48 <prvInitialiseNewTask+0x144>)
 8013f18:	65da      	str	r2, [r3, #92]	; 0x5c
 8013f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f1c:	4a0b      	ldr	r2, [pc, #44]	; (8013f4c <prvInitialiseNewTask+0x148>)
 8013f1e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013f20:	683a      	ldr	r2, [r7, #0]
 8013f22:	68f9      	ldr	r1, [r7, #12]
 8013f24:	69b8      	ldr	r0, [r7, #24]
 8013f26:	f001 fbb7 	bl	8015698 <pxPortInitialiseStack>
 8013f2a:	4602      	mov	r2, r0
 8013f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013f2e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f32:	2b00      	cmp	r3, #0
 8013f34:	d002      	beq.n	8013f3c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013f38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013f3a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013f3c:	bf00      	nop
 8013f3e:	3720      	adds	r7, #32
 8013f40:	46bd      	mov	sp, r7
 8013f42:	bd80      	pop	{r7, pc}
 8013f44:	0801d804 	.word	0x0801d804
 8013f48:	0801d824 	.word	0x0801d824
 8013f4c:	0801d7e4 	.word	0x0801d7e4

08013f50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013f50:	b580      	push	{r7, lr}
 8013f52:	b082      	sub	sp, #8
 8013f54:	af00      	add	r7, sp, #0
 8013f56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013f58:	f001 fccc 	bl	80158f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013f5c:	4b2d      	ldr	r3, [pc, #180]	; (8014014 <prvAddNewTaskToReadyList+0xc4>)
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	3301      	adds	r3, #1
 8013f62:	4a2c      	ldr	r2, [pc, #176]	; (8014014 <prvAddNewTaskToReadyList+0xc4>)
 8013f64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013f66:	4b2c      	ldr	r3, [pc, #176]	; (8014018 <prvAddNewTaskToReadyList+0xc8>)
 8013f68:	681b      	ldr	r3, [r3, #0]
 8013f6a:	2b00      	cmp	r3, #0
 8013f6c:	d109      	bne.n	8013f82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013f6e:	4a2a      	ldr	r2, [pc, #168]	; (8014018 <prvAddNewTaskToReadyList+0xc8>)
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013f74:	4b27      	ldr	r3, [pc, #156]	; (8014014 <prvAddNewTaskToReadyList+0xc4>)
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	2b01      	cmp	r3, #1
 8013f7a:	d110      	bne.n	8013f9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013f7c:	f000 fd8e 	bl	8014a9c <prvInitialiseTaskLists>
 8013f80:	e00d      	b.n	8013f9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013f82:	4b26      	ldr	r3, [pc, #152]	; (801401c <prvAddNewTaskToReadyList+0xcc>)
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d109      	bne.n	8013f9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013f8a:	4b23      	ldr	r3, [pc, #140]	; (8014018 <prvAddNewTaskToReadyList+0xc8>)
 8013f8c:	681b      	ldr	r3, [r3, #0]
 8013f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013f94:	429a      	cmp	r2, r3
 8013f96:	d802      	bhi.n	8013f9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013f98:	4a1f      	ldr	r2, [pc, #124]	; (8014018 <prvAddNewTaskToReadyList+0xc8>)
 8013f9a:	687b      	ldr	r3, [r7, #4]
 8013f9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013f9e:	4b20      	ldr	r3, [pc, #128]	; (8014020 <prvAddNewTaskToReadyList+0xd0>)
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	3301      	adds	r3, #1
 8013fa4:	4a1e      	ldr	r2, [pc, #120]	; (8014020 <prvAddNewTaskToReadyList+0xd0>)
 8013fa6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8013fa8:	4b1d      	ldr	r3, [pc, #116]	; (8014020 <prvAddNewTaskToReadyList+0xd0>)
 8013faa:	681a      	ldr	r2, [r3, #0]
 8013fac:	687b      	ldr	r3, [r7, #4]
 8013fae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013fb4:	4b1b      	ldr	r3, [pc, #108]	; (8014024 <prvAddNewTaskToReadyList+0xd4>)
 8013fb6:	681b      	ldr	r3, [r3, #0]
 8013fb8:	429a      	cmp	r2, r3
 8013fba:	d903      	bls.n	8013fc4 <prvAddNewTaskToReadyList+0x74>
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013fc0:	4a18      	ldr	r2, [pc, #96]	; (8014024 <prvAddNewTaskToReadyList+0xd4>)
 8013fc2:	6013      	str	r3, [r2, #0]
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013fc8:	4613      	mov	r3, r2
 8013fca:	009b      	lsls	r3, r3, #2
 8013fcc:	4413      	add	r3, r2
 8013fce:	009b      	lsls	r3, r3, #2
 8013fd0:	4a15      	ldr	r2, [pc, #84]	; (8014028 <prvAddNewTaskToReadyList+0xd8>)
 8013fd2:	441a      	add	r2, r3
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	3304      	adds	r3, #4
 8013fd8:	4619      	mov	r1, r3
 8013fda:	4610      	mov	r0, r2
 8013fdc:	f7fe fddb 	bl	8012b96 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013fe0:	f001 fcb8 	bl	8015954 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013fe4:	4b0d      	ldr	r3, [pc, #52]	; (801401c <prvAddNewTaskToReadyList+0xcc>)
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d00e      	beq.n	801400a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013fec:	4b0a      	ldr	r3, [pc, #40]	; (8014018 <prvAddNewTaskToReadyList+0xc8>)
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ff6:	429a      	cmp	r2, r3
 8013ff8:	d207      	bcs.n	801400a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013ffa:	4b0c      	ldr	r3, [pc, #48]	; (801402c <prvAddNewTaskToReadyList+0xdc>)
 8013ffc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014000:	601a      	str	r2, [r3, #0]
 8014002:	f3bf 8f4f 	dsb	sy
 8014006:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801400a:	bf00      	nop
 801400c:	3708      	adds	r7, #8
 801400e:	46bd      	mov	sp, r7
 8014010:	bd80      	pop	{r7, pc}
 8014012:	bf00      	nop
 8014014:	2000264c 	.word	0x2000264c
 8014018:	20002178 	.word	0x20002178
 801401c:	20002658 	.word	0x20002658
 8014020:	20002668 	.word	0x20002668
 8014024:	20002654 	.word	0x20002654
 8014028:	2000217c 	.word	0x2000217c
 801402c:	e000ed04 	.word	0xe000ed04

08014030 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8014030:	b580      	push	{r7, lr}
 8014032:	b084      	sub	sp, #16
 8014034:	af00      	add	r7, sp, #0
 8014036:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014038:	f001 fc5c 	bl	80158f4 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	2b00      	cmp	r3, #0
 8014040:	d102      	bne.n	8014048 <vTaskDelete+0x18>
 8014042:	4b2c      	ldr	r3, [pc, #176]	; (80140f4 <vTaskDelete+0xc4>)
 8014044:	681b      	ldr	r3, [r3, #0]
 8014046:	e000      	b.n	801404a <vTaskDelete+0x1a>
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	3304      	adds	r3, #4
 8014050:	4618      	mov	r0, r3
 8014052:	f7fe fdfd 	bl	8012c50 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014056:	68fb      	ldr	r3, [r7, #12]
 8014058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801405a:	2b00      	cmp	r3, #0
 801405c:	d004      	beq.n	8014068 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	3318      	adds	r3, #24
 8014062:	4618      	mov	r0, r3
 8014064:	f7fe fdf4 	bl	8012c50 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8014068:	4b23      	ldr	r3, [pc, #140]	; (80140f8 <vTaskDelete+0xc8>)
 801406a:	681b      	ldr	r3, [r3, #0]
 801406c:	3301      	adds	r3, #1
 801406e:	4a22      	ldr	r2, [pc, #136]	; (80140f8 <vTaskDelete+0xc8>)
 8014070:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8014072:	4b20      	ldr	r3, [pc, #128]	; (80140f4 <vTaskDelete+0xc4>)
 8014074:	681b      	ldr	r3, [r3, #0]
 8014076:	68fa      	ldr	r2, [r7, #12]
 8014078:	429a      	cmp	r2, r3
 801407a:	d10b      	bne.n	8014094 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 801407c:	68fb      	ldr	r3, [r7, #12]
 801407e:	3304      	adds	r3, #4
 8014080:	4619      	mov	r1, r3
 8014082:	481e      	ldr	r0, [pc, #120]	; (80140fc <vTaskDelete+0xcc>)
 8014084:	f7fe fd87 	bl	8012b96 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8014088:	4b1d      	ldr	r3, [pc, #116]	; (8014100 <vTaskDelete+0xd0>)
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	3301      	adds	r3, #1
 801408e:	4a1c      	ldr	r2, [pc, #112]	; (8014100 <vTaskDelete+0xd0>)
 8014090:	6013      	str	r3, [r2, #0]
 8014092:	e009      	b.n	80140a8 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8014094:	4b1b      	ldr	r3, [pc, #108]	; (8014104 <vTaskDelete+0xd4>)
 8014096:	681b      	ldr	r3, [r3, #0]
 8014098:	3b01      	subs	r3, #1
 801409a:	4a1a      	ldr	r2, [pc, #104]	; (8014104 <vTaskDelete+0xd4>)
 801409c:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 801409e:	68f8      	ldr	r0, [r7, #12]
 80140a0:	f000 fd6a 	bl	8014b78 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80140a4:	f000 fd9c 	bl	8014be0 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80140a8:	f001 fc54 	bl	8015954 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80140ac:	4b16      	ldr	r3, [pc, #88]	; (8014108 <vTaskDelete+0xd8>)
 80140ae:	681b      	ldr	r3, [r3, #0]
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d01b      	beq.n	80140ec <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 80140b4:	4b0f      	ldr	r3, [pc, #60]	; (80140f4 <vTaskDelete+0xc4>)
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	68fa      	ldr	r2, [r7, #12]
 80140ba:	429a      	cmp	r2, r3
 80140bc:	d116      	bne.n	80140ec <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80140be:	4b13      	ldr	r3, [pc, #76]	; (801410c <vTaskDelete+0xdc>)
 80140c0:	681b      	ldr	r3, [r3, #0]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d00a      	beq.n	80140dc <vTaskDelete+0xac>
	__asm volatile
 80140c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80140ca:	f383 8811 	msr	BASEPRI, r3
 80140ce:	f3bf 8f6f 	isb	sy
 80140d2:	f3bf 8f4f 	dsb	sy
 80140d6:	60bb      	str	r3, [r7, #8]
}
 80140d8:	bf00      	nop
 80140da:	e7fe      	b.n	80140da <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80140dc:	4b0c      	ldr	r3, [pc, #48]	; (8014110 <vTaskDelete+0xe0>)
 80140de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80140e2:	601a      	str	r2, [r3, #0]
 80140e4:	f3bf 8f4f 	dsb	sy
 80140e8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80140ec:	bf00      	nop
 80140ee:	3710      	adds	r7, #16
 80140f0:	46bd      	mov	sp, r7
 80140f2:	bd80      	pop	{r7, pc}
 80140f4:	20002178 	.word	0x20002178
 80140f8:	20002668 	.word	0x20002668
 80140fc:	20002620 	.word	0x20002620
 8014100:	20002634 	.word	0x20002634
 8014104:	2000264c 	.word	0x2000264c
 8014108:	20002658 	.word	0x20002658
 801410c:	20002674 	.word	0x20002674
 8014110:	e000ed04 	.word	0xe000ed04

08014114 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014114:	b580      	push	{r7, lr}
 8014116:	b084      	sub	sp, #16
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 801411c:	2300      	movs	r3, #0
 801411e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014120:	687b      	ldr	r3, [r7, #4]
 8014122:	2b00      	cmp	r3, #0
 8014124:	d017      	beq.n	8014156 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014126:	4b13      	ldr	r3, [pc, #76]	; (8014174 <vTaskDelay+0x60>)
 8014128:	681b      	ldr	r3, [r3, #0]
 801412a:	2b00      	cmp	r3, #0
 801412c:	d00a      	beq.n	8014144 <vTaskDelay+0x30>
	__asm volatile
 801412e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014132:	f383 8811 	msr	BASEPRI, r3
 8014136:	f3bf 8f6f 	isb	sy
 801413a:	f3bf 8f4f 	dsb	sy
 801413e:	60bb      	str	r3, [r7, #8]
}
 8014140:	bf00      	nop
 8014142:	e7fe      	b.n	8014142 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014144:	f000 f980 	bl	8014448 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014148:	2100      	movs	r1, #0
 801414a:	6878      	ldr	r0, [r7, #4]
 801414c:	f000 ff02 	bl	8014f54 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014150:	f000 f988 	bl	8014464 <xTaskResumeAll>
 8014154:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	2b00      	cmp	r3, #0
 801415a:	d107      	bne.n	801416c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 801415c:	4b06      	ldr	r3, [pc, #24]	; (8014178 <vTaskDelay+0x64>)
 801415e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014162:	601a      	str	r2, [r3, #0]
 8014164:	f3bf 8f4f 	dsb	sy
 8014168:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801416c:	bf00      	nop
 801416e:	3710      	adds	r7, #16
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}
 8014174:	20002674 	.word	0x20002674
 8014178:	e000ed04 	.word	0xe000ed04

0801417c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 801417c:	b580      	push	{r7, lr}
 801417e:	b088      	sub	sp, #32
 8014180:	af00      	add	r7, sp, #0
 8014182:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 8014188:	69bb      	ldr	r3, [r7, #24]
 801418a:	2b00      	cmp	r3, #0
 801418c:	d10a      	bne.n	80141a4 <eTaskGetState+0x28>
	__asm volatile
 801418e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014192:	f383 8811 	msr	BASEPRI, r3
 8014196:	f3bf 8f6f 	isb	sy
 801419a:	f3bf 8f4f 	dsb	sy
 801419e:	60bb      	str	r3, [r7, #8]
}
 80141a0:	bf00      	nop
 80141a2:	e7fe      	b.n	80141a2 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80141a4:	4b23      	ldr	r3, [pc, #140]	; (8014234 <eTaskGetState+0xb8>)
 80141a6:	681b      	ldr	r3, [r3, #0]
 80141a8:	69ba      	ldr	r2, [r7, #24]
 80141aa:	429a      	cmp	r2, r3
 80141ac:	d102      	bne.n	80141b4 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80141ae:	2300      	movs	r3, #0
 80141b0:	77fb      	strb	r3, [r7, #31]
 80141b2:	e03a      	b.n	801422a <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 80141b4:	f001 fb9e 	bl	80158f4 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80141b8:	69bb      	ldr	r3, [r7, #24]
 80141ba:	695b      	ldr	r3, [r3, #20]
 80141bc:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80141be:	4b1e      	ldr	r3, [pc, #120]	; (8014238 <eTaskGetState+0xbc>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80141c4:	4b1d      	ldr	r3, [pc, #116]	; (801423c <eTaskGetState+0xc0>)
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80141ca:	f001 fbc3 	bl	8015954 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 80141ce:	697a      	ldr	r2, [r7, #20]
 80141d0:	693b      	ldr	r3, [r7, #16]
 80141d2:	429a      	cmp	r2, r3
 80141d4:	d003      	beq.n	80141de <eTaskGetState+0x62>
 80141d6:	697a      	ldr	r2, [r7, #20]
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	429a      	cmp	r2, r3
 80141dc:	d102      	bne.n	80141e4 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 80141de:	2302      	movs	r3, #2
 80141e0:	77fb      	strb	r3, [r7, #31]
 80141e2:	e022      	b.n	801422a <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 80141e4:	697b      	ldr	r3, [r7, #20]
 80141e6:	4a16      	ldr	r2, [pc, #88]	; (8014240 <eTaskGetState+0xc4>)
 80141e8:	4293      	cmp	r3, r2
 80141ea:	d112      	bne.n	8014212 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 80141ec:	69bb      	ldr	r3, [r7, #24]
 80141ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d10b      	bne.n	801420c <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80141f4:	69bb      	ldr	r3, [r7, #24]
 80141f6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80141fa:	b2db      	uxtb	r3, r3
 80141fc:	2b01      	cmp	r3, #1
 80141fe:	d102      	bne.n	8014206 <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8014200:	2302      	movs	r3, #2
 8014202:	77fb      	strb	r3, [r7, #31]
 8014204:	e011      	b.n	801422a <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8014206:	2303      	movs	r3, #3
 8014208:	77fb      	strb	r3, [r7, #31]
 801420a:	e00e      	b.n	801422a <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 801420c:	2302      	movs	r3, #2
 801420e:	77fb      	strb	r3, [r7, #31]
 8014210:	e00b      	b.n	801422a <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8014212:	697b      	ldr	r3, [r7, #20]
 8014214:	4a0b      	ldr	r2, [pc, #44]	; (8014244 <eTaskGetState+0xc8>)
 8014216:	4293      	cmp	r3, r2
 8014218:	d002      	beq.n	8014220 <eTaskGetState+0xa4>
 801421a:	697b      	ldr	r3, [r7, #20]
 801421c:	2b00      	cmp	r3, #0
 801421e:	d102      	bne.n	8014226 <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8014220:	2304      	movs	r3, #4
 8014222:	77fb      	strb	r3, [r7, #31]
 8014224:	e001      	b.n	801422a <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8014226:	2301      	movs	r3, #1
 8014228:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 801422a:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 801422c:	4618      	mov	r0, r3
 801422e:	3720      	adds	r7, #32
 8014230:	46bd      	mov	sp, r7
 8014232:	bd80      	pop	{r7, pc}
 8014234:	20002178 	.word	0x20002178
 8014238:	20002604 	.word	0x20002604
 801423c:	20002608 	.word	0x20002608
 8014240:	20002638 	.word	0x20002638
 8014244:	20002620 	.word	0x20002620

08014248 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8014248:	b480      	push	{r7}
 801424a:	b087      	sub	sp, #28
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8014250:	2300      	movs	r3, #0
 8014252:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8014258:	687b      	ldr	r3, [r7, #4]
 801425a:	2b00      	cmp	r3, #0
 801425c:	d10a      	bne.n	8014274 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 801425e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014262:	f383 8811 	msr	BASEPRI, r3
 8014266:	f3bf 8f6f 	isb	sy
 801426a:	f3bf 8f4f 	dsb	sy
 801426e:	60fb      	str	r3, [r7, #12]
}
 8014270:	bf00      	nop
 8014272:	e7fe      	b.n	8014272 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014274:	693b      	ldr	r3, [r7, #16]
 8014276:	695b      	ldr	r3, [r3, #20]
 8014278:	4a0a      	ldr	r2, [pc, #40]	; (80142a4 <prvTaskIsTaskSuspended+0x5c>)
 801427a:	4293      	cmp	r3, r2
 801427c:	d10a      	bne.n	8014294 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 801427e:	693b      	ldr	r3, [r7, #16]
 8014280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014282:	4a09      	ldr	r2, [pc, #36]	; (80142a8 <prvTaskIsTaskSuspended+0x60>)
 8014284:	4293      	cmp	r3, r2
 8014286:	d005      	beq.n	8014294 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8014288:	693b      	ldr	r3, [r7, #16]
 801428a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801428c:	2b00      	cmp	r3, #0
 801428e:	d101      	bne.n	8014294 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8014290:	2301      	movs	r3, #1
 8014292:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014294:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8014296:	4618      	mov	r0, r3
 8014298:	371c      	adds	r7, #28
 801429a:	46bd      	mov	sp, r7
 801429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142a0:	4770      	bx	lr
 80142a2:	bf00      	nop
 80142a4:	20002638 	.word	0x20002638
 80142a8:	2000260c 	.word	0x2000260c

080142ac <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80142ac:	b580      	push	{r7, lr}
 80142ae:	b084      	sub	sp, #16
 80142b0:	af00      	add	r7, sp, #0
 80142b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d10a      	bne.n	80142d4 <vTaskResume+0x28>
	__asm volatile
 80142be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80142c2:	f383 8811 	msr	BASEPRI, r3
 80142c6:	f3bf 8f6f 	isb	sy
 80142ca:	f3bf 8f4f 	dsb	sy
 80142ce:	60bb      	str	r3, [r7, #8]
}
 80142d0:	bf00      	nop
 80142d2:	e7fe      	b.n	80142d2 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80142d4:	4b20      	ldr	r3, [pc, #128]	; (8014358 <vTaskResume+0xac>)
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	68fa      	ldr	r2, [r7, #12]
 80142da:	429a      	cmp	r2, r3
 80142dc:	d038      	beq.n	8014350 <vTaskResume+0xa4>
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	2b00      	cmp	r3, #0
 80142e2:	d035      	beq.n	8014350 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 80142e4:	f001 fb06 	bl	80158f4 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80142e8:	68f8      	ldr	r0, [r7, #12]
 80142ea:	f7ff ffad 	bl	8014248 <prvTaskIsTaskSuspended>
 80142ee:	4603      	mov	r3, r0
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d02b      	beq.n	801434c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	3304      	adds	r3, #4
 80142f8:	4618      	mov	r0, r3
 80142fa:	f7fe fca9 	bl	8012c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80142fe:	68fb      	ldr	r3, [r7, #12]
 8014300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014302:	4b16      	ldr	r3, [pc, #88]	; (801435c <vTaskResume+0xb0>)
 8014304:	681b      	ldr	r3, [r3, #0]
 8014306:	429a      	cmp	r2, r3
 8014308:	d903      	bls.n	8014312 <vTaskResume+0x66>
 801430a:	68fb      	ldr	r3, [r7, #12]
 801430c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801430e:	4a13      	ldr	r2, [pc, #76]	; (801435c <vTaskResume+0xb0>)
 8014310:	6013      	str	r3, [r2, #0]
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014316:	4613      	mov	r3, r2
 8014318:	009b      	lsls	r3, r3, #2
 801431a:	4413      	add	r3, r2
 801431c:	009b      	lsls	r3, r3, #2
 801431e:	4a10      	ldr	r2, [pc, #64]	; (8014360 <vTaskResume+0xb4>)
 8014320:	441a      	add	r2, r3
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	3304      	adds	r3, #4
 8014326:	4619      	mov	r1, r3
 8014328:	4610      	mov	r0, r2
 801432a:	f7fe fc34 	bl	8012b96 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014332:	4b09      	ldr	r3, [pc, #36]	; (8014358 <vTaskResume+0xac>)
 8014334:	681b      	ldr	r3, [r3, #0]
 8014336:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014338:	429a      	cmp	r2, r3
 801433a:	d307      	bcc.n	801434c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 801433c:	4b09      	ldr	r3, [pc, #36]	; (8014364 <vTaskResume+0xb8>)
 801433e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014342:	601a      	str	r2, [r3, #0]
 8014344:	f3bf 8f4f 	dsb	sy
 8014348:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 801434c:	f001 fb02 	bl	8015954 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014350:	bf00      	nop
 8014352:	3710      	adds	r7, #16
 8014354:	46bd      	mov	sp, r7
 8014356:	bd80      	pop	{r7, pc}
 8014358:	20002178 	.word	0x20002178
 801435c:	20002654 	.word	0x20002654
 8014360:	2000217c 	.word	0x2000217c
 8014364:	e000ed04 	.word	0xe000ed04

08014368 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b08a      	sub	sp, #40	; 0x28
 801436c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801436e:	2300      	movs	r3, #0
 8014370:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014372:	2300      	movs	r3, #0
 8014374:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014376:	463a      	mov	r2, r7
 8014378:	1d39      	adds	r1, r7, #4
 801437a:	f107 0308 	add.w	r3, r7, #8
 801437e:	4618      	mov	r0, r3
 8014380:	f7fe fba8 	bl	8012ad4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014384:	6839      	ldr	r1, [r7, #0]
 8014386:	687b      	ldr	r3, [r7, #4]
 8014388:	68ba      	ldr	r2, [r7, #8]
 801438a:	9202      	str	r2, [sp, #8]
 801438c:	9301      	str	r3, [sp, #4]
 801438e:	2300      	movs	r3, #0
 8014390:	9300      	str	r3, [sp, #0]
 8014392:	2300      	movs	r3, #0
 8014394:	460a      	mov	r2, r1
 8014396:	4924      	ldr	r1, [pc, #144]	; (8014428 <vTaskStartScheduler+0xc0>)
 8014398:	4824      	ldr	r0, [pc, #144]	; (801442c <vTaskStartScheduler+0xc4>)
 801439a:	f7ff fc91 	bl	8013cc0 <xTaskCreateStatic>
 801439e:	4603      	mov	r3, r0
 80143a0:	4a23      	ldr	r2, [pc, #140]	; (8014430 <vTaskStartScheduler+0xc8>)
 80143a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80143a4:	4b22      	ldr	r3, [pc, #136]	; (8014430 <vTaskStartScheduler+0xc8>)
 80143a6:	681b      	ldr	r3, [r3, #0]
 80143a8:	2b00      	cmp	r3, #0
 80143aa:	d002      	beq.n	80143b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80143ac:	2301      	movs	r3, #1
 80143ae:	617b      	str	r3, [r7, #20]
 80143b0:	e001      	b.n	80143b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80143b2:	2300      	movs	r3, #0
 80143b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80143b6:	697b      	ldr	r3, [r7, #20]
 80143b8:	2b01      	cmp	r3, #1
 80143ba:	d102      	bne.n	80143c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80143bc:	f000 fe1e 	bl	8014ffc <xTimerCreateTimerTask>
 80143c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80143c2:	697b      	ldr	r3, [r7, #20]
 80143c4:	2b01      	cmp	r3, #1
 80143c6:	d11b      	bne.n	8014400 <vTaskStartScheduler+0x98>
	__asm volatile
 80143c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143cc:	f383 8811 	msr	BASEPRI, r3
 80143d0:	f3bf 8f6f 	isb	sy
 80143d4:	f3bf 8f4f 	dsb	sy
 80143d8:	613b      	str	r3, [r7, #16]
}
 80143da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80143dc:	4b15      	ldr	r3, [pc, #84]	; (8014434 <vTaskStartScheduler+0xcc>)
 80143de:	681b      	ldr	r3, [r3, #0]
 80143e0:	3354      	adds	r3, #84	; 0x54
 80143e2:	4a15      	ldr	r2, [pc, #84]	; (8014438 <vTaskStartScheduler+0xd0>)
 80143e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80143e6:	4b15      	ldr	r3, [pc, #84]	; (801443c <vTaskStartScheduler+0xd4>)
 80143e8:	f04f 32ff 	mov.w	r2, #4294967295
 80143ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80143ee:	4b14      	ldr	r3, [pc, #80]	; (8014440 <vTaskStartScheduler+0xd8>)
 80143f0:	2201      	movs	r2, #1
 80143f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80143f4:	4b13      	ldr	r3, [pc, #76]	; (8014444 <vTaskStartScheduler+0xdc>)
 80143f6:	2200      	movs	r2, #0
 80143f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80143fa:	f001 f9d9 	bl	80157b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80143fe:	e00e      	b.n	801441e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014400:	697b      	ldr	r3, [r7, #20]
 8014402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014406:	d10a      	bne.n	801441e <vTaskStartScheduler+0xb6>
	__asm volatile
 8014408:	f04f 0350 	mov.w	r3, #80	; 0x50
 801440c:	f383 8811 	msr	BASEPRI, r3
 8014410:	f3bf 8f6f 	isb	sy
 8014414:	f3bf 8f4f 	dsb	sy
 8014418:	60fb      	str	r3, [r7, #12]
}
 801441a:	bf00      	nop
 801441c:	e7fe      	b.n	801441c <vTaskStartScheduler+0xb4>
}
 801441e:	bf00      	nop
 8014420:	3718      	adds	r7, #24
 8014422:	46bd      	mov	sp, r7
 8014424:	bd80      	pop	{r7, pc}
 8014426:	bf00      	nop
 8014428:	0801d468 	.word	0x0801d468
 801442c:	08014a6d 	.word	0x08014a6d
 8014430:	20002670 	.word	0x20002670
 8014434:	20002178 	.word	0x20002178
 8014438:	200000f8 	.word	0x200000f8
 801443c:	2000266c 	.word	0x2000266c
 8014440:	20002658 	.word	0x20002658
 8014444:	20002650 	.word	0x20002650

08014448 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014448:	b480      	push	{r7}
 801444a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801444c:	4b04      	ldr	r3, [pc, #16]	; (8014460 <vTaskSuspendAll+0x18>)
 801444e:	681b      	ldr	r3, [r3, #0]
 8014450:	3301      	adds	r3, #1
 8014452:	4a03      	ldr	r2, [pc, #12]	; (8014460 <vTaskSuspendAll+0x18>)
 8014454:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014456:	bf00      	nop
 8014458:	46bd      	mov	sp, r7
 801445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801445e:	4770      	bx	lr
 8014460:	20002674 	.word	0x20002674

08014464 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014464:	b580      	push	{r7, lr}
 8014466:	b084      	sub	sp, #16
 8014468:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801446a:	2300      	movs	r3, #0
 801446c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801446e:	2300      	movs	r3, #0
 8014470:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014472:	4b42      	ldr	r3, [pc, #264]	; (801457c <xTaskResumeAll+0x118>)
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	2b00      	cmp	r3, #0
 8014478:	d10a      	bne.n	8014490 <xTaskResumeAll+0x2c>
	__asm volatile
 801447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801447e:	f383 8811 	msr	BASEPRI, r3
 8014482:	f3bf 8f6f 	isb	sy
 8014486:	f3bf 8f4f 	dsb	sy
 801448a:	603b      	str	r3, [r7, #0]
}
 801448c:	bf00      	nop
 801448e:	e7fe      	b.n	801448e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014490:	f001 fa30 	bl	80158f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014494:	4b39      	ldr	r3, [pc, #228]	; (801457c <xTaskResumeAll+0x118>)
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	3b01      	subs	r3, #1
 801449a:	4a38      	ldr	r2, [pc, #224]	; (801457c <xTaskResumeAll+0x118>)
 801449c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801449e:	4b37      	ldr	r3, [pc, #220]	; (801457c <xTaskResumeAll+0x118>)
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d162      	bne.n	801456c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80144a6:	4b36      	ldr	r3, [pc, #216]	; (8014580 <xTaskResumeAll+0x11c>)
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d05e      	beq.n	801456c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80144ae:	e02f      	b.n	8014510 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80144b0:	4b34      	ldr	r3, [pc, #208]	; (8014584 <xTaskResumeAll+0x120>)
 80144b2:	68db      	ldr	r3, [r3, #12]
 80144b4:	68db      	ldr	r3, [r3, #12]
 80144b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	3318      	adds	r3, #24
 80144bc:	4618      	mov	r0, r3
 80144be:	f7fe fbc7 	bl	8012c50 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80144c2:	68fb      	ldr	r3, [r7, #12]
 80144c4:	3304      	adds	r3, #4
 80144c6:	4618      	mov	r0, r3
 80144c8:	f7fe fbc2 	bl	8012c50 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80144d0:	4b2d      	ldr	r3, [pc, #180]	; (8014588 <xTaskResumeAll+0x124>)
 80144d2:	681b      	ldr	r3, [r3, #0]
 80144d4:	429a      	cmp	r2, r3
 80144d6:	d903      	bls.n	80144e0 <xTaskResumeAll+0x7c>
 80144d8:	68fb      	ldr	r3, [r7, #12]
 80144da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144dc:	4a2a      	ldr	r2, [pc, #168]	; (8014588 <xTaskResumeAll+0x124>)
 80144de:	6013      	str	r3, [r2, #0]
 80144e0:	68fb      	ldr	r3, [r7, #12]
 80144e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80144e4:	4613      	mov	r3, r2
 80144e6:	009b      	lsls	r3, r3, #2
 80144e8:	4413      	add	r3, r2
 80144ea:	009b      	lsls	r3, r3, #2
 80144ec:	4a27      	ldr	r2, [pc, #156]	; (801458c <xTaskResumeAll+0x128>)
 80144ee:	441a      	add	r2, r3
 80144f0:	68fb      	ldr	r3, [r7, #12]
 80144f2:	3304      	adds	r3, #4
 80144f4:	4619      	mov	r1, r3
 80144f6:	4610      	mov	r0, r2
 80144f8:	f7fe fb4d 	bl	8012b96 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80144fc:	68fb      	ldr	r3, [r7, #12]
 80144fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014500:	4b23      	ldr	r3, [pc, #140]	; (8014590 <xTaskResumeAll+0x12c>)
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014506:	429a      	cmp	r2, r3
 8014508:	d302      	bcc.n	8014510 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 801450a:	4b22      	ldr	r3, [pc, #136]	; (8014594 <xTaskResumeAll+0x130>)
 801450c:	2201      	movs	r2, #1
 801450e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014510:	4b1c      	ldr	r3, [pc, #112]	; (8014584 <xTaskResumeAll+0x120>)
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d1cb      	bne.n	80144b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8014518:	68fb      	ldr	r3, [r7, #12]
 801451a:	2b00      	cmp	r3, #0
 801451c:	d001      	beq.n	8014522 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 801451e:	f000 fb5f 	bl	8014be0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014522:	4b1d      	ldr	r3, [pc, #116]	; (8014598 <xTaskResumeAll+0x134>)
 8014524:	681b      	ldr	r3, [r3, #0]
 8014526:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8014528:	687b      	ldr	r3, [r7, #4]
 801452a:	2b00      	cmp	r3, #0
 801452c:	d010      	beq.n	8014550 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 801452e:	f000 f847 	bl	80145c0 <xTaskIncrementTick>
 8014532:	4603      	mov	r3, r0
 8014534:	2b00      	cmp	r3, #0
 8014536:	d002      	beq.n	801453e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8014538:	4b16      	ldr	r3, [pc, #88]	; (8014594 <xTaskResumeAll+0x130>)
 801453a:	2201      	movs	r2, #1
 801453c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	3b01      	subs	r3, #1
 8014542:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	2b00      	cmp	r3, #0
 8014548:	d1f1      	bne.n	801452e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 801454a:	4b13      	ldr	r3, [pc, #76]	; (8014598 <xTaskResumeAll+0x134>)
 801454c:	2200      	movs	r2, #0
 801454e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014550:	4b10      	ldr	r3, [pc, #64]	; (8014594 <xTaskResumeAll+0x130>)
 8014552:	681b      	ldr	r3, [r3, #0]
 8014554:	2b00      	cmp	r3, #0
 8014556:	d009      	beq.n	801456c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8014558:	2301      	movs	r3, #1
 801455a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801455c:	4b0f      	ldr	r3, [pc, #60]	; (801459c <xTaskResumeAll+0x138>)
 801455e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014562:	601a      	str	r2, [r3, #0]
 8014564:	f3bf 8f4f 	dsb	sy
 8014568:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801456c:	f001 f9f2 	bl	8015954 <vPortExitCritical>

	return xAlreadyYielded;
 8014570:	68bb      	ldr	r3, [r7, #8]
}
 8014572:	4618      	mov	r0, r3
 8014574:	3710      	adds	r7, #16
 8014576:	46bd      	mov	sp, r7
 8014578:	bd80      	pop	{r7, pc}
 801457a:	bf00      	nop
 801457c:	20002674 	.word	0x20002674
 8014580:	2000264c 	.word	0x2000264c
 8014584:	2000260c 	.word	0x2000260c
 8014588:	20002654 	.word	0x20002654
 801458c:	2000217c 	.word	0x2000217c
 8014590:	20002178 	.word	0x20002178
 8014594:	20002660 	.word	0x20002660
 8014598:	2000265c 	.word	0x2000265c
 801459c:	e000ed04 	.word	0xe000ed04

080145a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80145a0:	b480      	push	{r7}
 80145a2:	b083      	sub	sp, #12
 80145a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80145a6:	4b05      	ldr	r3, [pc, #20]	; (80145bc <xTaskGetTickCount+0x1c>)
 80145a8:	681b      	ldr	r3, [r3, #0]
 80145aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80145ac:	687b      	ldr	r3, [r7, #4]
}
 80145ae:	4618      	mov	r0, r3
 80145b0:	370c      	adds	r7, #12
 80145b2:	46bd      	mov	sp, r7
 80145b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145b8:	4770      	bx	lr
 80145ba:	bf00      	nop
 80145bc:	20002650 	.word	0x20002650

080145c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80145c0:	b580      	push	{r7, lr}
 80145c2:	b086      	sub	sp, #24
 80145c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80145c6:	2300      	movs	r3, #0
 80145c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80145ca:	4b4f      	ldr	r3, [pc, #316]	; (8014708 <xTaskIncrementTick+0x148>)
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	f040 808f 	bne.w	80146f2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80145d4:	4b4d      	ldr	r3, [pc, #308]	; (801470c <xTaskIncrementTick+0x14c>)
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	3301      	adds	r3, #1
 80145da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80145dc:	4a4b      	ldr	r2, [pc, #300]	; (801470c <xTaskIncrementTick+0x14c>)
 80145de:	693b      	ldr	r3, [r7, #16]
 80145e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80145e2:	693b      	ldr	r3, [r7, #16]
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d120      	bne.n	801462a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80145e8:	4b49      	ldr	r3, [pc, #292]	; (8014710 <xTaskIncrementTick+0x150>)
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	681b      	ldr	r3, [r3, #0]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d00a      	beq.n	8014608 <xTaskIncrementTick+0x48>
	__asm volatile
 80145f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80145f6:	f383 8811 	msr	BASEPRI, r3
 80145fa:	f3bf 8f6f 	isb	sy
 80145fe:	f3bf 8f4f 	dsb	sy
 8014602:	603b      	str	r3, [r7, #0]
}
 8014604:	bf00      	nop
 8014606:	e7fe      	b.n	8014606 <xTaskIncrementTick+0x46>
 8014608:	4b41      	ldr	r3, [pc, #260]	; (8014710 <xTaskIncrementTick+0x150>)
 801460a:	681b      	ldr	r3, [r3, #0]
 801460c:	60fb      	str	r3, [r7, #12]
 801460e:	4b41      	ldr	r3, [pc, #260]	; (8014714 <xTaskIncrementTick+0x154>)
 8014610:	681b      	ldr	r3, [r3, #0]
 8014612:	4a3f      	ldr	r2, [pc, #252]	; (8014710 <xTaskIncrementTick+0x150>)
 8014614:	6013      	str	r3, [r2, #0]
 8014616:	4a3f      	ldr	r2, [pc, #252]	; (8014714 <xTaskIncrementTick+0x154>)
 8014618:	68fb      	ldr	r3, [r7, #12]
 801461a:	6013      	str	r3, [r2, #0]
 801461c:	4b3e      	ldr	r3, [pc, #248]	; (8014718 <xTaskIncrementTick+0x158>)
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	3301      	adds	r3, #1
 8014622:	4a3d      	ldr	r2, [pc, #244]	; (8014718 <xTaskIncrementTick+0x158>)
 8014624:	6013      	str	r3, [r2, #0]
 8014626:	f000 fadb 	bl	8014be0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801462a:	4b3c      	ldr	r3, [pc, #240]	; (801471c <xTaskIncrementTick+0x15c>)
 801462c:	681b      	ldr	r3, [r3, #0]
 801462e:	693a      	ldr	r2, [r7, #16]
 8014630:	429a      	cmp	r2, r3
 8014632:	d349      	bcc.n	80146c8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014634:	4b36      	ldr	r3, [pc, #216]	; (8014710 <xTaskIncrementTick+0x150>)
 8014636:	681b      	ldr	r3, [r3, #0]
 8014638:	681b      	ldr	r3, [r3, #0]
 801463a:	2b00      	cmp	r3, #0
 801463c:	d104      	bne.n	8014648 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801463e:	4b37      	ldr	r3, [pc, #220]	; (801471c <xTaskIncrementTick+0x15c>)
 8014640:	f04f 32ff 	mov.w	r2, #4294967295
 8014644:	601a      	str	r2, [r3, #0]
					break;
 8014646:	e03f      	b.n	80146c8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014648:	4b31      	ldr	r3, [pc, #196]	; (8014710 <xTaskIncrementTick+0x150>)
 801464a:	681b      	ldr	r3, [r3, #0]
 801464c:	68db      	ldr	r3, [r3, #12]
 801464e:	68db      	ldr	r3, [r3, #12]
 8014650:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014652:	68bb      	ldr	r3, [r7, #8]
 8014654:	685b      	ldr	r3, [r3, #4]
 8014656:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8014658:	693a      	ldr	r2, [r7, #16]
 801465a:	687b      	ldr	r3, [r7, #4]
 801465c:	429a      	cmp	r2, r3
 801465e:	d203      	bcs.n	8014668 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014660:	4a2e      	ldr	r2, [pc, #184]	; (801471c <xTaskIncrementTick+0x15c>)
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8014666:	e02f      	b.n	80146c8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014668:	68bb      	ldr	r3, [r7, #8]
 801466a:	3304      	adds	r3, #4
 801466c:	4618      	mov	r0, r3
 801466e:	f7fe faef 	bl	8012c50 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014672:	68bb      	ldr	r3, [r7, #8]
 8014674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014676:	2b00      	cmp	r3, #0
 8014678:	d004      	beq.n	8014684 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801467a:	68bb      	ldr	r3, [r7, #8]
 801467c:	3318      	adds	r3, #24
 801467e:	4618      	mov	r0, r3
 8014680:	f7fe fae6 	bl	8012c50 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8014684:	68bb      	ldr	r3, [r7, #8]
 8014686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014688:	4b25      	ldr	r3, [pc, #148]	; (8014720 <xTaskIncrementTick+0x160>)
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	429a      	cmp	r2, r3
 801468e:	d903      	bls.n	8014698 <xTaskIncrementTick+0xd8>
 8014690:	68bb      	ldr	r3, [r7, #8]
 8014692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014694:	4a22      	ldr	r2, [pc, #136]	; (8014720 <xTaskIncrementTick+0x160>)
 8014696:	6013      	str	r3, [r2, #0]
 8014698:	68bb      	ldr	r3, [r7, #8]
 801469a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801469c:	4613      	mov	r3, r2
 801469e:	009b      	lsls	r3, r3, #2
 80146a0:	4413      	add	r3, r2
 80146a2:	009b      	lsls	r3, r3, #2
 80146a4:	4a1f      	ldr	r2, [pc, #124]	; (8014724 <xTaskIncrementTick+0x164>)
 80146a6:	441a      	add	r2, r3
 80146a8:	68bb      	ldr	r3, [r7, #8]
 80146aa:	3304      	adds	r3, #4
 80146ac:	4619      	mov	r1, r3
 80146ae:	4610      	mov	r0, r2
 80146b0:	f7fe fa71 	bl	8012b96 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80146b4:	68bb      	ldr	r3, [r7, #8]
 80146b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146b8:	4b1b      	ldr	r3, [pc, #108]	; (8014728 <xTaskIncrementTick+0x168>)
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80146be:	429a      	cmp	r2, r3
 80146c0:	d3b8      	bcc.n	8014634 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80146c2:	2301      	movs	r3, #1
 80146c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80146c6:	e7b5      	b.n	8014634 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80146c8:	4b17      	ldr	r3, [pc, #92]	; (8014728 <xTaskIncrementTick+0x168>)
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80146ce:	4915      	ldr	r1, [pc, #84]	; (8014724 <xTaskIncrementTick+0x164>)
 80146d0:	4613      	mov	r3, r2
 80146d2:	009b      	lsls	r3, r3, #2
 80146d4:	4413      	add	r3, r2
 80146d6:	009b      	lsls	r3, r3, #2
 80146d8:	440b      	add	r3, r1
 80146da:	681b      	ldr	r3, [r3, #0]
 80146dc:	2b01      	cmp	r3, #1
 80146de:	d901      	bls.n	80146e4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80146e0:	2301      	movs	r3, #1
 80146e2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80146e4:	4b11      	ldr	r3, [pc, #68]	; (801472c <xTaskIncrementTick+0x16c>)
 80146e6:	681b      	ldr	r3, [r3, #0]
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d007      	beq.n	80146fc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80146ec:	2301      	movs	r3, #1
 80146ee:	617b      	str	r3, [r7, #20]
 80146f0:	e004      	b.n	80146fc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80146f2:	4b0f      	ldr	r3, [pc, #60]	; (8014730 <xTaskIncrementTick+0x170>)
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	3301      	adds	r3, #1
 80146f8:	4a0d      	ldr	r2, [pc, #52]	; (8014730 <xTaskIncrementTick+0x170>)
 80146fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80146fc:	697b      	ldr	r3, [r7, #20]
}
 80146fe:	4618      	mov	r0, r3
 8014700:	3718      	adds	r7, #24
 8014702:	46bd      	mov	sp, r7
 8014704:	bd80      	pop	{r7, pc}
 8014706:	bf00      	nop
 8014708:	20002674 	.word	0x20002674
 801470c:	20002650 	.word	0x20002650
 8014710:	20002604 	.word	0x20002604
 8014714:	20002608 	.word	0x20002608
 8014718:	20002664 	.word	0x20002664
 801471c:	2000266c 	.word	0x2000266c
 8014720:	20002654 	.word	0x20002654
 8014724:	2000217c 	.word	0x2000217c
 8014728:	20002178 	.word	0x20002178
 801472c:	20002660 	.word	0x20002660
 8014730:	2000265c 	.word	0x2000265c

08014734 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014734:	b480      	push	{r7}
 8014736:	b085      	sub	sp, #20
 8014738:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801473a:	4b2a      	ldr	r3, [pc, #168]	; (80147e4 <vTaskSwitchContext+0xb0>)
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	2b00      	cmp	r3, #0
 8014740:	d003      	beq.n	801474a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014742:	4b29      	ldr	r3, [pc, #164]	; (80147e8 <vTaskSwitchContext+0xb4>)
 8014744:	2201      	movs	r2, #1
 8014746:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014748:	e046      	b.n	80147d8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 801474a:	4b27      	ldr	r3, [pc, #156]	; (80147e8 <vTaskSwitchContext+0xb4>)
 801474c:	2200      	movs	r2, #0
 801474e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014750:	4b26      	ldr	r3, [pc, #152]	; (80147ec <vTaskSwitchContext+0xb8>)
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	60fb      	str	r3, [r7, #12]
 8014756:	e010      	b.n	801477a <vTaskSwitchContext+0x46>
 8014758:	68fb      	ldr	r3, [r7, #12]
 801475a:	2b00      	cmp	r3, #0
 801475c:	d10a      	bne.n	8014774 <vTaskSwitchContext+0x40>
	__asm volatile
 801475e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014762:	f383 8811 	msr	BASEPRI, r3
 8014766:	f3bf 8f6f 	isb	sy
 801476a:	f3bf 8f4f 	dsb	sy
 801476e:	607b      	str	r3, [r7, #4]
}
 8014770:	bf00      	nop
 8014772:	e7fe      	b.n	8014772 <vTaskSwitchContext+0x3e>
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	3b01      	subs	r3, #1
 8014778:	60fb      	str	r3, [r7, #12]
 801477a:	491d      	ldr	r1, [pc, #116]	; (80147f0 <vTaskSwitchContext+0xbc>)
 801477c:	68fa      	ldr	r2, [r7, #12]
 801477e:	4613      	mov	r3, r2
 8014780:	009b      	lsls	r3, r3, #2
 8014782:	4413      	add	r3, r2
 8014784:	009b      	lsls	r3, r3, #2
 8014786:	440b      	add	r3, r1
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	2b00      	cmp	r3, #0
 801478c:	d0e4      	beq.n	8014758 <vTaskSwitchContext+0x24>
 801478e:	68fa      	ldr	r2, [r7, #12]
 8014790:	4613      	mov	r3, r2
 8014792:	009b      	lsls	r3, r3, #2
 8014794:	4413      	add	r3, r2
 8014796:	009b      	lsls	r3, r3, #2
 8014798:	4a15      	ldr	r2, [pc, #84]	; (80147f0 <vTaskSwitchContext+0xbc>)
 801479a:	4413      	add	r3, r2
 801479c:	60bb      	str	r3, [r7, #8]
 801479e:	68bb      	ldr	r3, [r7, #8]
 80147a0:	685b      	ldr	r3, [r3, #4]
 80147a2:	685a      	ldr	r2, [r3, #4]
 80147a4:	68bb      	ldr	r3, [r7, #8]
 80147a6:	605a      	str	r2, [r3, #4]
 80147a8:	68bb      	ldr	r3, [r7, #8]
 80147aa:	685a      	ldr	r2, [r3, #4]
 80147ac:	68bb      	ldr	r3, [r7, #8]
 80147ae:	3308      	adds	r3, #8
 80147b0:	429a      	cmp	r2, r3
 80147b2:	d104      	bne.n	80147be <vTaskSwitchContext+0x8a>
 80147b4:	68bb      	ldr	r3, [r7, #8]
 80147b6:	685b      	ldr	r3, [r3, #4]
 80147b8:	685a      	ldr	r2, [r3, #4]
 80147ba:	68bb      	ldr	r3, [r7, #8]
 80147bc:	605a      	str	r2, [r3, #4]
 80147be:	68bb      	ldr	r3, [r7, #8]
 80147c0:	685b      	ldr	r3, [r3, #4]
 80147c2:	68db      	ldr	r3, [r3, #12]
 80147c4:	4a0b      	ldr	r2, [pc, #44]	; (80147f4 <vTaskSwitchContext+0xc0>)
 80147c6:	6013      	str	r3, [r2, #0]
 80147c8:	4a08      	ldr	r2, [pc, #32]	; (80147ec <vTaskSwitchContext+0xb8>)
 80147ca:	68fb      	ldr	r3, [r7, #12]
 80147cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80147ce:	4b09      	ldr	r3, [pc, #36]	; (80147f4 <vTaskSwitchContext+0xc0>)
 80147d0:	681b      	ldr	r3, [r3, #0]
 80147d2:	3354      	adds	r3, #84	; 0x54
 80147d4:	4a08      	ldr	r2, [pc, #32]	; (80147f8 <vTaskSwitchContext+0xc4>)
 80147d6:	6013      	str	r3, [r2, #0]
}
 80147d8:	bf00      	nop
 80147da:	3714      	adds	r7, #20
 80147dc:	46bd      	mov	sp, r7
 80147de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147e2:	4770      	bx	lr
 80147e4:	20002674 	.word	0x20002674
 80147e8:	20002660 	.word	0x20002660
 80147ec:	20002654 	.word	0x20002654
 80147f0:	2000217c 	.word	0x2000217c
 80147f4:	20002178 	.word	0x20002178
 80147f8:	200000f8 	.word	0x200000f8

080147fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	b084      	sub	sp, #16
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]
 8014804:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	2b00      	cmp	r3, #0
 801480a:	d10a      	bne.n	8014822 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 801480c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014810:	f383 8811 	msr	BASEPRI, r3
 8014814:	f3bf 8f6f 	isb	sy
 8014818:	f3bf 8f4f 	dsb	sy
 801481c:	60fb      	str	r3, [r7, #12]
}
 801481e:	bf00      	nop
 8014820:	e7fe      	b.n	8014820 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014822:	4b07      	ldr	r3, [pc, #28]	; (8014840 <vTaskPlaceOnEventList+0x44>)
 8014824:	681b      	ldr	r3, [r3, #0]
 8014826:	3318      	adds	r3, #24
 8014828:	4619      	mov	r1, r3
 801482a:	6878      	ldr	r0, [r7, #4]
 801482c:	f7fe f9d7 	bl	8012bde <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014830:	2101      	movs	r1, #1
 8014832:	6838      	ldr	r0, [r7, #0]
 8014834:	f000 fb8e 	bl	8014f54 <prvAddCurrentTaskToDelayedList>
}
 8014838:	bf00      	nop
 801483a:	3710      	adds	r7, #16
 801483c:	46bd      	mov	sp, r7
 801483e:	bd80      	pop	{r7, pc}
 8014840:	20002178 	.word	0x20002178

08014844 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014844:	b580      	push	{r7, lr}
 8014846:	b086      	sub	sp, #24
 8014848:	af00      	add	r7, sp, #0
 801484a:	60f8      	str	r0, [r7, #12]
 801484c:	60b9      	str	r1, [r7, #8]
 801484e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014850:	68fb      	ldr	r3, [r7, #12]
 8014852:	2b00      	cmp	r3, #0
 8014854:	d10a      	bne.n	801486c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8014856:	f04f 0350 	mov.w	r3, #80	; 0x50
 801485a:	f383 8811 	msr	BASEPRI, r3
 801485e:	f3bf 8f6f 	isb	sy
 8014862:	f3bf 8f4f 	dsb	sy
 8014866:	617b      	str	r3, [r7, #20]
}
 8014868:	bf00      	nop
 801486a:	e7fe      	b.n	801486a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801486c:	4b0a      	ldr	r3, [pc, #40]	; (8014898 <vTaskPlaceOnEventListRestricted+0x54>)
 801486e:	681b      	ldr	r3, [r3, #0]
 8014870:	3318      	adds	r3, #24
 8014872:	4619      	mov	r1, r3
 8014874:	68f8      	ldr	r0, [r7, #12]
 8014876:	f7fe f98e 	bl	8012b96 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 801487a:	687b      	ldr	r3, [r7, #4]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d002      	beq.n	8014886 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8014880:	f04f 33ff 	mov.w	r3, #4294967295
 8014884:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014886:	6879      	ldr	r1, [r7, #4]
 8014888:	68b8      	ldr	r0, [r7, #8]
 801488a:	f000 fb63 	bl	8014f54 <prvAddCurrentTaskToDelayedList>
	}
 801488e:	bf00      	nop
 8014890:	3718      	adds	r7, #24
 8014892:	46bd      	mov	sp, r7
 8014894:	bd80      	pop	{r7, pc}
 8014896:	bf00      	nop
 8014898:	20002178 	.word	0x20002178

0801489c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801489c:	b580      	push	{r7, lr}
 801489e:	b086      	sub	sp, #24
 80148a0:	af00      	add	r7, sp, #0
 80148a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80148a4:	687b      	ldr	r3, [r7, #4]
 80148a6:	68db      	ldr	r3, [r3, #12]
 80148a8:	68db      	ldr	r3, [r3, #12]
 80148aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80148ac:	693b      	ldr	r3, [r7, #16]
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d10a      	bne.n	80148c8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80148b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148b6:	f383 8811 	msr	BASEPRI, r3
 80148ba:	f3bf 8f6f 	isb	sy
 80148be:	f3bf 8f4f 	dsb	sy
 80148c2:	60fb      	str	r3, [r7, #12]
}
 80148c4:	bf00      	nop
 80148c6:	e7fe      	b.n	80148c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80148c8:	693b      	ldr	r3, [r7, #16]
 80148ca:	3318      	adds	r3, #24
 80148cc:	4618      	mov	r0, r3
 80148ce:	f7fe f9bf 	bl	8012c50 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80148d2:	4b1e      	ldr	r3, [pc, #120]	; (801494c <xTaskRemoveFromEventList+0xb0>)
 80148d4:	681b      	ldr	r3, [r3, #0]
 80148d6:	2b00      	cmp	r3, #0
 80148d8:	d11d      	bne.n	8014916 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80148da:	693b      	ldr	r3, [r7, #16]
 80148dc:	3304      	adds	r3, #4
 80148de:	4618      	mov	r0, r3
 80148e0:	f7fe f9b6 	bl	8012c50 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80148e4:	693b      	ldr	r3, [r7, #16]
 80148e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148e8:	4b19      	ldr	r3, [pc, #100]	; (8014950 <xTaskRemoveFromEventList+0xb4>)
 80148ea:	681b      	ldr	r3, [r3, #0]
 80148ec:	429a      	cmp	r2, r3
 80148ee:	d903      	bls.n	80148f8 <xTaskRemoveFromEventList+0x5c>
 80148f0:	693b      	ldr	r3, [r7, #16]
 80148f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80148f4:	4a16      	ldr	r2, [pc, #88]	; (8014950 <xTaskRemoveFromEventList+0xb4>)
 80148f6:	6013      	str	r3, [r2, #0]
 80148f8:	693b      	ldr	r3, [r7, #16]
 80148fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80148fc:	4613      	mov	r3, r2
 80148fe:	009b      	lsls	r3, r3, #2
 8014900:	4413      	add	r3, r2
 8014902:	009b      	lsls	r3, r3, #2
 8014904:	4a13      	ldr	r2, [pc, #76]	; (8014954 <xTaskRemoveFromEventList+0xb8>)
 8014906:	441a      	add	r2, r3
 8014908:	693b      	ldr	r3, [r7, #16]
 801490a:	3304      	adds	r3, #4
 801490c:	4619      	mov	r1, r3
 801490e:	4610      	mov	r0, r2
 8014910:	f7fe f941 	bl	8012b96 <vListInsertEnd>
 8014914:	e005      	b.n	8014922 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014916:	693b      	ldr	r3, [r7, #16]
 8014918:	3318      	adds	r3, #24
 801491a:	4619      	mov	r1, r3
 801491c:	480e      	ldr	r0, [pc, #56]	; (8014958 <xTaskRemoveFromEventList+0xbc>)
 801491e:	f7fe f93a 	bl	8012b96 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014922:	693b      	ldr	r3, [r7, #16]
 8014924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014926:	4b0d      	ldr	r3, [pc, #52]	; (801495c <xTaskRemoveFromEventList+0xc0>)
 8014928:	681b      	ldr	r3, [r3, #0]
 801492a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801492c:	429a      	cmp	r2, r3
 801492e:	d905      	bls.n	801493c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014930:	2301      	movs	r3, #1
 8014932:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014934:	4b0a      	ldr	r3, [pc, #40]	; (8014960 <xTaskRemoveFromEventList+0xc4>)
 8014936:	2201      	movs	r2, #1
 8014938:	601a      	str	r2, [r3, #0]
 801493a:	e001      	b.n	8014940 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 801493c:	2300      	movs	r3, #0
 801493e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014940:	697b      	ldr	r3, [r7, #20]
}
 8014942:	4618      	mov	r0, r3
 8014944:	3718      	adds	r7, #24
 8014946:	46bd      	mov	sp, r7
 8014948:	bd80      	pop	{r7, pc}
 801494a:	bf00      	nop
 801494c:	20002674 	.word	0x20002674
 8014950:	20002654 	.word	0x20002654
 8014954:	2000217c 	.word	0x2000217c
 8014958:	2000260c 	.word	0x2000260c
 801495c:	20002178 	.word	0x20002178
 8014960:	20002660 	.word	0x20002660

08014964 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014964:	b480      	push	{r7}
 8014966:	b083      	sub	sp, #12
 8014968:	af00      	add	r7, sp, #0
 801496a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 801496c:	4b06      	ldr	r3, [pc, #24]	; (8014988 <vTaskInternalSetTimeOutState+0x24>)
 801496e:	681a      	ldr	r2, [r3, #0]
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014974:	4b05      	ldr	r3, [pc, #20]	; (801498c <vTaskInternalSetTimeOutState+0x28>)
 8014976:	681a      	ldr	r2, [r3, #0]
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	605a      	str	r2, [r3, #4]
}
 801497c:	bf00      	nop
 801497e:	370c      	adds	r7, #12
 8014980:	46bd      	mov	sp, r7
 8014982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014986:	4770      	bx	lr
 8014988:	20002664 	.word	0x20002664
 801498c:	20002650 	.word	0x20002650

08014990 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014990:	b580      	push	{r7, lr}
 8014992:	b088      	sub	sp, #32
 8014994:	af00      	add	r7, sp, #0
 8014996:	6078      	str	r0, [r7, #4]
 8014998:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	2b00      	cmp	r3, #0
 801499e:	d10a      	bne.n	80149b6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80149a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149a4:	f383 8811 	msr	BASEPRI, r3
 80149a8:	f3bf 8f6f 	isb	sy
 80149ac:	f3bf 8f4f 	dsb	sy
 80149b0:	613b      	str	r3, [r7, #16]
}
 80149b2:	bf00      	nop
 80149b4:	e7fe      	b.n	80149b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80149b6:	683b      	ldr	r3, [r7, #0]
 80149b8:	2b00      	cmp	r3, #0
 80149ba:	d10a      	bne.n	80149d2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80149bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149c0:	f383 8811 	msr	BASEPRI, r3
 80149c4:	f3bf 8f6f 	isb	sy
 80149c8:	f3bf 8f4f 	dsb	sy
 80149cc:	60fb      	str	r3, [r7, #12]
}
 80149ce:	bf00      	nop
 80149d0:	e7fe      	b.n	80149d0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80149d2:	f000 ff8f 	bl	80158f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80149d6:	4b1d      	ldr	r3, [pc, #116]	; (8014a4c <xTaskCheckForTimeOut+0xbc>)
 80149d8:	681b      	ldr	r3, [r3, #0]
 80149da:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	685b      	ldr	r3, [r3, #4]
 80149e0:	69ba      	ldr	r2, [r7, #24]
 80149e2:	1ad3      	subs	r3, r2, r3
 80149e4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80149e6:	683b      	ldr	r3, [r7, #0]
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149ee:	d102      	bne.n	80149f6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80149f0:	2300      	movs	r3, #0
 80149f2:	61fb      	str	r3, [r7, #28]
 80149f4:	e023      	b.n	8014a3e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80149f6:	687b      	ldr	r3, [r7, #4]
 80149f8:	681a      	ldr	r2, [r3, #0]
 80149fa:	4b15      	ldr	r3, [pc, #84]	; (8014a50 <xTaskCheckForTimeOut+0xc0>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	429a      	cmp	r2, r3
 8014a00:	d007      	beq.n	8014a12 <xTaskCheckForTimeOut+0x82>
 8014a02:	687b      	ldr	r3, [r7, #4]
 8014a04:	685b      	ldr	r3, [r3, #4]
 8014a06:	69ba      	ldr	r2, [r7, #24]
 8014a08:	429a      	cmp	r2, r3
 8014a0a:	d302      	bcc.n	8014a12 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014a0c:	2301      	movs	r3, #1
 8014a0e:	61fb      	str	r3, [r7, #28]
 8014a10:	e015      	b.n	8014a3e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014a12:	683b      	ldr	r3, [r7, #0]
 8014a14:	681b      	ldr	r3, [r3, #0]
 8014a16:	697a      	ldr	r2, [r7, #20]
 8014a18:	429a      	cmp	r2, r3
 8014a1a:	d20b      	bcs.n	8014a34 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014a1c:	683b      	ldr	r3, [r7, #0]
 8014a1e:	681a      	ldr	r2, [r3, #0]
 8014a20:	697b      	ldr	r3, [r7, #20]
 8014a22:	1ad2      	subs	r2, r2, r3
 8014a24:	683b      	ldr	r3, [r7, #0]
 8014a26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f7ff ff9b 	bl	8014964 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014a2e:	2300      	movs	r3, #0
 8014a30:	61fb      	str	r3, [r7, #28]
 8014a32:	e004      	b.n	8014a3e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8014a34:	683b      	ldr	r3, [r7, #0]
 8014a36:	2200      	movs	r2, #0
 8014a38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014a3a:	2301      	movs	r3, #1
 8014a3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014a3e:	f000 ff89 	bl	8015954 <vPortExitCritical>

	return xReturn;
 8014a42:	69fb      	ldr	r3, [r7, #28]
}
 8014a44:	4618      	mov	r0, r3
 8014a46:	3720      	adds	r7, #32
 8014a48:	46bd      	mov	sp, r7
 8014a4a:	bd80      	pop	{r7, pc}
 8014a4c:	20002650 	.word	0x20002650
 8014a50:	20002664 	.word	0x20002664

08014a54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014a54:	b480      	push	{r7}
 8014a56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014a58:	4b03      	ldr	r3, [pc, #12]	; (8014a68 <vTaskMissedYield+0x14>)
 8014a5a:	2201      	movs	r2, #1
 8014a5c:	601a      	str	r2, [r3, #0]
}
 8014a5e:	bf00      	nop
 8014a60:	46bd      	mov	sp, r7
 8014a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a66:	4770      	bx	lr
 8014a68:	20002660 	.word	0x20002660

08014a6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014a6c:	b580      	push	{r7, lr}
 8014a6e:	b082      	sub	sp, #8
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014a74:	f000 f852 	bl	8014b1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014a78:	4b06      	ldr	r3, [pc, #24]	; (8014a94 <prvIdleTask+0x28>)
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	2b01      	cmp	r3, #1
 8014a7e:	d9f9      	bls.n	8014a74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014a80:	4b05      	ldr	r3, [pc, #20]	; (8014a98 <prvIdleTask+0x2c>)
 8014a82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014a86:	601a      	str	r2, [r3, #0]
 8014a88:	f3bf 8f4f 	dsb	sy
 8014a8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014a90:	e7f0      	b.n	8014a74 <prvIdleTask+0x8>
 8014a92:	bf00      	nop
 8014a94:	2000217c 	.word	0x2000217c
 8014a98:	e000ed04 	.word	0xe000ed04

08014a9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014a9c:	b580      	push	{r7, lr}
 8014a9e:	b082      	sub	sp, #8
 8014aa0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014aa2:	2300      	movs	r3, #0
 8014aa4:	607b      	str	r3, [r7, #4]
 8014aa6:	e00c      	b.n	8014ac2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014aa8:	687a      	ldr	r2, [r7, #4]
 8014aaa:	4613      	mov	r3, r2
 8014aac:	009b      	lsls	r3, r3, #2
 8014aae:	4413      	add	r3, r2
 8014ab0:	009b      	lsls	r3, r3, #2
 8014ab2:	4a12      	ldr	r2, [pc, #72]	; (8014afc <prvInitialiseTaskLists+0x60>)
 8014ab4:	4413      	add	r3, r2
 8014ab6:	4618      	mov	r0, r3
 8014ab8:	f7fe f840 	bl	8012b3c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	3301      	adds	r3, #1
 8014ac0:	607b      	str	r3, [r7, #4]
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	2b37      	cmp	r3, #55	; 0x37
 8014ac6:	d9ef      	bls.n	8014aa8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014ac8:	480d      	ldr	r0, [pc, #52]	; (8014b00 <prvInitialiseTaskLists+0x64>)
 8014aca:	f7fe f837 	bl	8012b3c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014ace:	480d      	ldr	r0, [pc, #52]	; (8014b04 <prvInitialiseTaskLists+0x68>)
 8014ad0:	f7fe f834 	bl	8012b3c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014ad4:	480c      	ldr	r0, [pc, #48]	; (8014b08 <prvInitialiseTaskLists+0x6c>)
 8014ad6:	f7fe f831 	bl	8012b3c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014ada:	480c      	ldr	r0, [pc, #48]	; (8014b0c <prvInitialiseTaskLists+0x70>)
 8014adc:	f7fe f82e 	bl	8012b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014ae0:	480b      	ldr	r0, [pc, #44]	; (8014b10 <prvInitialiseTaskLists+0x74>)
 8014ae2:	f7fe f82b 	bl	8012b3c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014ae6:	4b0b      	ldr	r3, [pc, #44]	; (8014b14 <prvInitialiseTaskLists+0x78>)
 8014ae8:	4a05      	ldr	r2, [pc, #20]	; (8014b00 <prvInitialiseTaskLists+0x64>)
 8014aea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014aec:	4b0a      	ldr	r3, [pc, #40]	; (8014b18 <prvInitialiseTaskLists+0x7c>)
 8014aee:	4a05      	ldr	r2, [pc, #20]	; (8014b04 <prvInitialiseTaskLists+0x68>)
 8014af0:	601a      	str	r2, [r3, #0]
}
 8014af2:	bf00      	nop
 8014af4:	3708      	adds	r7, #8
 8014af6:	46bd      	mov	sp, r7
 8014af8:	bd80      	pop	{r7, pc}
 8014afa:	bf00      	nop
 8014afc:	2000217c 	.word	0x2000217c
 8014b00:	200025dc 	.word	0x200025dc
 8014b04:	200025f0 	.word	0x200025f0
 8014b08:	2000260c 	.word	0x2000260c
 8014b0c:	20002620 	.word	0x20002620
 8014b10:	20002638 	.word	0x20002638
 8014b14:	20002604 	.word	0x20002604
 8014b18:	20002608 	.word	0x20002608

08014b1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014b1c:	b580      	push	{r7, lr}
 8014b1e:	b082      	sub	sp, #8
 8014b20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014b22:	e019      	b.n	8014b58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014b24:	f000 fee6 	bl	80158f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b28:	4b10      	ldr	r3, [pc, #64]	; (8014b6c <prvCheckTasksWaitingTermination+0x50>)
 8014b2a:	68db      	ldr	r3, [r3, #12]
 8014b2c:	68db      	ldr	r3, [r3, #12]
 8014b2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014b30:	687b      	ldr	r3, [r7, #4]
 8014b32:	3304      	adds	r3, #4
 8014b34:	4618      	mov	r0, r3
 8014b36:	f7fe f88b 	bl	8012c50 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014b3a:	4b0d      	ldr	r3, [pc, #52]	; (8014b70 <prvCheckTasksWaitingTermination+0x54>)
 8014b3c:	681b      	ldr	r3, [r3, #0]
 8014b3e:	3b01      	subs	r3, #1
 8014b40:	4a0b      	ldr	r2, [pc, #44]	; (8014b70 <prvCheckTasksWaitingTermination+0x54>)
 8014b42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014b44:	4b0b      	ldr	r3, [pc, #44]	; (8014b74 <prvCheckTasksWaitingTermination+0x58>)
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	3b01      	subs	r3, #1
 8014b4a:	4a0a      	ldr	r2, [pc, #40]	; (8014b74 <prvCheckTasksWaitingTermination+0x58>)
 8014b4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014b4e:	f000 ff01 	bl	8015954 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014b52:	6878      	ldr	r0, [r7, #4]
 8014b54:	f000 f810 	bl	8014b78 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014b58:	4b06      	ldr	r3, [pc, #24]	; (8014b74 <prvCheckTasksWaitingTermination+0x58>)
 8014b5a:	681b      	ldr	r3, [r3, #0]
 8014b5c:	2b00      	cmp	r3, #0
 8014b5e:	d1e1      	bne.n	8014b24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014b60:	bf00      	nop
 8014b62:	bf00      	nop
 8014b64:	3708      	adds	r7, #8
 8014b66:	46bd      	mov	sp, r7
 8014b68:	bd80      	pop	{r7, pc}
 8014b6a:	bf00      	nop
 8014b6c:	20002620 	.word	0x20002620
 8014b70:	2000264c 	.word	0x2000264c
 8014b74:	20002634 	.word	0x20002634

08014b78 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	b084      	sub	sp, #16
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	3354      	adds	r3, #84	; 0x54
 8014b84:	4618      	mov	r0, r3
 8014b86:	f003 fad1 	bl	801812c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d108      	bne.n	8014ba6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014b94:	687b      	ldr	r3, [r7, #4]
 8014b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014b98:	4618      	mov	r0, r3
 8014b9a:	f001 f899 	bl	8015cd0 <vPortFree>
				vPortFree( pxTCB );
 8014b9e:	6878      	ldr	r0, [r7, #4]
 8014ba0:	f001 f896 	bl	8015cd0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014ba4:	e018      	b.n	8014bd8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014ba6:	687b      	ldr	r3, [r7, #4]
 8014ba8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8014bac:	2b01      	cmp	r3, #1
 8014bae:	d103      	bne.n	8014bb8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8014bb0:	6878      	ldr	r0, [r7, #4]
 8014bb2:	f001 f88d 	bl	8015cd0 <vPortFree>
	}
 8014bb6:	e00f      	b.n	8014bd8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8014bbe:	2b02      	cmp	r3, #2
 8014bc0:	d00a      	beq.n	8014bd8 <prvDeleteTCB+0x60>
	__asm volatile
 8014bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bc6:	f383 8811 	msr	BASEPRI, r3
 8014bca:	f3bf 8f6f 	isb	sy
 8014bce:	f3bf 8f4f 	dsb	sy
 8014bd2:	60fb      	str	r3, [r7, #12]
}
 8014bd4:	bf00      	nop
 8014bd6:	e7fe      	b.n	8014bd6 <prvDeleteTCB+0x5e>
	}
 8014bd8:	bf00      	nop
 8014bda:	3710      	adds	r7, #16
 8014bdc:	46bd      	mov	sp, r7
 8014bde:	bd80      	pop	{r7, pc}

08014be0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014be0:	b480      	push	{r7}
 8014be2:	b083      	sub	sp, #12
 8014be4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014be6:	4b0c      	ldr	r3, [pc, #48]	; (8014c18 <prvResetNextTaskUnblockTime+0x38>)
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	681b      	ldr	r3, [r3, #0]
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d104      	bne.n	8014bfa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014bf0:	4b0a      	ldr	r3, [pc, #40]	; (8014c1c <prvResetNextTaskUnblockTime+0x3c>)
 8014bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8014bf6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014bf8:	e008      	b.n	8014c0c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014bfa:	4b07      	ldr	r3, [pc, #28]	; (8014c18 <prvResetNextTaskUnblockTime+0x38>)
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	68db      	ldr	r3, [r3, #12]
 8014c00:	68db      	ldr	r3, [r3, #12]
 8014c02:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	685b      	ldr	r3, [r3, #4]
 8014c08:	4a04      	ldr	r2, [pc, #16]	; (8014c1c <prvResetNextTaskUnblockTime+0x3c>)
 8014c0a:	6013      	str	r3, [r2, #0]
}
 8014c0c:	bf00      	nop
 8014c0e:	370c      	adds	r7, #12
 8014c10:	46bd      	mov	sp, r7
 8014c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c16:	4770      	bx	lr
 8014c18:	20002604 	.word	0x20002604
 8014c1c:	2000266c 	.word	0x2000266c

08014c20 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8014c20:	b480      	push	{r7}
 8014c22:	b083      	sub	sp, #12
 8014c24:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8014c26:	4b05      	ldr	r3, [pc, #20]	; (8014c3c <xTaskGetCurrentTaskHandle+0x1c>)
 8014c28:	681b      	ldr	r3, [r3, #0]
 8014c2a:	607b      	str	r3, [r7, #4]

		return xReturn;
 8014c2c:	687b      	ldr	r3, [r7, #4]
	}
 8014c2e:	4618      	mov	r0, r3
 8014c30:	370c      	adds	r7, #12
 8014c32:	46bd      	mov	sp, r7
 8014c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c38:	4770      	bx	lr
 8014c3a:	bf00      	nop
 8014c3c:	20002178 	.word	0x20002178

08014c40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014c40:	b480      	push	{r7}
 8014c42:	b083      	sub	sp, #12
 8014c44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014c46:	4b0b      	ldr	r3, [pc, #44]	; (8014c74 <xTaskGetSchedulerState+0x34>)
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	2b00      	cmp	r3, #0
 8014c4c:	d102      	bne.n	8014c54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014c4e:	2301      	movs	r3, #1
 8014c50:	607b      	str	r3, [r7, #4]
 8014c52:	e008      	b.n	8014c66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014c54:	4b08      	ldr	r3, [pc, #32]	; (8014c78 <xTaskGetSchedulerState+0x38>)
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d102      	bne.n	8014c62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014c5c:	2302      	movs	r3, #2
 8014c5e:	607b      	str	r3, [r7, #4]
 8014c60:	e001      	b.n	8014c66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014c62:	2300      	movs	r3, #0
 8014c64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014c66:	687b      	ldr	r3, [r7, #4]
	}
 8014c68:	4618      	mov	r0, r3
 8014c6a:	370c      	adds	r7, #12
 8014c6c:	46bd      	mov	sp, r7
 8014c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c72:	4770      	bx	lr
 8014c74:	20002658 	.word	0x20002658
 8014c78:	20002674 	.word	0x20002674

08014c7c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014c7c:	b580      	push	{r7, lr}
 8014c7e:	b084      	sub	sp, #16
 8014c80:	af00      	add	r7, sp, #0
 8014c82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014c84:	687b      	ldr	r3, [r7, #4]
 8014c86:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014c88:	2300      	movs	r3, #0
 8014c8a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014c8c:	687b      	ldr	r3, [r7, #4]
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d051      	beq.n	8014d36 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8014c92:	68bb      	ldr	r3, [r7, #8]
 8014c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c96:	4b2a      	ldr	r3, [pc, #168]	; (8014d40 <xTaskPriorityInherit+0xc4>)
 8014c98:	681b      	ldr	r3, [r3, #0]
 8014c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c9c:	429a      	cmp	r2, r3
 8014c9e:	d241      	bcs.n	8014d24 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014ca0:	68bb      	ldr	r3, [r7, #8]
 8014ca2:	699b      	ldr	r3, [r3, #24]
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	db06      	blt.n	8014cb6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ca8:	4b25      	ldr	r3, [pc, #148]	; (8014d40 <xTaskPriorityInherit+0xc4>)
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014cae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014cb2:	68bb      	ldr	r3, [r7, #8]
 8014cb4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8014cb6:	68bb      	ldr	r3, [r7, #8]
 8014cb8:	6959      	ldr	r1, [r3, #20]
 8014cba:	68bb      	ldr	r3, [r7, #8]
 8014cbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014cbe:	4613      	mov	r3, r2
 8014cc0:	009b      	lsls	r3, r3, #2
 8014cc2:	4413      	add	r3, r2
 8014cc4:	009b      	lsls	r3, r3, #2
 8014cc6:	4a1f      	ldr	r2, [pc, #124]	; (8014d44 <xTaskPriorityInherit+0xc8>)
 8014cc8:	4413      	add	r3, r2
 8014cca:	4299      	cmp	r1, r3
 8014ccc:	d122      	bne.n	8014d14 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014cce:	68bb      	ldr	r3, [r7, #8]
 8014cd0:	3304      	adds	r3, #4
 8014cd2:	4618      	mov	r0, r3
 8014cd4:	f7fd ffbc 	bl	8012c50 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014cd8:	4b19      	ldr	r3, [pc, #100]	; (8014d40 <xTaskPriorityInherit+0xc4>)
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014cde:	68bb      	ldr	r3, [r7, #8]
 8014ce0:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014ce2:	68bb      	ldr	r3, [r7, #8]
 8014ce4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014ce6:	4b18      	ldr	r3, [pc, #96]	; (8014d48 <xTaskPriorityInherit+0xcc>)
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	429a      	cmp	r2, r3
 8014cec:	d903      	bls.n	8014cf6 <xTaskPriorityInherit+0x7a>
 8014cee:	68bb      	ldr	r3, [r7, #8]
 8014cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014cf2:	4a15      	ldr	r2, [pc, #84]	; (8014d48 <xTaskPriorityInherit+0xcc>)
 8014cf4:	6013      	str	r3, [r2, #0]
 8014cf6:	68bb      	ldr	r3, [r7, #8]
 8014cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014cfa:	4613      	mov	r3, r2
 8014cfc:	009b      	lsls	r3, r3, #2
 8014cfe:	4413      	add	r3, r2
 8014d00:	009b      	lsls	r3, r3, #2
 8014d02:	4a10      	ldr	r2, [pc, #64]	; (8014d44 <xTaskPriorityInherit+0xc8>)
 8014d04:	441a      	add	r2, r3
 8014d06:	68bb      	ldr	r3, [r7, #8]
 8014d08:	3304      	adds	r3, #4
 8014d0a:	4619      	mov	r1, r3
 8014d0c:	4610      	mov	r0, r2
 8014d0e:	f7fd ff42 	bl	8012b96 <vListInsertEnd>
 8014d12:	e004      	b.n	8014d1e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014d14:	4b0a      	ldr	r3, [pc, #40]	; (8014d40 <xTaskPriorityInherit+0xc4>)
 8014d16:	681b      	ldr	r3, [r3, #0]
 8014d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014d1a:	68bb      	ldr	r3, [r7, #8]
 8014d1c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8014d1e:	2301      	movs	r3, #1
 8014d20:	60fb      	str	r3, [r7, #12]
 8014d22:	e008      	b.n	8014d36 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8014d24:	68bb      	ldr	r3, [r7, #8]
 8014d26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014d28:	4b05      	ldr	r3, [pc, #20]	; (8014d40 <xTaskPriorityInherit+0xc4>)
 8014d2a:	681b      	ldr	r3, [r3, #0]
 8014d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014d2e:	429a      	cmp	r2, r3
 8014d30:	d201      	bcs.n	8014d36 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8014d32:	2301      	movs	r3, #1
 8014d34:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014d36:	68fb      	ldr	r3, [r7, #12]
	}
 8014d38:	4618      	mov	r0, r3
 8014d3a:	3710      	adds	r7, #16
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}
 8014d40:	20002178 	.word	0x20002178
 8014d44:	2000217c 	.word	0x2000217c
 8014d48:	20002654 	.word	0x20002654

08014d4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8014d4c:	b580      	push	{r7, lr}
 8014d4e:	b086      	sub	sp, #24
 8014d50:	af00      	add	r7, sp, #0
 8014d52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8014d54:	687b      	ldr	r3, [r7, #4]
 8014d56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8014d58:	2300      	movs	r3, #0
 8014d5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d056      	beq.n	8014e10 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8014d62:	4b2e      	ldr	r3, [pc, #184]	; (8014e1c <xTaskPriorityDisinherit+0xd0>)
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	693a      	ldr	r2, [r7, #16]
 8014d68:	429a      	cmp	r2, r3
 8014d6a:	d00a      	beq.n	8014d82 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8014d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d70:	f383 8811 	msr	BASEPRI, r3
 8014d74:	f3bf 8f6f 	isb	sy
 8014d78:	f3bf 8f4f 	dsb	sy
 8014d7c:	60fb      	str	r3, [r7, #12]
}
 8014d7e:	bf00      	nop
 8014d80:	e7fe      	b.n	8014d80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8014d82:	693b      	ldr	r3, [r7, #16]
 8014d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	d10a      	bne.n	8014da0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8014d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d8e:	f383 8811 	msr	BASEPRI, r3
 8014d92:	f3bf 8f6f 	isb	sy
 8014d96:	f3bf 8f4f 	dsb	sy
 8014d9a:	60bb      	str	r3, [r7, #8]
}
 8014d9c:	bf00      	nop
 8014d9e:	e7fe      	b.n	8014d9e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8014da0:	693b      	ldr	r3, [r7, #16]
 8014da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014da4:	1e5a      	subs	r2, r3, #1
 8014da6:	693b      	ldr	r3, [r7, #16]
 8014da8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014daa:	693b      	ldr	r3, [r7, #16]
 8014dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014dae:	693b      	ldr	r3, [r7, #16]
 8014db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014db2:	429a      	cmp	r2, r3
 8014db4:	d02c      	beq.n	8014e10 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8014db6:	693b      	ldr	r3, [r7, #16]
 8014db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014dba:	2b00      	cmp	r3, #0
 8014dbc:	d128      	bne.n	8014e10 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014dbe:	693b      	ldr	r3, [r7, #16]
 8014dc0:	3304      	adds	r3, #4
 8014dc2:	4618      	mov	r0, r3
 8014dc4:	f7fd ff44 	bl	8012c50 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014dc8:	693b      	ldr	r3, [r7, #16]
 8014dca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8014dcc:	693b      	ldr	r3, [r7, #16]
 8014dce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014dd0:	693b      	ldr	r3, [r7, #16]
 8014dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014dd4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014dd8:	693b      	ldr	r3, [r7, #16]
 8014dda:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014ddc:	693b      	ldr	r3, [r7, #16]
 8014dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014de0:	4b0f      	ldr	r3, [pc, #60]	; (8014e20 <xTaskPriorityDisinherit+0xd4>)
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	429a      	cmp	r2, r3
 8014de6:	d903      	bls.n	8014df0 <xTaskPriorityDisinherit+0xa4>
 8014de8:	693b      	ldr	r3, [r7, #16]
 8014dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014dec:	4a0c      	ldr	r2, [pc, #48]	; (8014e20 <xTaskPriorityDisinherit+0xd4>)
 8014dee:	6013      	str	r3, [r2, #0]
 8014df0:	693b      	ldr	r3, [r7, #16]
 8014df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014df4:	4613      	mov	r3, r2
 8014df6:	009b      	lsls	r3, r3, #2
 8014df8:	4413      	add	r3, r2
 8014dfa:	009b      	lsls	r3, r3, #2
 8014dfc:	4a09      	ldr	r2, [pc, #36]	; (8014e24 <xTaskPriorityDisinherit+0xd8>)
 8014dfe:	441a      	add	r2, r3
 8014e00:	693b      	ldr	r3, [r7, #16]
 8014e02:	3304      	adds	r3, #4
 8014e04:	4619      	mov	r1, r3
 8014e06:	4610      	mov	r0, r2
 8014e08:	f7fd fec5 	bl	8012b96 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014e0c:	2301      	movs	r3, #1
 8014e0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014e10:	697b      	ldr	r3, [r7, #20]
	}
 8014e12:	4618      	mov	r0, r3
 8014e14:	3718      	adds	r7, #24
 8014e16:	46bd      	mov	sp, r7
 8014e18:	bd80      	pop	{r7, pc}
 8014e1a:	bf00      	nop
 8014e1c:	20002178 	.word	0x20002178
 8014e20:	20002654 	.word	0x20002654
 8014e24:	2000217c 	.word	0x2000217c

08014e28 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8014e28:	b580      	push	{r7, lr}
 8014e2a:	b088      	sub	sp, #32
 8014e2c:	af00      	add	r7, sp, #0
 8014e2e:	6078      	str	r0, [r7, #4]
 8014e30:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8014e36:	2301      	movs	r3, #1
 8014e38:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8014e3a:	687b      	ldr	r3, [r7, #4]
 8014e3c:	2b00      	cmp	r3, #0
 8014e3e:	d06a      	beq.n	8014f16 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8014e40:	69bb      	ldr	r3, [r7, #24]
 8014e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d10a      	bne.n	8014e5e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8014e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e4c:	f383 8811 	msr	BASEPRI, r3
 8014e50:	f3bf 8f6f 	isb	sy
 8014e54:	f3bf 8f4f 	dsb	sy
 8014e58:	60fb      	str	r3, [r7, #12]
}
 8014e5a:	bf00      	nop
 8014e5c:	e7fe      	b.n	8014e5c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8014e5e:	69bb      	ldr	r3, [r7, #24]
 8014e60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014e62:	683a      	ldr	r2, [r7, #0]
 8014e64:	429a      	cmp	r2, r3
 8014e66:	d902      	bls.n	8014e6e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8014e68:	683b      	ldr	r3, [r7, #0]
 8014e6a:	61fb      	str	r3, [r7, #28]
 8014e6c:	e002      	b.n	8014e74 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8014e6e:	69bb      	ldr	r3, [r7, #24]
 8014e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014e72:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8014e74:	69bb      	ldr	r3, [r7, #24]
 8014e76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014e78:	69fa      	ldr	r2, [r7, #28]
 8014e7a:	429a      	cmp	r2, r3
 8014e7c:	d04b      	beq.n	8014f16 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8014e7e:	69bb      	ldr	r3, [r7, #24]
 8014e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014e82:	697a      	ldr	r2, [r7, #20]
 8014e84:	429a      	cmp	r2, r3
 8014e86:	d146      	bne.n	8014f16 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8014e88:	4b25      	ldr	r3, [pc, #148]	; (8014f20 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8014e8a:	681b      	ldr	r3, [r3, #0]
 8014e8c:	69ba      	ldr	r2, [r7, #24]
 8014e8e:	429a      	cmp	r2, r3
 8014e90:	d10a      	bne.n	8014ea8 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8014e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014e96:	f383 8811 	msr	BASEPRI, r3
 8014e9a:	f3bf 8f6f 	isb	sy
 8014e9e:	f3bf 8f4f 	dsb	sy
 8014ea2:	60bb      	str	r3, [r7, #8]
}
 8014ea4:	bf00      	nop
 8014ea6:	e7fe      	b.n	8014ea6 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8014ea8:	69bb      	ldr	r3, [r7, #24]
 8014eaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014eac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8014eae:	69bb      	ldr	r3, [r7, #24]
 8014eb0:	69fa      	ldr	r2, [r7, #28]
 8014eb2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014eb4:	69bb      	ldr	r3, [r7, #24]
 8014eb6:	699b      	ldr	r3, [r3, #24]
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	db04      	blt.n	8014ec6 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014ebc:	69fb      	ldr	r3, [r7, #28]
 8014ebe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014ec2:	69bb      	ldr	r3, [r7, #24]
 8014ec4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8014ec6:	69bb      	ldr	r3, [r7, #24]
 8014ec8:	6959      	ldr	r1, [r3, #20]
 8014eca:	693a      	ldr	r2, [r7, #16]
 8014ecc:	4613      	mov	r3, r2
 8014ece:	009b      	lsls	r3, r3, #2
 8014ed0:	4413      	add	r3, r2
 8014ed2:	009b      	lsls	r3, r3, #2
 8014ed4:	4a13      	ldr	r2, [pc, #76]	; (8014f24 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8014ed6:	4413      	add	r3, r2
 8014ed8:	4299      	cmp	r1, r3
 8014eda:	d11c      	bne.n	8014f16 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014edc:	69bb      	ldr	r3, [r7, #24]
 8014ede:	3304      	adds	r3, #4
 8014ee0:	4618      	mov	r0, r3
 8014ee2:	f7fd feb5 	bl	8012c50 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8014ee6:	69bb      	ldr	r3, [r7, #24]
 8014ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014eea:	4b0f      	ldr	r3, [pc, #60]	; (8014f28 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014eec:	681b      	ldr	r3, [r3, #0]
 8014eee:	429a      	cmp	r2, r3
 8014ef0:	d903      	bls.n	8014efa <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8014ef2:	69bb      	ldr	r3, [r7, #24]
 8014ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014ef6:	4a0c      	ldr	r2, [pc, #48]	; (8014f28 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8014ef8:	6013      	str	r3, [r2, #0]
 8014efa:	69bb      	ldr	r3, [r7, #24]
 8014efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014efe:	4613      	mov	r3, r2
 8014f00:	009b      	lsls	r3, r3, #2
 8014f02:	4413      	add	r3, r2
 8014f04:	009b      	lsls	r3, r3, #2
 8014f06:	4a07      	ldr	r2, [pc, #28]	; (8014f24 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8014f08:	441a      	add	r2, r3
 8014f0a:	69bb      	ldr	r3, [r7, #24]
 8014f0c:	3304      	adds	r3, #4
 8014f0e:	4619      	mov	r1, r3
 8014f10:	4610      	mov	r0, r2
 8014f12:	f7fd fe40 	bl	8012b96 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014f16:	bf00      	nop
 8014f18:	3720      	adds	r7, #32
 8014f1a:	46bd      	mov	sp, r7
 8014f1c:	bd80      	pop	{r7, pc}
 8014f1e:	bf00      	nop
 8014f20:	20002178 	.word	0x20002178
 8014f24:	2000217c 	.word	0x2000217c
 8014f28:	20002654 	.word	0x20002654

08014f2c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8014f2c:	b480      	push	{r7}
 8014f2e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8014f30:	4b07      	ldr	r3, [pc, #28]	; (8014f50 <pvTaskIncrementMutexHeldCount+0x24>)
 8014f32:	681b      	ldr	r3, [r3, #0]
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d004      	beq.n	8014f42 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8014f38:	4b05      	ldr	r3, [pc, #20]	; (8014f50 <pvTaskIncrementMutexHeldCount+0x24>)
 8014f3a:	681b      	ldr	r3, [r3, #0]
 8014f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014f3e:	3201      	adds	r2, #1
 8014f40:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8014f42:	4b03      	ldr	r3, [pc, #12]	; (8014f50 <pvTaskIncrementMutexHeldCount+0x24>)
 8014f44:	681b      	ldr	r3, [r3, #0]
	}
 8014f46:	4618      	mov	r0, r3
 8014f48:	46bd      	mov	sp, r7
 8014f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f4e:	4770      	bx	lr
 8014f50:	20002178 	.word	0x20002178

08014f54 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014f54:	b580      	push	{r7, lr}
 8014f56:	b084      	sub	sp, #16
 8014f58:	af00      	add	r7, sp, #0
 8014f5a:	6078      	str	r0, [r7, #4]
 8014f5c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8014f5e:	4b21      	ldr	r3, [pc, #132]	; (8014fe4 <prvAddCurrentTaskToDelayedList+0x90>)
 8014f60:	681b      	ldr	r3, [r3, #0]
 8014f62:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014f64:	4b20      	ldr	r3, [pc, #128]	; (8014fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8014f66:	681b      	ldr	r3, [r3, #0]
 8014f68:	3304      	adds	r3, #4
 8014f6a:	4618      	mov	r0, r3
 8014f6c:	f7fd fe70 	bl	8012c50 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f76:	d10a      	bne.n	8014f8e <prvAddCurrentTaskToDelayedList+0x3a>
 8014f78:	683b      	ldr	r3, [r7, #0]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d007      	beq.n	8014f8e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014f7e:	4b1a      	ldr	r3, [pc, #104]	; (8014fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8014f80:	681b      	ldr	r3, [r3, #0]
 8014f82:	3304      	adds	r3, #4
 8014f84:	4619      	mov	r1, r3
 8014f86:	4819      	ldr	r0, [pc, #100]	; (8014fec <prvAddCurrentTaskToDelayedList+0x98>)
 8014f88:	f7fd fe05 	bl	8012b96 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8014f8c:	e026      	b.n	8014fdc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8014f8e:	68fa      	ldr	r2, [r7, #12]
 8014f90:	687b      	ldr	r3, [r7, #4]
 8014f92:	4413      	add	r3, r2
 8014f94:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8014f96:	4b14      	ldr	r3, [pc, #80]	; (8014fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8014f98:	681b      	ldr	r3, [r3, #0]
 8014f9a:	68ba      	ldr	r2, [r7, #8]
 8014f9c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8014f9e:	68ba      	ldr	r2, [r7, #8]
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	429a      	cmp	r2, r3
 8014fa4:	d209      	bcs.n	8014fba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014fa6:	4b12      	ldr	r3, [pc, #72]	; (8014ff0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8014fa8:	681a      	ldr	r2, [r3, #0]
 8014faa:	4b0f      	ldr	r3, [pc, #60]	; (8014fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	3304      	adds	r3, #4
 8014fb0:	4619      	mov	r1, r3
 8014fb2:	4610      	mov	r0, r2
 8014fb4:	f7fd fe13 	bl	8012bde <vListInsert>
}
 8014fb8:	e010      	b.n	8014fdc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8014fba:	4b0e      	ldr	r3, [pc, #56]	; (8014ff4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8014fbc:	681a      	ldr	r2, [r3, #0]
 8014fbe:	4b0a      	ldr	r3, [pc, #40]	; (8014fe8 <prvAddCurrentTaskToDelayedList+0x94>)
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	3304      	adds	r3, #4
 8014fc4:	4619      	mov	r1, r3
 8014fc6:	4610      	mov	r0, r2
 8014fc8:	f7fd fe09 	bl	8012bde <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014fcc:	4b0a      	ldr	r3, [pc, #40]	; (8014ff8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014fce:	681b      	ldr	r3, [r3, #0]
 8014fd0:	68ba      	ldr	r2, [r7, #8]
 8014fd2:	429a      	cmp	r2, r3
 8014fd4:	d202      	bcs.n	8014fdc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014fd6:	4a08      	ldr	r2, [pc, #32]	; (8014ff8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014fd8:	68bb      	ldr	r3, [r7, #8]
 8014fda:	6013      	str	r3, [r2, #0]
}
 8014fdc:	bf00      	nop
 8014fde:	3710      	adds	r7, #16
 8014fe0:	46bd      	mov	sp, r7
 8014fe2:	bd80      	pop	{r7, pc}
 8014fe4:	20002650 	.word	0x20002650
 8014fe8:	20002178 	.word	0x20002178
 8014fec:	20002638 	.word	0x20002638
 8014ff0:	20002608 	.word	0x20002608
 8014ff4:	20002604 	.word	0x20002604
 8014ff8:	2000266c 	.word	0x2000266c

08014ffc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014ffc:	b580      	push	{r7, lr}
 8014ffe:	b08a      	sub	sp, #40	; 0x28
 8015000:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015002:	2300      	movs	r3, #0
 8015004:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015006:	f000 fb07 	bl	8015618 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801500a:	4b1c      	ldr	r3, [pc, #112]	; (801507c <xTimerCreateTimerTask+0x80>)
 801500c:	681b      	ldr	r3, [r3, #0]
 801500e:	2b00      	cmp	r3, #0
 8015010:	d021      	beq.n	8015056 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015012:	2300      	movs	r3, #0
 8015014:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015016:	2300      	movs	r3, #0
 8015018:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801501a:	1d3a      	adds	r2, r7, #4
 801501c:	f107 0108 	add.w	r1, r7, #8
 8015020:	f107 030c 	add.w	r3, r7, #12
 8015024:	4618      	mov	r0, r3
 8015026:	f7fd fd6f 	bl	8012b08 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801502a:	6879      	ldr	r1, [r7, #4]
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	68fa      	ldr	r2, [r7, #12]
 8015030:	9202      	str	r2, [sp, #8]
 8015032:	9301      	str	r3, [sp, #4]
 8015034:	2302      	movs	r3, #2
 8015036:	9300      	str	r3, [sp, #0]
 8015038:	2300      	movs	r3, #0
 801503a:	460a      	mov	r2, r1
 801503c:	4910      	ldr	r1, [pc, #64]	; (8015080 <xTimerCreateTimerTask+0x84>)
 801503e:	4811      	ldr	r0, [pc, #68]	; (8015084 <xTimerCreateTimerTask+0x88>)
 8015040:	f7fe fe3e 	bl	8013cc0 <xTaskCreateStatic>
 8015044:	4603      	mov	r3, r0
 8015046:	4a10      	ldr	r2, [pc, #64]	; (8015088 <xTimerCreateTimerTask+0x8c>)
 8015048:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801504a:	4b0f      	ldr	r3, [pc, #60]	; (8015088 <xTimerCreateTimerTask+0x8c>)
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	2b00      	cmp	r3, #0
 8015050:	d001      	beq.n	8015056 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8015052:	2301      	movs	r3, #1
 8015054:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015056:	697b      	ldr	r3, [r7, #20]
 8015058:	2b00      	cmp	r3, #0
 801505a:	d10a      	bne.n	8015072 <xTimerCreateTimerTask+0x76>
	__asm volatile
 801505c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015060:	f383 8811 	msr	BASEPRI, r3
 8015064:	f3bf 8f6f 	isb	sy
 8015068:	f3bf 8f4f 	dsb	sy
 801506c:	613b      	str	r3, [r7, #16]
}
 801506e:	bf00      	nop
 8015070:	e7fe      	b.n	8015070 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8015072:	697b      	ldr	r3, [r7, #20]
}
 8015074:	4618      	mov	r0, r3
 8015076:	3718      	adds	r7, #24
 8015078:	46bd      	mov	sp, r7
 801507a:	bd80      	pop	{r7, pc}
 801507c:	200026a8 	.word	0x200026a8
 8015080:	0801d470 	.word	0x0801d470
 8015084:	080151c1 	.word	0x080151c1
 8015088:	200026ac 	.word	0x200026ac

0801508c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801508c:	b580      	push	{r7, lr}
 801508e:	b08a      	sub	sp, #40	; 0x28
 8015090:	af00      	add	r7, sp, #0
 8015092:	60f8      	str	r0, [r7, #12]
 8015094:	60b9      	str	r1, [r7, #8]
 8015096:	607a      	str	r2, [r7, #4]
 8015098:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801509a:	2300      	movs	r3, #0
 801509c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	2b00      	cmp	r3, #0
 80150a2:	d10a      	bne.n	80150ba <xTimerGenericCommand+0x2e>
	__asm volatile
 80150a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80150a8:	f383 8811 	msr	BASEPRI, r3
 80150ac:	f3bf 8f6f 	isb	sy
 80150b0:	f3bf 8f4f 	dsb	sy
 80150b4:	623b      	str	r3, [r7, #32]
}
 80150b6:	bf00      	nop
 80150b8:	e7fe      	b.n	80150b8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80150ba:	4b1a      	ldr	r3, [pc, #104]	; (8015124 <xTimerGenericCommand+0x98>)
 80150bc:	681b      	ldr	r3, [r3, #0]
 80150be:	2b00      	cmp	r3, #0
 80150c0:	d02a      	beq.n	8015118 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80150c2:	68bb      	ldr	r3, [r7, #8]
 80150c4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80150ca:	68fb      	ldr	r3, [r7, #12]
 80150cc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80150ce:	68bb      	ldr	r3, [r7, #8]
 80150d0:	2b05      	cmp	r3, #5
 80150d2:	dc18      	bgt.n	8015106 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80150d4:	f7ff fdb4 	bl	8014c40 <xTaskGetSchedulerState>
 80150d8:	4603      	mov	r3, r0
 80150da:	2b02      	cmp	r3, #2
 80150dc:	d109      	bne.n	80150f2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80150de:	4b11      	ldr	r3, [pc, #68]	; (8015124 <xTimerGenericCommand+0x98>)
 80150e0:	6818      	ldr	r0, [r3, #0]
 80150e2:	f107 0110 	add.w	r1, r7, #16
 80150e6:	2300      	movs	r3, #0
 80150e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80150ea:	f7fd ff83 	bl	8012ff4 <xQueueGenericSend>
 80150ee:	6278      	str	r0, [r7, #36]	; 0x24
 80150f0:	e012      	b.n	8015118 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80150f2:	4b0c      	ldr	r3, [pc, #48]	; (8015124 <xTimerGenericCommand+0x98>)
 80150f4:	6818      	ldr	r0, [r3, #0]
 80150f6:	f107 0110 	add.w	r1, r7, #16
 80150fa:	2300      	movs	r3, #0
 80150fc:	2200      	movs	r2, #0
 80150fe:	f7fd ff79 	bl	8012ff4 <xQueueGenericSend>
 8015102:	6278      	str	r0, [r7, #36]	; 0x24
 8015104:	e008      	b.n	8015118 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015106:	4b07      	ldr	r3, [pc, #28]	; (8015124 <xTimerGenericCommand+0x98>)
 8015108:	6818      	ldr	r0, [r3, #0]
 801510a:	f107 0110 	add.w	r1, r7, #16
 801510e:	2300      	movs	r3, #0
 8015110:	683a      	ldr	r2, [r7, #0]
 8015112:	f7fe f86d 	bl	80131f0 <xQueueGenericSendFromISR>
 8015116:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801511a:	4618      	mov	r0, r3
 801511c:	3728      	adds	r7, #40	; 0x28
 801511e:	46bd      	mov	sp, r7
 8015120:	bd80      	pop	{r7, pc}
 8015122:	bf00      	nop
 8015124:	200026a8 	.word	0x200026a8

08015128 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015128:	b580      	push	{r7, lr}
 801512a:	b088      	sub	sp, #32
 801512c:	af02      	add	r7, sp, #8
 801512e:	6078      	str	r0, [r7, #4]
 8015130:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015132:	4b22      	ldr	r3, [pc, #136]	; (80151bc <prvProcessExpiredTimer+0x94>)
 8015134:	681b      	ldr	r3, [r3, #0]
 8015136:	68db      	ldr	r3, [r3, #12]
 8015138:	68db      	ldr	r3, [r3, #12]
 801513a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801513c:	697b      	ldr	r3, [r7, #20]
 801513e:	3304      	adds	r3, #4
 8015140:	4618      	mov	r0, r3
 8015142:	f7fd fd85 	bl	8012c50 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015146:	697b      	ldr	r3, [r7, #20]
 8015148:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801514c:	f003 0304 	and.w	r3, r3, #4
 8015150:	2b00      	cmp	r3, #0
 8015152:	d022      	beq.n	801519a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015154:	697b      	ldr	r3, [r7, #20]
 8015156:	699a      	ldr	r2, [r3, #24]
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	18d1      	adds	r1, r2, r3
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	683a      	ldr	r2, [r7, #0]
 8015160:	6978      	ldr	r0, [r7, #20]
 8015162:	f000 f8d1 	bl	8015308 <prvInsertTimerInActiveList>
 8015166:	4603      	mov	r3, r0
 8015168:	2b00      	cmp	r3, #0
 801516a:	d01f      	beq.n	80151ac <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801516c:	2300      	movs	r3, #0
 801516e:	9300      	str	r3, [sp, #0]
 8015170:	2300      	movs	r3, #0
 8015172:	687a      	ldr	r2, [r7, #4]
 8015174:	2100      	movs	r1, #0
 8015176:	6978      	ldr	r0, [r7, #20]
 8015178:	f7ff ff88 	bl	801508c <xTimerGenericCommand>
 801517c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801517e:	693b      	ldr	r3, [r7, #16]
 8015180:	2b00      	cmp	r3, #0
 8015182:	d113      	bne.n	80151ac <prvProcessExpiredTimer+0x84>
	__asm volatile
 8015184:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015188:	f383 8811 	msr	BASEPRI, r3
 801518c:	f3bf 8f6f 	isb	sy
 8015190:	f3bf 8f4f 	dsb	sy
 8015194:	60fb      	str	r3, [r7, #12]
}
 8015196:	bf00      	nop
 8015198:	e7fe      	b.n	8015198 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801519a:	697b      	ldr	r3, [r7, #20]
 801519c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80151a0:	f023 0301 	bic.w	r3, r3, #1
 80151a4:	b2da      	uxtb	r2, r3
 80151a6:	697b      	ldr	r3, [r7, #20]
 80151a8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80151ac:	697b      	ldr	r3, [r7, #20]
 80151ae:	6a1b      	ldr	r3, [r3, #32]
 80151b0:	6978      	ldr	r0, [r7, #20]
 80151b2:	4798      	blx	r3
}
 80151b4:	bf00      	nop
 80151b6:	3718      	adds	r7, #24
 80151b8:	46bd      	mov	sp, r7
 80151ba:	bd80      	pop	{r7, pc}
 80151bc:	200026a0 	.word	0x200026a0

080151c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80151c0:	b580      	push	{r7, lr}
 80151c2:	b084      	sub	sp, #16
 80151c4:	af00      	add	r7, sp, #0
 80151c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80151c8:	f107 0308 	add.w	r3, r7, #8
 80151cc:	4618      	mov	r0, r3
 80151ce:	f000 f857 	bl	8015280 <prvGetNextExpireTime>
 80151d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80151d4:	68bb      	ldr	r3, [r7, #8]
 80151d6:	4619      	mov	r1, r3
 80151d8:	68f8      	ldr	r0, [r7, #12]
 80151da:	f000 f803 	bl	80151e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80151de:	f000 f8d5 	bl	801538c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80151e2:	e7f1      	b.n	80151c8 <prvTimerTask+0x8>

080151e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80151e4:	b580      	push	{r7, lr}
 80151e6:	b084      	sub	sp, #16
 80151e8:	af00      	add	r7, sp, #0
 80151ea:	6078      	str	r0, [r7, #4]
 80151ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80151ee:	f7ff f92b 	bl	8014448 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80151f2:	f107 0308 	add.w	r3, r7, #8
 80151f6:	4618      	mov	r0, r3
 80151f8:	f000 f866 	bl	80152c8 <prvSampleTimeNow>
 80151fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80151fe:	68bb      	ldr	r3, [r7, #8]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d130      	bne.n	8015266 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015204:	683b      	ldr	r3, [r7, #0]
 8015206:	2b00      	cmp	r3, #0
 8015208:	d10a      	bne.n	8015220 <prvProcessTimerOrBlockTask+0x3c>
 801520a:	687a      	ldr	r2, [r7, #4]
 801520c:	68fb      	ldr	r3, [r7, #12]
 801520e:	429a      	cmp	r2, r3
 8015210:	d806      	bhi.n	8015220 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015212:	f7ff f927 	bl	8014464 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8015216:	68f9      	ldr	r1, [r7, #12]
 8015218:	6878      	ldr	r0, [r7, #4]
 801521a:	f7ff ff85 	bl	8015128 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 801521e:	e024      	b.n	801526a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015220:	683b      	ldr	r3, [r7, #0]
 8015222:	2b00      	cmp	r3, #0
 8015224:	d008      	beq.n	8015238 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8015226:	4b13      	ldr	r3, [pc, #76]	; (8015274 <prvProcessTimerOrBlockTask+0x90>)
 8015228:	681b      	ldr	r3, [r3, #0]
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	2b00      	cmp	r3, #0
 801522e:	d101      	bne.n	8015234 <prvProcessTimerOrBlockTask+0x50>
 8015230:	2301      	movs	r3, #1
 8015232:	e000      	b.n	8015236 <prvProcessTimerOrBlockTask+0x52>
 8015234:	2300      	movs	r3, #0
 8015236:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8015238:	4b0f      	ldr	r3, [pc, #60]	; (8015278 <prvProcessTimerOrBlockTask+0x94>)
 801523a:	6818      	ldr	r0, [r3, #0]
 801523c:	687a      	ldr	r2, [r7, #4]
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	1ad3      	subs	r3, r2, r3
 8015242:	683a      	ldr	r2, [r7, #0]
 8015244:	4619      	mov	r1, r3
 8015246:	f7fe fd07 	bl	8013c58 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801524a:	f7ff f90b 	bl	8014464 <xTaskResumeAll>
 801524e:	4603      	mov	r3, r0
 8015250:	2b00      	cmp	r3, #0
 8015252:	d10a      	bne.n	801526a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015254:	4b09      	ldr	r3, [pc, #36]	; (801527c <prvProcessTimerOrBlockTask+0x98>)
 8015256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801525a:	601a      	str	r2, [r3, #0]
 801525c:	f3bf 8f4f 	dsb	sy
 8015260:	f3bf 8f6f 	isb	sy
}
 8015264:	e001      	b.n	801526a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8015266:	f7ff f8fd 	bl	8014464 <xTaskResumeAll>
}
 801526a:	bf00      	nop
 801526c:	3710      	adds	r7, #16
 801526e:	46bd      	mov	sp, r7
 8015270:	bd80      	pop	{r7, pc}
 8015272:	bf00      	nop
 8015274:	200026a4 	.word	0x200026a4
 8015278:	200026a8 	.word	0x200026a8
 801527c:	e000ed04 	.word	0xe000ed04

08015280 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015280:	b480      	push	{r7}
 8015282:	b085      	sub	sp, #20
 8015284:	af00      	add	r7, sp, #0
 8015286:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015288:	4b0e      	ldr	r3, [pc, #56]	; (80152c4 <prvGetNextExpireTime+0x44>)
 801528a:	681b      	ldr	r3, [r3, #0]
 801528c:	681b      	ldr	r3, [r3, #0]
 801528e:	2b00      	cmp	r3, #0
 8015290:	d101      	bne.n	8015296 <prvGetNextExpireTime+0x16>
 8015292:	2201      	movs	r2, #1
 8015294:	e000      	b.n	8015298 <prvGetNextExpireTime+0x18>
 8015296:	2200      	movs	r2, #0
 8015298:	687b      	ldr	r3, [r7, #4]
 801529a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	681b      	ldr	r3, [r3, #0]
 80152a0:	2b00      	cmp	r3, #0
 80152a2:	d105      	bne.n	80152b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80152a4:	4b07      	ldr	r3, [pc, #28]	; (80152c4 <prvGetNextExpireTime+0x44>)
 80152a6:	681b      	ldr	r3, [r3, #0]
 80152a8:	68db      	ldr	r3, [r3, #12]
 80152aa:	681b      	ldr	r3, [r3, #0]
 80152ac:	60fb      	str	r3, [r7, #12]
 80152ae:	e001      	b.n	80152b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80152b0:	2300      	movs	r3, #0
 80152b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80152b4:	68fb      	ldr	r3, [r7, #12]
}
 80152b6:	4618      	mov	r0, r3
 80152b8:	3714      	adds	r7, #20
 80152ba:	46bd      	mov	sp, r7
 80152bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152c0:	4770      	bx	lr
 80152c2:	bf00      	nop
 80152c4:	200026a0 	.word	0x200026a0

080152c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80152c8:	b580      	push	{r7, lr}
 80152ca:	b084      	sub	sp, #16
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80152d0:	f7ff f966 	bl	80145a0 <xTaskGetTickCount>
 80152d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80152d6:	4b0b      	ldr	r3, [pc, #44]	; (8015304 <prvSampleTimeNow+0x3c>)
 80152d8:	681b      	ldr	r3, [r3, #0]
 80152da:	68fa      	ldr	r2, [r7, #12]
 80152dc:	429a      	cmp	r2, r3
 80152de:	d205      	bcs.n	80152ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80152e0:	f000 f936 	bl	8015550 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80152e4:	687b      	ldr	r3, [r7, #4]
 80152e6:	2201      	movs	r2, #1
 80152e8:	601a      	str	r2, [r3, #0]
 80152ea:	e002      	b.n	80152f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80152ec:	687b      	ldr	r3, [r7, #4]
 80152ee:	2200      	movs	r2, #0
 80152f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80152f2:	4a04      	ldr	r2, [pc, #16]	; (8015304 <prvSampleTimeNow+0x3c>)
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80152f8:	68fb      	ldr	r3, [r7, #12]
}
 80152fa:	4618      	mov	r0, r3
 80152fc:	3710      	adds	r7, #16
 80152fe:	46bd      	mov	sp, r7
 8015300:	bd80      	pop	{r7, pc}
 8015302:	bf00      	nop
 8015304:	200026b0 	.word	0x200026b0

08015308 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015308:	b580      	push	{r7, lr}
 801530a:	b086      	sub	sp, #24
 801530c:	af00      	add	r7, sp, #0
 801530e:	60f8      	str	r0, [r7, #12]
 8015310:	60b9      	str	r1, [r7, #8]
 8015312:	607a      	str	r2, [r7, #4]
 8015314:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015316:	2300      	movs	r3, #0
 8015318:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801531a:	68fb      	ldr	r3, [r7, #12]
 801531c:	68ba      	ldr	r2, [r7, #8]
 801531e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015320:	68fb      	ldr	r3, [r7, #12]
 8015322:	68fa      	ldr	r2, [r7, #12]
 8015324:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8015326:	68ba      	ldr	r2, [r7, #8]
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	429a      	cmp	r2, r3
 801532c:	d812      	bhi.n	8015354 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801532e:	687a      	ldr	r2, [r7, #4]
 8015330:	683b      	ldr	r3, [r7, #0]
 8015332:	1ad2      	subs	r2, r2, r3
 8015334:	68fb      	ldr	r3, [r7, #12]
 8015336:	699b      	ldr	r3, [r3, #24]
 8015338:	429a      	cmp	r2, r3
 801533a:	d302      	bcc.n	8015342 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 801533c:	2301      	movs	r3, #1
 801533e:	617b      	str	r3, [r7, #20]
 8015340:	e01b      	b.n	801537a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015342:	4b10      	ldr	r3, [pc, #64]	; (8015384 <prvInsertTimerInActiveList+0x7c>)
 8015344:	681a      	ldr	r2, [r3, #0]
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	3304      	adds	r3, #4
 801534a:	4619      	mov	r1, r3
 801534c:	4610      	mov	r0, r2
 801534e:	f7fd fc46 	bl	8012bde <vListInsert>
 8015352:	e012      	b.n	801537a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015354:	687a      	ldr	r2, [r7, #4]
 8015356:	683b      	ldr	r3, [r7, #0]
 8015358:	429a      	cmp	r2, r3
 801535a:	d206      	bcs.n	801536a <prvInsertTimerInActiveList+0x62>
 801535c:	68ba      	ldr	r2, [r7, #8]
 801535e:	683b      	ldr	r3, [r7, #0]
 8015360:	429a      	cmp	r2, r3
 8015362:	d302      	bcc.n	801536a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015364:	2301      	movs	r3, #1
 8015366:	617b      	str	r3, [r7, #20]
 8015368:	e007      	b.n	801537a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801536a:	4b07      	ldr	r3, [pc, #28]	; (8015388 <prvInsertTimerInActiveList+0x80>)
 801536c:	681a      	ldr	r2, [r3, #0]
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	3304      	adds	r3, #4
 8015372:	4619      	mov	r1, r3
 8015374:	4610      	mov	r0, r2
 8015376:	f7fd fc32 	bl	8012bde <vListInsert>
		}
	}

	return xProcessTimerNow;
 801537a:	697b      	ldr	r3, [r7, #20]
}
 801537c:	4618      	mov	r0, r3
 801537e:	3718      	adds	r7, #24
 8015380:	46bd      	mov	sp, r7
 8015382:	bd80      	pop	{r7, pc}
 8015384:	200026a4 	.word	0x200026a4
 8015388:	200026a0 	.word	0x200026a0

0801538c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 801538c:	b580      	push	{r7, lr}
 801538e:	b08e      	sub	sp, #56	; 0x38
 8015390:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015392:	e0ca      	b.n	801552a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	2b00      	cmp	r3, #0
 8015398:	da18      	bge.n	80153cc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801539a:	1d3b      	adds	r3, r7, #4
 801539c:	3304      	adds	r3, #4
 801539e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80153a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153a2:	2b00      	cmp	r3, #0
 80153a4:	d10a      	bne.n	80153bc <prvProcessReceivedCommands+0x30>
	__asm volatile
 80153a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153aa:	f383 8811 	msr	BASEPRI, r3
 80153ae:	f3bf 8f6f 	isb	sy
 80153b2:	f3bf 8f4f 	dsb	sy
 80153b6:	61fb      	str	r3, [r7, #28]
}
 80153b8:	bf00      	nop
 80153ba:	e7fe      	b.n	80153ba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80153bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80153c2:	6850      	ldr	r0, [r2, #4]
 80153c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80153c6:	6892      	ldr	r2, [r2, #8]
 80153c8:	4611      	mov	r1, r2
 80153ca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80153cc:	687b      	ldr	r3, [r7, #4]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	f2c0 80aa 	blt.w	8015528 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80153d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153da:	695b      	ldr	r3, [r3, #20]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d004      	beq.n	80153ea <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80153e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153e2:	3304      	adds	r3, #4
 80153e4:	4618      	mov	r0, r3
 80153e6:	f7fd fc33 	bl	8012c50 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80153ea:	463b      	mov	r3, r7
 80153ec:	4618      	mov	r0, r3
 80153ee:	f7ff ff6b 	bl	80152c8 <prvSampleTimeNow>
 80153f2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	2b09      	cmp	r3, #9
 80153f8:	f200 8097 	bhi.w	801552a <prvProcessReceivedCommands+0x19e>
 80153fc:	a201      	add	r2, pc, #4	; (adr r2, 8015404 <prvProcessReceivedCommands+0x78>)
 80153fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015402:	bf00      	nop
 8015404:	0801542d 	.word	0x0801542d
 8015408:	0801542d 	.word	0x0801542d
 801540c:	0801542d 	.word	0x0801542d
 8015410:	080154a1 	.word	0x080154a1
 8015414:	080154b5 	.word	0x080154b5
 8015418:	080154ff 	.word	0x080154ff
 801541c:	0801542d 	.word	0x0801542d
 8015420:	0801542d 	.word	0x0801542d
 8015424:	080154a1 	.word	0x080154a1
 8015428:	080154b5 	.word	0x080154b5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801542c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801542e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015432:	f043 0301 	orr.w	r3, r3, #1
 8015436:	b2da      	uxtb	r2, r3
 8015438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801543a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801543e:	68ba      	ldr	r2, [r7, #8]
 8015440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015442:	699b      	ldr	r3, [r3, #24]
 8015444:	18d1      	adds	r1, r2, r3
 8015446:	68bb      	ldr	r3, [r7, #8]
 8015448:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801544a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801544c:	f7ff ff5c 	bl	8015308 <prvInsertTimerInActiveList>
 8015450:	4603      	mov	r3, r0
 8015452:	2b00      	cmp	r3, #0
 8015454:	d069      	beq.n	801552a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015458:	6a1b      	ldr	r3, [r3, #32]
 801545a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801545c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801545e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015460:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015464:	f003 0304 	and.w	r3, r3, #4
 8015468:	2b00      	cmp	r3, #0
 801546a:	d05e      	beq.n	801552a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 801546c:	68ba      	ldr	r2, [r7, #8]
 801546e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015470:	699b      	ldr	r3, [r3, #24]
 8015472:	441a      	add	r2, r3
 8015474:	2300      	movs	r3, #0
 8015476:	9300      	str	r3, [sp, #0]
 8015478:	2300      	movs	r3, #0
 801547a:	2100      	movs	r1, #0
 801547c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801547e:	f7ff fe05 	bl	801508c <xTimerGenericCommand>
 8015482:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015484:	6a3b      	ldr	r3, [r7, #32]
 8015486:	2b00      	cmp	r3, #0
 8015488:	d14f      	bne.n	801552a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 801548a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801548e:	f383 8811 	msr	BASEPRI, r3
 8015492:	f3bf 8f6f 	isb	sy
 8015496:	f3bf 8f4f 	dsb	sy
 801549a:	61bb      	str	r3, [r7, #24]
}
 801549c:	bf00      	nop
 801549e:	e7fe      	b.n	801549e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80154a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154a2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80154a6:	f023 0301 	bic.w	r3, r3, #1
 80154aa:	b2da      	uxtb	r2, r3
 80154ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154ae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80154b2:	e03a      	b.n	801552a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80154b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80154ba:	f043 0301 	orr.w	r3, r3, #1
 80154be:	b2da      	uxtb	r2, r3
 80154c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80154c6:	68ba      	ldr	r2, [r7, #8]
 80154c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154ca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80154cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154ce:	699b      	ldr	r3, [r3, #24]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d10a      	bne.n	80154ea <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80154d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80154d8:	f383 8811 	msr	BASEPRI, r3
 80154dc:	f3bf 8f6f 	isb	sy
 80154e0:	f3bf 8f4f 	dsb	sy
 80154e4:	617b      	str	r3, [r7, #20]
}
 80154e6:	bf00      	nop
 80154e8:	e7fe      	b.n	80154e8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80154ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80154ec:	699a      	ldr	r2, [r3, #24]
 80154ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154f0:	18d1      	adds	r1, r2, r3
 80154f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80154f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80154f8:	f7ff ff06 	bl	8015308 <prvInsertTimerInActiveList>
					break;
 80154fc:	e015      	b.n	801552a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80154fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015500:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015504:	f003 0302 	and.w	r3, r3, #2
 8015508:	2b00      	cmp	r3, #0
 801550a:	d103      	bne.n	8015514 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 801550c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801550e:	f000 fbdf 	bl	8015cd0 <vPortFree>
 8015512:	e00a      	b.n	801552a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015516:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801551a:	f023 0301 	bic.w	r3, r3, #1
 801551e:	b2da      	uxtb	r2, r3
 8015520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015522:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8015526:	e000      	b.n	801552a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8015528:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801552a:	4b08      	ldr	r3, [pc, #32]	; (801554c <prvProcessReceivedCommands+0x1c0>)
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	1d39      	adds	r1, r7, #4
 8015530:	2200      	movs	r2, #0
 8015532:	4618      	mov	r0, r3
 8015534:	f7fd ff84 	bl	8013440 <xQueueReceive>
 8015538:	4603      	mov	r3, r0
 801553a:	2b00      	cmp	r3, #0
 801553c:	f47f af2a 	bne.w	8015394 <prvProcessReceivedCommands+0x8>
	}
}
 8015540:	bf00      	nop
 8015542:	bf00      	nop
 8015544:	3730      	adds	r7, #48	; 0x30
 8015546:	46bd      	mov	sp, r7
 8015548:	bd80      	pop	{r7, pc}
 801554a:	bf00      	nop
 801554c:	200026a8 	.word	0x200026a8

08015550 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015550:	b580      	push	{r7, lr}
 8015552:	b088      	sub	sp, #32
 8015554:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015556:	e048      	b.n	80155ea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015558:	4b2d      	ldr	r3, [pc, #180]	; (8015610 <prvSwitchTimerLists+0xc0>)
 801555a:	681b      	ldr	r3, [r3, #0]
 801555c:	68db      	ldr	r3, [r3, #12]
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015562:	4b2b      	ldr	r3, [pc, #172]	; (8015610 <prvSwitchTimerLists+0xc0>)
 8015564:	681b      	ldr	r3, [r3, #0]
 8015566:	68db      	ldr	r3, [r3, #12]
 8015568:	68db      	ldr	r3, [r3, #12]
 801556a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801556c:	68fb      	ldr	r3, [r7, #12]
 801556e:	3304      	adds	r3, #4
 8015570:	4618      	mov	r0, r3
 8015572:	f7fd fb6d 	bl	8012c50 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	6a1b      	ldr	r3, [r3, #32]
 801557a:	68f8      	ldr	r0, [r7, #12]
 801557c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015584:	f003 0304 	and.w	r3, r3, #4
 8015588:	2b00      	cmp	r3, #0
 801558a:	d02e      	beq.n	80155ea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 801558c:	68fb      	ldr	r3, [r7, #12]
 801558e:	699b      	ldr	r3, [r3, #24]
 8015590:	693a      	ldr	r2, [r7, #16]
 8015592:	4413      	add	r3, r2
 8015594:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8015596:	68ba      	ldr	r2, [r7, #8]
 8015598:	693b      	ldr	r3, [r7, #16]
 801559a:	429a      	cmp	r2, r3
 801559c:	d90e      	bls.n	80155bc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801559e:	68fb      	ldr	r3, [r7, #12]
 80155a0:	68ba      	ldr	r2, [r7, #8]
 80155a2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	68fa      	ldr	r2, [r7, #12]
 80155a8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80155aa:	4b19      	ldr	r3, [pc, #100]	; (8015610 <prvSwitchTimerLists+0xc0>)
 80155ac:	681a      	ldr	r2, [r3, #0]
 80155ae:	68fb      	ldr	r3, [r7, #12]
 80155b0:	3304      	adds	r3, #4
 80155b2:	4619      	mov	r1, r3
 80155b4:	4610      	mov	r0, r2
 80155b6:	f7fd fb12 	bl	8012bde <vListInsert>
 80155ba:	e016      	b.n	80155ea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80155bc:	2300      	movs	r3, #0
 80155be:	9300      	str	r3, [sp, #0]
 80155c0:	2300      	movs	r3, #0
 80155c2:	693a      	ldr	r2, [r7, #16]
 80155c4:	2100      	movs	r1, #0
 80155c6:	68f8      	ldr	r0, [r7, #12]
 80155c8:	f7ff fd60 	bl	801508c <xTimerGenericCommand>
 80155cc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d10a      	bne.n	80155ea <prvSwitchTimerLists+0x9a>
	__asm volatile
 80155d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80155d8:	f383 8811 	msr	BASEPRI, r3
 80155dc:	f3bf 8f6f 	isb	sy
 80155e0:	f3bf 8f4f 	dsb	sy
 80155e4:	603b      	str	r3, [r7, #0]
}
 80155e6:	bf00      	nop
 80155e8:	e7fe      	b.n	80155e8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80155ea:	4b09      	ldr	r3, [pc, #36]	; (8015610 <prvSwitchTimerLists+0xc0>)
 80155ec:	681b      	ldr	r3, [r3, #0]
 80155ee:	681b      	ldr	r3, [r3, #0]
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d1b1      	bne.n	8015558 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80155f4:	4b06      	ldr	r3, [pc, #24]	; (8015610 <prvSwitchTimerLists+0xc0>)
 80155f6:	681b      	ldr	r3, [r3, #0]
 80155f8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80155fa:	4b06      	ldr	r3, [pc, #24]	; (8015614 <prvSwitchTimerLists+0xc4>)
 80155fc:	681b      	ldr	r3, [r3, #0]
 80155fe:	4a04      	ldr	r2, [pc, #16]	; (8015610 <prvSwitchTimerLists+0xc0>)
 8015600:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015602:	4a04      	ldr	r2, [pc, #16]	; (8015614 <prvSwitchTimerLists+0xc4>)
 8015604:	697b      	ldr	r3, [r7, #20]
 8015606:	6013      	str	r3, [r2, #0]
}
 8015608:	bf00      	nop
 801560a:	3718      	adds	r7, #24
 801560c:	46bd      	mov	sp, r7
 801560e:	bd80      	pop	{r7, pc}
 8015610:	200026a0 	.word	0x200026a0
 8015614:	200026a4 	.word	0x200026a4

08015618 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015618:	b580      	push	{r7, lr}
 801561a:	b082      	sub	sp, #8
 801561c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 801561e:	f000 f969 	bl	80158f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8015622:	4b15      	ldr	r3, [pc, #84]	; (8015678 <prvCheckForValidListAndQueue+0x60>)
 8015624:	681b      	ldr	r3, [r3, #0]
 8015626:	2b00      	cmp	r3, #0
 8015628:	d120      	bne.n	801566c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801562a:	4814      	ldr	r0, [pc, #80]	; (801567c <prvCheckForValidListAndQueue+0x64>)
 801562c:	f7fd fa86 	bl	8012b3c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015630:	4813      	ldr	r0, [pc, #76]	; (8015680 <prvCheckForValidListAndQueue+0x68>)
 8015632:	f7fd fa83 	bl	8012b3c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015636:	4b13      	ldr	r3, [pc, #76]	; (8015684 <prvCheckForValidListAndQueue+0x6c>)
 8015638:	4a10      	ldr	r2, [pc, #64]	; (801567c <prvCheckForValidListAndQueue+0x64>)
 801563a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 801563c:	4b12      	ldr	r3, [pc, #72]	; (8015688 <prvCheckForValidListAndQueue+0x70>)
 801563e:	4a10      	ldr	r2, [pc, #64]	; (8015680 <prvCheckForValidListAndQueue+0x68>)
 8015640:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015642:	2300      	movs	r3, #0
 8015644:	9300      	str	r3, [sp, #0]
 8015646:	4b11      	ldr	r3, [pc, #68]	; (801568c <prvCheckForValidListAndQueue+0x74>)
 8015648:	4a11      	ldr	r2, [pc, #68]	; (8015690 <prvCheckForValidListAndQueue+0x78>)
 801564a:	2110      	movs	r1, #16
 801564c:	200a      	movs	r0, #10
 801564e:	f7fd fb91 	bl	8012d74 <xQueueGenericCreateStatic>
 8015652:	4603      	mov	r3, r0
 8015654:	4a08      	ldr	r2, [pc, #32]	; (8015678 <prvCheckForValidListAndQueue+0x60>)
 8015656:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015658:	4b07      	ldr	r3, [pc, #28]	; (8015678 <prvCheckForValidListAndQueue+0x60>)
 801565a:	681b      	ldr	r3, [r3, #0]
 801565c:	2b00      	cmp	r3, #0
 801565e:	d005      	beq.n	801566c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8015660:	4b05      	ldr	r3, [pc, #20]	; (8015678 <prvCheckForValidListAndQueue+0x60>)
 8015662:	681b      	ldr	r3, [r3, #0]
 8015664:	490b      	ldr	r1, [pc, #44]	; (8015694 <prvCheckForValidListAndQueue+0x7c>)
 8015666:	4618      	mov	r0, r3
 8015668:	f7fe faa2 	bl	8013bb0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801566c:	f000 f972 	bl	8015954 <vPortExitCritical>
}
 8015670:	bf00      	nop
 8015672:	46bd      	mov	sp, r7
 8015674:	bd80      	pop	{r7, pc}
 8015676:	bf00      	nop
 8015678:	200026a8 	.word	0x200026a8
 801567c:	20002678 	.word	0x20002678
 8015680:	2000268c 	.word	0x2000268c
 8015684:	200026a0 	.word	0x200026a0
 8015688:	200026a4 	.word	0x200026a4
 801568c:	20002754 	.word	0x20002754
 8015690:	200026b4 	.word	0x200026b4
 8015694:	0801d478 	.word	0x0801d478

08015698 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8015698:	b480      	push	{r7}
 801569a:	b085      	sub	sp, #20
 801569c:	af00      	add	r7, sp, #0
 801569e:	60f8      	str	r0, [r7, #12]
 80156a0:	60b9      	str	r1, [r7, #8]
 80156a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80156a4:	68fb      	ldr	r3, [r7, #12]
 80156a6:	3b04      	subs	r3, #4
 80156a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80156aa:	68fb      	ldr	r3, [r7, #12]
 80156ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80156b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80156b2:	68fb      	ldr	r3, [r7, #12]
 80156b4:	3b04      	subs	r3, #4
 80156b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80156b8:	68bb      	ldr	r3, [r7, #8]
 80156ba:	f023 0201 	bic.w	r2, r3, #1
 80156be:	68fb      	ldr	r3, [r7, #12]
 80156c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80156c2:	68fb      	ldr	r3, [r7, #12]
 80156c4:	3b04      	subs	r3, #4
 80156c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80156c8:	4a0c      	ldr	r2, [pc, #48]	; (80156fc <pxPortInitialiseStack+0x64>)
 80156ca:	68fb      	ldr	r3, [r7, #12]
 80156cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80156ce:	68fb      	ldr	r3, [r7, #12]
 80156d0:	3b14      	subs	r3, #20
 80156d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80156d4:	687a      	ldr	r2, [r7, #4]
 80156d6:	68fb      	ldr	r3, [r7, #12]
 80156d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	3b04      	subs	r3, #4
 80156de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80156e0:	68fb      	ldr	r3, [r7, #12]
 80156e2:	f06f 0202 	mvn.w	r2, #2
 80156e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80156e8:	68fb      	ldr	r3, [r7, #12]
 80156ea:	3b20      	subs	r3, #32
 80156ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80156ee:	68fb      	ldr	r3, [r7, #12]
}
 80156f0:	4618      	mov	r0, r3
 80156f2:	3714      	adds	r7, #20
 80156f4:	46bd      	mov	sp, r7
 80156f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156fa:	4770      	bx	lr
 80156fc:	08015701 	.word	0x08015701

08015700 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015700:	b480      	push	{r7}
 8015702:	b085      	sub	sp, #20
 8015704:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015706:	2300      	movs	r3, #0
 8015708:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801570a:	4b12      	ldr	r3, [pc, #72]	; (8015754 <prvTaskExitError+0x54>)
 801570c:	681b      	ldr	r3, [r3, #0]
 801570e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015712:	d00a      	beq.n	801572a <prvTaskExitError+0x2a>
	__asm volatile
 8015714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015718:	f383 8811 	msr	BASEPRI, r3
 801571c:	f3bf 8f6f 	isb	sy
 8015720:	f3bf 8f4f 	dsb	sy
 8015724:	60fb      	str	r3, [r7, #12]
}
 8015726:	bf00      	nop
 8015728:	e7fe      	b.n	8015728 <prvTaskExitError+0x28>
	__asm volatile
 801572a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801572e:	f383 8811 	msr	BASEPRI, r3
 8015732:	f3bf 8f6f 	isb	sy
 8015736:	f3bf 8f4f 	dsb	sy
 801573a:	60bb      	str	r3, [r7, #8]
}
 801573c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801573e:	bf00      	nop
 8015740:	687b      	ldr	r3, [r7, #4]
 8015742:	2b00      	cmp	r3, #0
 8015744:	d0fc      	beq.n	8015740 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015746:	bf00      	nop
 8015748:	bf00      	nop
 801574a:	3714      	adds	r7, #20
 801574c:	46bd      	mov	sp, r7
 801574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015752:	4770      	bx	lr
 8015754:	200000ec 	.word	0x200000ec
	...

08015760 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015760:	4b07      	ldr	r3, [pc, #28]	; (8015780 <pxCurrentTCBConst2>)
 8015762:	6819      	ldr	r1, [r3, #0]
 8015764:	6808      	ldr	r0, [r1, #0]
 8015766:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801576a:	f380 8809 	msr	PSP, r0
 801576e:	f3bf 8f6f 	isb	sy
 8015772:	f04f 0000 	mov.w	r0, #0
 8015776:	f380 8811 	msr	BASEPRI, r0
 801577a:	4770      	bx	lr
 801577c:	f3af 8000 	nop.w

08015780 <pxCurrentTCBConst2>:
 8015780:	20002178 	.word	0x20002178
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015784:	bf00      	nop
 8015786:	bf00      	nop

08015788 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015788:	4808      	ldr	r0, [pc, #32]	; (80157ac <prvPortStartFirstTask+0x24>)
 801578a:	6800      	ldr	r0, [r0, #0]
 801578c:	6800      	ldr	r0, [r0, #0]
 801578e:	f380 8808 	msr	MSP, r0
 8015792:	f04f 0000 	mov.w	r0, #0
 8015796:	f380 8814 	msr	CONTROL, r0
 801579a:	b662      	cpsie	i
 801579c:	b661      	cpsie	f
 801579e:	f3bf 8f4f 	dsb	sy
 80157a2:	f3bf 8f6f 	isb	sy
 80157a6:	df00      	svc	0
 80157a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80157aa:	bf00      	nop
 80157ac:	e000ed08 	.word	0xe000ed08

080157b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80157b0:	b580      	push	{r7, lr}
 80157b2:	b086      	sub	sp, #24
 80157b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80157b6:	4b46      	ldr	r3, [pc, #280]	; (80158d0 <xPortStartScheduler+0x120>)
 80157b8:	681b      	ldr	r3, [r3, #0]
 80157ba:	4a46      	ldr	r2, [pc, #280]	; (80158d4 <xPortStartScheduler+0x124>)
 80157bc:	4293      	cmp	r3, r2
 80157be:	d10a      	bne.n	80157d6 <xPortStartScheduler+0x26>
	__asm volatile
 80157c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157c4:	f383 8811 	msr	BASEPRI, r3
 80157c8:	f3bf 8f6f 	isb	sy
 80157cc:	f3bf 8f4f 	dsb	sy
 80157d0:	613b      	str	r3, [r7, #16]
}
 80157d2:	bf00      	nop
 80157d4:	e7fe      	b.n	80157d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80157d6:	4b3e      	ldr	r3, [pc, #248]	; (80158d0 <xPortStartScheduler+0x120>)
 80157d8:	681b      	ldr	r3, [r3, #0]
 80157da:	4a3f      	ldr	r2, [pc, #252]	; (80158d8 <xPortStartScheduler+0x128>)
 80157dc:	4293      	cmp	r3, r2
 80157de:	d10a      	bne.n	80157f6 <xPortStartScheduler+0x46>
	__asm volatile
 80157e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157e4:	f383 8811 	msr	BASEPRI, r3
 80157e8:	f3bf 8f6f 	isb	sy
 80157ec:	f3bf 8f4f 	dsb	sy
 80157f0:	60fb      	str	r3, [r7, #12]
}
 80157f2:	bf00      	nop
 80157f4:	e7fe      	b.n	80157f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80157f6:	4b39      	ldr	r3, [pc, #228]	; (80158dc <xPortStartScheduler+0x12c>)
 80157f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80157fa:	697b      	ldr	r3, [r7, #20]
 80157fc:	781b      	ldrb	r3, [r3, #0]
 80157fe:	b2db      	uxtb	r3, r3
 8015800:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015802:	697b      	ldr	r3, [r7, #20]
 8015804:	22ff      	movs	r2, #255	; 0xff
 8015806:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015808:	697b      	ldr	r3, [r7, #20]
 801580a:	781b      	ldrb	r3, [r3, #0]
 801580c:	b2db      	uxtb	r3, r3
 801580e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015810:	78fb      	ldrb	r3, [r7, #3]
 8015812:	b2db      	uxtb	r3, r3
 8015814:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015818:	b2da      	uxtb	r2, r3
 801581a:	4b31      	ldr	r3, [pc, #196]	; (80158e0 <xPortStartScheduler+0x130>)
 801581c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801581e:	4b31      	ldr	r3, [pc, #196]	; (80158e4 <xPortStartScheduler+0x134>)
 8015820:	2207      	movs	r2, #7
 8015822:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015824:	e009      	b.n	801583a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8015826:	4b2f      	ldr	r3, [pc, #188]	; (80158e4 <xPortStartScheduler+0x134>)
 8015828:	681b      	ldr	r3, [r3, #0]
 801582a:	3b01      	subs	r3, #1
 801582c:	4a2d      	ldr	r2, [pc, #180]	; (80158e4 <xPortStartScheduler+0x134>)
 801582e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015830:	78fb      	ldrb	r3, [r7, #3]
 8015832:	b2db      	uxtb	r3, r3
 8015834:	005b      	lsls	r3, r3, #1
 8015836:	b2db      	uxtb	r3, r3
 8015838:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801583a:	78fb      	ldrb	r3, [r7, #3]
 801583c:	b2db      	uxtb	r3, r3
 801583e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015842:	2b80      	cmp	r3, #128	; 0x80
 8015844:	d0ef      	beq.n	8015826 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015846:	4b27      	ldr	r3, [pc, #156]	; (80158e4 <xPortStartScheduler+0x134>)
 8015848:	681b      	ldr	r3, [r3, #0]
 801584a:	f1c3 0307 	rsb	r3, r3, #7
 801584e:	2b04      	cmp	r3, #4
 8015850:	d00a      	beq.n	8015868 <xPortStartScheduler+0xb8>
	__asm volatile
 8015852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015856:	f383 8811 	msr	BASEPRI, r3
 801585a:	f3bf 8f6f 	isb	sy
 801585e:	f3bf 8f4f 	dsb	sy
 8015862:	60bb      	str	r3, [r7, #8]
}
 8015864:	bf00      	nop
 8015866:	e7fe      	b.n	8015866 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015868:	4b1e      	ldr	r3, [pc, #120]	; (80158e4 <xPortStartScheduler+0x134>)
 801586a:	681b      	ldr	r3, [r3, #0]
 801586c:	021b      	lsls	r3, r3, #8
 801586e:	4a1d      	ldr	r2, [pc, #116]	; (80158e4 <xPortStartScheduler+0x134>)
 8015870:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015872:	4b1c      	ldr	r3, [pc, #112]	; (80158e4 <xPortStartScheduler+0x134>)
 8015874:	681b      	ldr	r3, [r3, #0]
 8015876:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801587a:	4a1a      	ldr	r2, [pc, #104]	; (80158e4 <xPortStartScheduler+0x134>)
 801587c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	b2da      	uxtb	r2, r3
 8015882:	697b      	ldr	r3, [r7, #20]
 8015884:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015886:	4b18      	ldr	r3, [pc, #96]	; (80158e8 <xPortStartScheduler+0x138>)
 8015888:	681b      	ldr	r3, [r3, #0]
 801588a:	4a17      	ldr	r2, [pc, #92]	; (80158e8 <xPortStartScheduler+0x138>)
 801588c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015890:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015892:	4b15      	ldr	r3, [pc, #84]	; (80158e8 <xPortStartScheduler+0x138>)
 8015894:	681b      	ldr	r3, [r3, #0]
 8015896:	4a14      	ldr	r2, [pc, #80]	; (80158e8 <xPortStartScheduler+0x138>)
 8015898:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801589c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801589e:	f000 f8dd 	bl	8015a5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80158a2:	4b12      	ldr	r3, [pc, #72]	; (80158ec <xPortStartScheduler+0x13c>)
 80158a4:	2200      	movs	r2, #0
 80158a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80158a8:	f000 f8fc 	bl	8015aa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80158ac:	4b10      	ldr	r3, [pc, #64]	; (80158f0 <xPortStartScheduler+0x140>)
 80158ae:	681b      	ldr	r3, [r3, #0]
 80158b0:	4a0f      	ldr	r2, [pc, #60]	; (80158f0 <xPortStartScheduler+0x140>)
 80158b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80158b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80158b8:	f7ff ff66 	bl	8015788 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80158bc:	f7fe ff3a 	bl	8014734 <vTaskSwitchContext>
	prvTaskExitError();
 80158c0:	f7ff ff1e 	bl	8015700 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80158c4:	2300      	movs	r3, #0
}
 80158c6:	4618      	mov	r0, r3
 80158c8:	3718      	adds	r7, #24
 80158ca:	46bd      	mov	sp, r7
 80158cc:	bd80      	pop	{r7, pc}
 80158ce:	bf00      	nop
 80158d0:	e000ed00 	.word	0xe000ed00
 80158d4:	410fc271 	.word	0x410fc271
 80158d8:	410fc270 	.word	0x410fc270
 80158dc:	e000e400 	.word	0xe000e400
 80158e0:	200027a4 	.word	0x200027a4
 80158e4:	200027a8 	.word	0x200027a8
 80158e8:	e000ed20 	.word	0xe000ed20
 80158ec:	200000ec 	.word	0x200000ec
 80158f0:	e000ef34 	.word	0xe000ef34

080158f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80158f4:	b480      	push	{r7}
 80158f6:	b083      	sub	sp, #12
 80158f8:	af00      	add	r7, sp, #0
	__asm volatile
 80158fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158fe:	f383 8811 	msr	BASEPRI, r3
 8015902:	f3bf 8f6f 	isb	sy
 8015906:	f3bf 8f4f 	dsb	sy
 801590a:	607b      	str	r3, [r7, #4]
}
 801590c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801590e:	4b0f      	ldr	r3, [pc, #60]	; (801594c <vPortEnterCritical+0x58>)
 8015910:	681b      	ldr	r3, [r3, #0]
 8015912:	3301      	adds	r3, #1
 8015914:	4a0d      	ldr	r2, [pc, #52]	; (801594c <vPortEnterCritical+0x58>)
 8015916:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015918:	4b0c      	ldr	r3, [pc, #48]	; (801594c <vPortEnterCritical+0x58>)
 801591a:	681b      	ldr	r3, [r3, #0]
 801591c:	2b01      	cmp	r3, #1
 801591e:	d10f      	bne.n	8015940 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015920:	4b0b      	ldr	r3, [pc, #44]	; (8015950 <vPortEnterCritical+0x5c>)
 8015922:	681b      	ldr	r3, [r3, #0]
 8015924:	b2db      	uxtb	r3, r3
 8015926:	2b00      	cmp	r3, #0
 8015928:	d00a      	beq.n	8015940 <vPortEnterCritical+0x4c>
	__asm volatile
 801592a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801592e:	f383 8811 	msr	BASEPRI, r3
 8015932:	f3bf 8f6f 	isb	sy
 8015936:	f3bf 8f4f 	dsb	sy
 801593a:	603b      	str	r3, [r7, #0]
}
 801593c:	bf00      	nop
 801593e:	e7fe      	b.n	801593e <vPortEnterCritical+0x4a>
	}
}
 8015940:	bf00      	nop
 8015942:	370c      	adds	r7, #12
 8015944:	46bd      	mov	sp, r7
 8015946:	f85d 7b04 	ldr.w	r7, [sp], #4
 801594a:	4770      	bx	lr
 801594c:	200000ec 	.word	0x200000ec
 8015950:	e000ed04 	.word	0xe000ed04

08015954 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015954:	b480      	push	{r7}
 8015956:	b083      	sub	sp, #12
 8015958:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801595a:	4b12      	ldr	r3, [pc, #72]	; (80159a4 <vPortExitCritical+0x50>)
 801595c:	681b      	ldr	r3, [r3, #0]
 801595e:	2b00      	cmp	r3, #0
 8015960:	d10a      	bne.n	8015978 <vPortExitCritical+0x24>
	__asm volatile
 8015962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015966:	f383 8811 	msr	BASEPRI, r3
 801596a:	f3bf 8f6f 	isb	sy
 801596e:	f3bf 8f4f 	dsb	sy
 8015972:	607b      	str	r3, [r7, #4]
}
 8015974:	bf00      	nop
 8015976:	e7fe      	b.n	8015976 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8015978:	4b0a      	ldr	r3, [pc, #40]	; (80159a4 <vPortExitCritical+0x50>)
 801597a:	681b      	ldr	r3, [r3, #0]
 801597c:	3b01      	subs	r3, #1
 801597e:	4a09      	ldr	r2, [pc, #36]	; (80159a4 <vPortExitCritical+0x50>)
 8015980:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015982:	4b08      	ldr	r3, [pc, #32]	; (80159a4 <vPortExitCritical+0x50>)
 8015984:	681b      	ldr	r3, [r3, #0]
 8015986:	2b00      	cmp	r3, #0
 8015988:	d105      	bne.n	8015996 <vPortExitCritical+0x42>
 801598a:	2300      	movs	r3, #0
 801598c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801598e:	683b      	ldr	r3, [r7, #0]
 8015990:	f383 8811 	msr	BASEPRI, r3
}
 8015994:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8015996:	bf00      	nop
 8015998:	370c      	adds	r7, #12
 801599a:	46bd      	mov	sp, r7
 801599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80159a0:	4770      	bx	lr
 80159a2:	bf00      	nop
 80159a4:	200000ec 	.word	0x200000ec
	...

080159b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80159b0:	f3ef 8009 	mrs	r0, PSP
 80159b4:	f3bf 8f6f 	isb	sy
 80159b8:	4b15      	ldr	r3, [pc, #84]	; (8015a10 <pxCurrentTCBConst>)
 80159ba:	681a      	ldr	r2, [r3, #0]
 80159bc:	f01e 0f10 	tst.w	lr, #16
 80159c0:	bf08      	it	eq
 80159c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80159c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159ca:	6010      	str	r0, [r2, #0]
 80159cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80159d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80159d4:	f380 8811 	msr	BASEPRI, r0
 80159d8:	f3bf 8f4f 	dsb	sy
 80159dc:	f3bf 8f6f 	isb	sy
 80159e0:	f7fe fea8 	bl	8014734 <vTaskSwitchContext>
 80159e4:	f04f 0000 	mov.w	r0, #0
 80159e8:	f380 8811 	msr	BASEPRI, r0
 80159ec:	bc09      	pop	{r0, r3}
 80159ee:	6819      	ldr	r1, [r3, #0]
 80159f0:	6808      	ldr	r0, [r1, #0]
 80159f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159f6:	f01e 0f10 	tst.w	lr, #16
 80159fa:	bf08      	it	eq
 80159fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015a00:	f380 8809 	msr	PSP, r0
 8015a04:	f3bf 8f6f 	isb	sy
 8015a08:	4770      	bx	lr
 8015a0a:	bf00      	nop
 8015a0c:	f3af 8000 	nop.w

08015a10 <pxCurrentTCBConst>:
 8015a10:	20002178 	.word	0x20002178
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015a14:	bf00      	nop
 8015a16:	bf00      	nop

08015a18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015a18:	b580      	push	{r7, lr}
 8015a1a:	b082      	sub	sp, #8
 8015a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8015a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a22:	f383 8811 	msr	BASEPRI, r3
 8015a26:	f3bf 8f6f 	isb	sy
 8015a2a:	f3bf 8f4f 	dsb	sy
 8015a2e:	607b      	str	r3, [r7, #4]
}
 8015a30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015a32:	f7fe fdc5 	bl	80145c0 <xTaskIncrementTick>
 8015a36:	4603      	mov	r3, r0
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d003      	beq.n	8015a44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015a3c:	4b06      	ldr	r3, [pc, #24]	; (8015a58 <xPortSysTickHandler+0x40>)
 8015a3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015a42:	601a      	str	r2, [r3, #0]
 8015a44:	2300      	movs	r3, #0
 8015a46:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015a48:	683b      	ldr	r3, [r7, #0]
 8015a4a:	f383 8811 	msr	BASEPRI, r3
}
 8015a4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8015a50:	bf00      	nop
 8015a52:	3708      	adds	r7, #8
 8015a54:	46bd      	mov	sp, r7
 8015a56:	bd80      	pop	{r7, pc}
 8015a58:	e000ed04 	.word	0xe000ed04

08015a5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015a5c:	b480      	push	{r7}
 8015a5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015a60:	4b0b      	ldr	r3, [pc, #44]	; (8015a90 <vPortSetupTimerInterrupt+0x34>)
 8015a62:	2200      	movs	r2, #0
 8015a64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015a66:	4b0b      	ldr	r3, [pc, #44]	; (8015a94 <vPortSetupTimerInterrupt+0x38>)
 8015a68:	2200      	movs	r2, #0
 8015a6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015a6c:	4b0a      	ldr	r3, [pc, #40]	; (8015a98 <vPortSetupTimerInterrupt+0x3c>)
 8015a6e:	681b      	ldr	r3, [r3, #0]
 8015a70:	4a0a      	ldr	r2, [pc, #40]	; (8015a9c <vPortSetupTimerInterrupt+0x40>)
 8015a72:	fba2 2303 	umull	r2, r3, r2, r3
 8015a76:	099b      	lsrs	r3, r3, #6
 8015a78:	4a09      	ldr	r2, [pc, #36]	; (8015aa0 <vPortSetupTimerInterrupt+0x44>)
 8015a7a:	3b01      	subs	r3, #1
 8015a7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015a7e:	4b04      	ldr	r3, [pc, #16]	; (8015a90 <vPortSetupTimerInterrupt+0x34>)
 8015a80:	2207      	movs	r2, #7
 8015a82:	601a      	str	r2, [r3, #0]
}
 8015a84:	bf00      	nop
 8015a86:	46bd      	mov	sp, r7
 8015a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a8c:	4770      	bx	lr
 8015a8e:	bf00      	nop
 8015a90:	e000e010 	.word	0xe000e010
 8015a94:	e000e018 	.word	0xe000e018
 8015a98:	20000088 	.word	0x20000088
 8015a9c:	10624dd3 	.word	0x10624dd3
 8015aa0:	e000e014 	.word	0xe000e014

08015aa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015aa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015ab4 <vPortEnableVFP+0x10>
 8015aa8:	6801      	ldr	r1, [r0, #0]
 8015aaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015aae:	6001      	str	r1, [r0, #0]
 8015ab0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015ab2:	bf00      	nop
 8015ab4:	e000ed88 	.word	0xe000ed88

08015ab8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015ab8:	b480      	push	{r7}
 8015aba:	b085      	sub	sp, #20
 8015abc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015abe:	f3ef 8305 	mrs	r3, IPSR
 8015ac2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	2b0f      	cmp	r3, #15
 8015ac8:	d914      	bls.n	8015af4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015aca:	4a17      	ldr	r2, [pc, #92]	; (8015b28 <vPortValidateInterruptPriority+0x70>)
 8015acc:	68fb      	ldr	r3, [r7, #12]
 8015ace:	4413      	add	r3, r2
 8015ad0:	781b      	ldrb	r3, [r3, #0]
 8015ad2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015ad4:	4b15      	ldr	r3, [pc, #84]	; (8015b2c <vPortValidateInterruptPriority+0x74>)
 8015ad6:	781b      	ldrb	r3, [r3, #0]
 8015ad8:	7afa      	ldrb	r2, [r7, #11]
 8015ada:	429a      	cmp	r2, r3
 8015adc:	d20a      	bcs.n	8015af4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8015ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ae2:	f383 8811 	msr	BASEPRI, r3
 8015ae6:	f3bf 8f6f 	isb	sy
 8015aea:	f3bf 8f4f 	dsb	sy
 8015aee:	607b      	str	r3, [r7, #4]
}
 8015af0:	bf00      	nop
 8015af2:	e7fe      	b.n	8015af2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015af4:	4b0e      	ldr	r3, [pc, #56]	; (8015b30 <vPortValidateInterruptPriority+0x78>)
 8015af6:	681b      	ldr	r3, [r3, #0]
 8015af8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015afc:	4b0d      	ldr	r3, [pc, #52]	; (8015b34 <vPortValidateInterruptPriority+0x7c>)
 8015afe:	681b      	ldr	r3, [r3, #0]
 8015b00:	429a      	cmp	r2, r3
 8015b02:	d90a      	bls.n	8015b1a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8015b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b08:	f383 8811 	msr	BASEPRI, r3
 8015b0c:	f3bf 8f6f 	isb	sy
 8015b10:	f3bf 8f4f 	dsb	sy
 8015b14:	603b      	str	r3, [r7, #0]
}
 8015b16:	bf00      	nop
 8015b18:	e7fe      	b.n	8015b18 <vPortValidateInterruptPriority+0x60>
	}
 8015b1a:	bf00      	nop
 8015b1c:	3714      	adds	r7, #20
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b24:	4770      	bx	lr
 8015b26:	bf00      	nop
 8015b28:	e000e3f0 	.word	0xe000e3f0
 8015b2c:	200027a4 	.word	0x200027a4
 8015b30:	e000ed0c 	.word	0xe000ed0c
 8015b34:	200027a8 	.word	0x200027a8

08015b38 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b08a      	sub	sp, #40	; 0x28
 8015b3c:	af00      	add	r7, sp, #0
 8015b3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015b40:	2300      	movs	r3, #0
 8015b42:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015b44:	f7fe fc80 	bl	8014448 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015b48:	4b5b      	ldr	r3, [pc, #364]	; (8015cb8 <pvPortMalloc+0x180>)
 8015b4a:	681b      	ldr	r3, [r3, #0]
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d101      	bne.n	8015b54 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015b50:	f000 f920 	bl	8015d94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015b54:	4b59      	ldr	r3, [pc, #356]	; (8015cbc <pvPortMalloc+0x184>)
 8015b56:	681a      	ldr	r2, [r3, #0]
 8015b58:	687b      	ldr	r3, [r7, #4]
 8015b5a:	4013      	ands	r3, r2
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	f040 8093 	bne.w	8015c88 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015b62:	687b      	ldr	r3, [r7, #4]
 8015b64:	2b00      	cmp	r3, #0
 8015b66:	d01d      	beq.n	8015ba4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8015b68:	2208      	movs	r2, #8
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	4413      	add	r3, r2
 8015b6e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	f003 0307 	and.w	r3, r3, #7
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	d014      	beq.n	8015ba4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015b7a:	687b      	ldr	r3, [r7, #4]
 8015b7c:	f023 0307 	bic.w	r3, r3, #7
 8015b80:	3308      	adds	r3, #8
 8015b82:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	f003 0307 	and.w	r3, r3, #7
 8015b8a:	2b00      	cmp	r3, #0
 8015b8c:	d00a      	beq.n	8015ba4 <pvPortMalloc+0x6c>
	__asm volatile
 8015b8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b92:	f383 8811 	msr	BASEPRI, r3
 8015b96:	f3bf 8f6f 	isb	sy
 8015b9a:	f3bf 8f4f 	dsb	sy
 8015b9e:	617b      	str	r3, [r7, #20]
}
 8015ba0:	bf00      	nop
 8015ba2:	e7fe      	b.n	8015ba2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d06e      	beq.n	8015c88 <pvPortMalloc+0x150>
 8015baa:	4b45      	ldr	r3, [pc, #276]	; (8015cc0 <pvPortMalloc+0x188>)
 8015bac:	681b      	ldr	r3, [r3, #0]
 8015bae:	687a      	ldr	r2, [r7, #4]
 8015bb0:	429a      	cmp	r2, r3
 8015bb2:	d869      	bhi.n	8015c88 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015bb4:	4b43      	ldr	r3, [pc, #268]	; (8015cc4 <pvPortMalloc+0x18c>)
 8015bb6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015bb8:	4b42      	ldr	r3, [pc, #264]	; (8015cc4 <pvPortMalloc+0x18c>)
 8015bba:	681b      	ldr	r3, [r3, #0]
 8015bbc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015bbe:	e004      	b.n	8015bca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8015bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bc2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bc6:	681b      	ldr	r3, [r3, #0]
 8015bc8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bcc:	685b      	ldr	r3, [r3, #4]
 8015bce:	687a      	ldr	r2, [r7, #4]
 8015bd0:	429a      	cmp	r2, r3
 8015bd2:	d903      	bls.n	8015bdc <pvPortMalloc+0xa4>
 8015bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	2b00      	cmp	r3, #0
 8015bda:	d1f1      	bne.n	8015bc0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015bdc:	4b36      	ldr	r3, [pc, #216]	; (8015cb8 <pvPortMalloc+0x180>)
 8015bde:	681b      	ldr	r3, [r3, #0]
 8015be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015be2:	429a      	cmp	r2, r3
 8015be4:	d050      	beq.n	8015c88 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015be6:	6a3b      	ldr	r3, [r7, #32]
 8015be8:	681b      	ldr	r3, [r3, #0]
 8015bea:	2208      	movs	r2, #8
 8015bec:	4413      	add	r3, r2
 8015bee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bf2:	681a      	ldr	r2, [r3, #0]
 8015bf4:	6a3b      	ldr	r3, [r7, #32]
 8015bf6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015bfa:	685a      	ldr	r2, [r3, #4]
 8015bfc:	687b      	ldr	r3, [r7, #4]
 8015bfe:	1ad2      	subs	r2, r2, r3
 8015c00:	2308      	movs	r3, #8
 8015c02:	005b      	lsls	r3, r3, #1
 8015c04:	429a      	cmp	r2, r3
 8015c06:	d91f      	bls.n	8015c48 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015c08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015c0a:	687b      	ldr	r3, [r7, #4]
 8015c0c:	4413      	add	r3, r2
 8015c0e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015c10:	69bb      	ldr	r3, [r7, #24]
 8015c12:	f003 0307 	and.w	r3, r3, #7
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d00a      	beq.n	8015c30 <pvPortMalloc+0xf8>
	__asm volatile
 8015c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c1e:	f383 8811 	msr	BASEPRI, r3
 8015c22:	f3bf 8f6f 	isb	sy
 8015c26:	f3bf 8f4f 	dsb	sy
 8015c2a:	613b      	str	r3, [r7, #16]
}
 8015c2c:	bf00      	nop
 8015c2e:	e7fe      	b.n	8015c2e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c32:	685a      	ldr	r2, [r3, #4]
 8015c34:	687b      	ldr	r3, [r7, #4]
 8015c36:	1ad2      	subs	r2, r2, r3
 8015c38:	69bb      	ldr	r3, [r7, #24]
 8015c3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c3e:	687a      	ldr	r2, [r7, #4]
 8015c40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015c42:	69b8      	ldr	r0, [r7, #24]
 8015c44:	f000 f908 	bl	8015e58 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015c48:	4b1d      	ldr	r3, [pc, #116]	; (8015cc0 <pvPortMalloc+0x188>)
 8015c4a:	681a      	ldr	r2, [r3, #0]
 8015c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c4e:	685b      	ldr	r3, [r3, #4]
 8015c50:	1ad3      	subs	r3, r2, r3
 8015c52:	4a1b      	ldr	r2, [pc, #108]	; (8015cc0 <pvPortMalloc+0x188>)
 8015c54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015c56:	4b1a      	ldr	r3, [pc, #104]	; (8015cc0 <pvPortMalloc+0x188>)
 8015c58:	681a      	ldr	r2, [r3, #0]
 8015c5a:	4b1b      	ldr	r3, [pc, #108]	; (8015cc8 <pvPortMalloc+0x190>)
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	429a      	cmp	r2, r3
 8015c60:	d203      	bcs.n	8015c6a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015c62:	4b17      	ldr	r3, [pc, #92]	; (8015cc0 <pvPortMalloc+0x188>)
 8015c64:	681b      	ldr	r3, [r3, #0]
 8015c66:	4a18      	ldr	r2, [pc, #96]	; (8015cc8 <pvPortMalloc+0x190>)
 8015c68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c6c:	685a      	ldr	r2, [r3, #4]
 8015c6e:	4b13      	ldr	r3, [pc, #76]	; (8015cbc <pvPortMalloc+0x184>)
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	431a      	orrs	r2, r3
 8015c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015c7a:	2200      	movs	r2, #0
 8015c7c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8015c7e:	4b13      	ldr	r3, [pc, #76]	; (8015ccc <pvPortMalloc+0x194>)
 8015c80:	681b      	ldr	r3, [r3, #0]
 8015c82:	3301      	adds	r3, #1
 8015c84:	4a11      	ldr	r2, [pc, #68]	; (8015ccc <pvPortMalloc+0x194>)
 8015c86:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015c88:	f7fe fbec 	bl	8014464 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015c8c:	69fb      	ldr	r3, [r7, #28]
 8015c8e:	f003 0307 	and.w	r3, r3, #7
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d00a      	beq.n	8015cac <pvPortMalloc+0x174>
	__asm volatile
 8015c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c9a:	f383 8811 	msr	BASEPRI, r3
 8015c9e:	f3bf 8f6f 	isb	sy
 8015ca2:	f3bf 8f4f 	dsb	sy
 8015ca6:	60fb      	str	r3, [r7, #12]
}
 8015ca8:	bf00      	nop
 8015caa:	e7fe      	b.n	8015caa <pvPortMalloc+0x172>
	return pvReturn;
 8015cac:	69fb      	ldr	r3, [r7, #28]
}
 8015cae:	4618      	mov	r0, r3
 8015cb0:	3728      	adds	r7, #40	; 0x28
 8015cb2:	46bd      	mov	sp, r7
 8015cb4:	bd80      	pop	{r7, pc}
 8015cb6:	bf00      	nop
 8015cb8:	20008574 	.word	0x20008574
 8015cbc:	20008588 	.word	0x20008588
 8015cc0:	20008578 	.word	0x20008578
 8015cc4:	2000856c 	.word	0x2000856c
 8015cc8:	2000857c 	.word	0x2000857c
 8015ccc:	20008580 	.word	0x20008580

08015cd0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015cd0:	b580      	push	{r7, lr}
 8015cd2:	b086      	sub	sp, #24
 8015cd4:	af00      	add	r7, sp, #0
 8015cd6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015cdc:	687b      	ldr	r3, [r7, #4]
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d04d      	beq.n	8015d7e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015ce2:	2308      	movs	r3, #8
 8015ce4:	425b      	negs	r3, r3
 8015ce6:	697a      	ldr	r2, [r7, #20]
 8015ce8:	4413      	add	r3, r2
 8015cea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015cec:	697b      	ldr	r3, [r7, #20]
 8015cee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015cf0:	693b      	ldr	r3, [r7, #16]
 8015cf2:	685a      	ldr	r2, [r3, #4]
 8015cf4:	4b24      	ldr	r3, [pc, #144]	; (8015d88 <vPortFree+0xb8>)
 8015cf6:	681b      	ldr	r3, [r3, #0]
 8015cf8:	4013      	ands	r3, r2
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d10a      	bne.n	8015d14 <vPortFree+0x44>
	__asm volatile
 8015cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d02:	f383 8811 	msr	BASEPRI, r3
 8015d06:	f3bf 8f6f 	isb	sy
 8015d0a:	f3bf 8f4f 	dsb	sy
 8015d0e:	60fb      	str	r3, [r7, #12]
}
 8015d10:	bf00      	nop
 8015d12:	e7fe      	b.n	8015d12 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015d14:	693b      	ldr	r3, [r7, #16]
 8015d16:	681b      	ldr	r3, [r3, #0]
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d00a      	beq.n	8015d32 <vPortFree+0x62>
	__asm volatile
 8015d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d20:	f383 8811 	msr	BASEPRI, r3
 8015d24:	f3bf 8f6f 	isb	sy
 8015d28:	f3bf 8f4f 	dsb	sy
 8015d2c:	60bb      	str	r3, [r7, #8]
}
 8015d2e:	bf00      	nop
 8015d30:	e7fe      	b.n	8015d30 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015d32:	693b      	ldr	r3, [r7, #16]
 8015d34:	685a      	ldr	r2, [r3, #4]
 8015d36:	4b14      	ldr	r3, [pc, #80]	; (8015d88 <vPortFree+0xb8>)
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	4013      	ands	r3, r2
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d01e      	beq.n	8015d7e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8015d40:	693b      	ldr	r3, [r7, #16]
 8015d42:	681b      	ldr	r3, [r3, #0]
 8015d44:	2b00      	cmp	r3, #0
 8015d46:	d11a      	bne.n	8015d7e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8015d48:	693b      	ldr	r3, [r7, #16]
 8015d4a:	685a      	ldr	r2, [r3, #4]
 8015d4c:	4b0e      	ldr	r3, [pc, #56]	; (8015d88 <vPortFree+0xb8>)
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	43db      	mvns	r3, r3
 8015d52:	401a      	ands	r2, r3
 8015d54:	693b      	ldr	r3, [r7, #16]
 8015d56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8015d58:	f7fe fb76 	bl	8014448 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8015d5c:	693b      	ldr	r3, [r7, #16]
 8015d5e:	685a      	ldr	r2, [r3, #4]
 8015d60:	4b0a      	ldr	r3, [pc, #40]	; (8015d8c <vPortFree+0xbc>)
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	4413      	add	r3, r2
 8015d66:	4a09      	ldr	r2, [pc, #36]	; (8015d8c <vPortFree+0xbc>)
 8015d68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8015d6a:	6938      	ldr	r0, [r7, #16]
 8015d6c:	f000 f874 	bl	8015e58 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8015d70:	4b07      	ldr	r3, [pc, #28]	; (8015d90 <vPortFree+0xc0>)
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	3301      	adds	r3, #1
 8015d76:	4a06      	ldr	r2, [pc, #24]	; (8015d90 <vPortFree+0xc0>)
 8015d78:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8015d7a:	f7fe fb73 	bl	8014464 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8015d7e:	bf00      	nop
 8015d80:	3718      	adds	r7, #24
 8015d82:	46bd      	mov	sp, r7
 8015d84:	bd80      	pop	{r7, pc}
 8015d86:	bf00      	nop
 8015d88:	20008588 	.word	0x20008588
 8015d8c:	20008578 	.word	0x20008578
 8015d90:	20008584 	.word	0x20008584

08015d94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8015d94:	b480      	push	{r7}
 8015d96:	b085      	sub	sp, #20
 8015d98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8015d9a:	f645 53c0 	movw	r3, #24000	; 0x5dc0
 8015d9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8015da0:	4b27      	ldr	r3, [pc, #156]	; (8015e40 <prvHeapInit+0xac>)
 8015da2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	f003 0307 	and.w	r3, r3, #7
 8015daa:	2b00      	cmp	r3, #0
 8015dac:	d00c      	beq.n	8015dc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	3307      	adds	r3, #7
 8015db2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015db4:	68fb      	ldr	r3, [r7, #12]
 8015db6:	f023 0307 	bic.w	r3, r3, #7
 8015dba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015dbc:	68ba      	ldr	r2, [r7, #8]
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	1ad3      	subs	r3, r2, r3
 8015dc2:	4a1f      	ldr	r2, [pc, #124]	; (8015e40 <prvHeapInit+0xac>)
 8015dc4:	4413      	add	r3, r2
 8015dc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015dcc:	4a1d      	ldr	r2, [pc, #116]	; (8015e44 <prvHeapInit+0xb0>)
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8015dd2:	4b1c      	ldr	r3, [pc, #112]	; (8015e44 <prvHeapInit+0xb0>)
 8015dd4:	2200      	movs	r2, #0
 8015dd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	68ba      	ldr	r2, [r7, #8]
 8015ddc:	4413      	add	r3, r2
 8015dde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8015de0:	2208      	movs	r2, #8
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	1a9b      	subs	r3, r3, r2
 8015de6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	f023 0307 	bic.w	r3, r3, #7
 8015dee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	4a15      	ldr	r2, [pc, #84]	; (8015e48 <prvHeapInit+0xb4>)
 8015df4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015df6:	4b14      	ldr	r3, [pc, #80]	; (8015e48 <prvHeapInit+0xb4>)
 8015df8:	681b      	ldr	r3, [r3, #0]
 8015dfa:	2200      	movs	r2, #0
 8015dfc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8015dfe:	4b12      	ldr	r3, [pc, #72]	; (8015e48 <prvHeapInit+0xb4>)
 8015e00:	681b      	ldr	r3, [r3, #0]
 8015e02:	2200      	movs	r2, #0
 8015e04:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015e06:	687b      	ldr	r3, [r7, #4]
 8015e08:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015e0a:	683b      	ldr	r3, [r7, #0]
 8015e0c:	68fa      	ldr	r2, [r7, #12]
 8015e0e:	1ad2      	subs	r2, r2, r3
 8015e10:	683b      	ldr	r3, [r7, #0]
 8015e12:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015e14:	4b0c      	ldr	r3, [pc, #48]	; (8015e48 <prvHeapInit+0xb4>)
 8015e16:	681a      	ldr	r2, [r3, #0]
 8015e18:	683b      	ldr	r3, [r7, #0]
 8015e1a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015e1c:	683b      	ldr	r3, [r7, #0]
 8015e1e:	685b      	ldr	r3, [r3, #4]
 8015e20:	4a0a      	ldr	r2, [pc, #40]	; (8015e4c <prvHeapInit+0xb8>)
 8015e22:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015e24:	683b      	ldr	r3, [r7, #0]
 8015e26:	685b      	ldr	r3, [r3, #4]
 8015e28:	4a09      	ldr	r2, [pc, #36]	; (8015e50 <prvHeapInit+0xbc>)
 8015e2a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015e2c:	4b09      	ldr	r3, [pc, #36]	; (8015e54 <prvHeapInit+0xc0>)
 8015e2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8015e32:	601a      	str	r2, [r3, #0]
}
 8015e34:	bf00      	nop
 8015e36:	3714      	adds	r7, #20
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e3e:	4770      	bx	lr
 8015e40:	200027ac 	.word	0x200027ac
 8015e44:	2000856c 	.word	0x2000856c
 8015e48:	20008574 	.word	0x20008574
 8015e4c:	2000857c 	.word	0x2000857c
 8015e50:	20008578 	.word	0x20008578
 8015e54:	20008588 	.word	0x20008588

08015e58 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8015e58:	b480      	push	{r7}
 8015e5a:	b085      	sub	sp, #20
 8015e5c:	af00      	add	r7, sp, #0
 8015e5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8015e60:	4b28      	ldr	r3, [pc, #160]	; (8015f04 <prvInsertBlockIntoFreeList+0xac>)
 8015e62:	60fb      	str	r3, [r7, #12]
 8015e64:	e002      	b.n	8015e6c <prvInsertBlockIntoFreeList+0x14>
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	60fb      	str	r3, [r7, #12]
 8015e6c:	68fb      	ldr	r3, [r7, #12]
 8015e6e:	681b      	ldr	r3, [r3, #0]
 8015e70:	687a      	ldr	r2, [r7, #4]
 8015e72:	429a      	cmp	r2, r3
 8015e74:	d8f7      	bhi.n	8015e66 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8015e76:	68fb      	ldr	r3, [r7, #12]
 8015e78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	685b      	ldr	r3, [r3, #4]
 8015e7e:	68ba      	ldr	r2, [r7, #8]
 8015e80:	4413      	add	r3, r2
 8015e82:	687a      	ldr	r2, [r7, #4]
 8015e84:	429a      	cmp	r2, r3
 8015e86:	d108      	bne.n	8015e9a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8015e88:	68fb      	ldr	r3, [r7, #12]
 8015e8a:	685a      	ldr	r2, [r3, #4]
 8015e8c:	687b      	ldr	r3, [r7, #4]
 8015e8e:	685b      	ldr	r3, [r3, #4]
 8015e90:	441a      	add	r2, r3
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8015e96:	68fb      	ldr	r3, [r7, #12]
 8015e98:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	685b      	ldr	r3, [r3, #4]
 8015ea2:	68ba      	ldr	r2, [r7, #8]
 8015ea4:	441a      	add	r2, r3
 8015ea6:	68fb      	ldr	r3, [r7, #12]
 8015ea8:	681b      	ldr	r3, [r3, #0]
 8015eaa:	429a      	cmp	r2, r3
 8015eac:	d118      	bne.n	8015ee0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8015eae:	68fb      	ldr	r3, [r7, #12]
 8015eb0:	681a      	ldr	r2, [r3, #0]
 8015eb2:	4b15      	ldr	r3, [pc, #84]	; (8015f08 <prvInsertBlockIntoFreeList+0xb0>)
 8015eb4:	681b      	ldr	r3, [r3, #0]
 8015eb6:	429a      	cmp	r2, r3
 8015eb8:	d00d      	beq.n	8015ed6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	685a      	ldr	r2, [r3, #4]
 8015ebe:	68fb      	ldr	r3, [r7, #12]
 8015ec0:	681b      	ldr	r3, [r3, #0]
 8015ec2:	685b      	ldr	r3, [r3, #4]
 8015ec4:	441a      	add	r2, r3
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	681b      	ldr	r3, [r3, #0]
 8015ece:	681a      	ldr	r2, [r3, #0]
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	601a      	str	r2, [r3, #0]
 8015ed4:	e008      	b.n	8015ee8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015ed6:	4b0c      	ldr	r3, [pc, #48]	; (8015f08 <prvInsertBlockIntoFreeList+0xb0>)
 8015ed8:	681a      	ldr	r2, [r3, #0]
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	601a      	str	r2, [r3, #0]
 8015ede:	e003      	b.n	8015ee8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8015ee0:	68fb      	ldr	r3, [r7, #12]
 8015ee2:	681a      	ldr	r2, [r3, #0]
 8015ee4:	687b      	ldr	r3, [r7, #4]
 8015ee6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015ee8:	68fa      	ldr	r2, [r7, #12]
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	429a      	cmp	r2, r3
 8015eee:	d002      	beq.n	8015ef6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	687a      	ldr	r2, [r7, #4]
 8015ef4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015ef6:	bf00      	nop
 8015ef8:	3714      	adds	r7, #20
 8015efa:	46bd      	mov	sp, r7
 8015efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f00:	4770      	bx	lr
 8015f02:	bf00      	nop
 8015f04:	2000856c 	.word	0x2000856c
 8015f08:	20008574 	.word	0x20008574

08015f0c <_Znwj>:
 8015f0c:	2801      	cmp	r0, #1
 8015f0e:	bf38      	it	cc
 8015f10:	2001      	movcc	r0, #1
 8015f12:	b510      	push	{r4, lr}
 8015f14:	4604      	mov	r4, r0
 8015f16:	4620      	mov	r0, r4
 8015f18:	f001 f908 	bl	801712c <malloc>
 8015f1c:	b930      	cbnz	r0, 8015f2c <_Znwj+0x20>
 8015f1e:	f000 f81b 	bl	8015f58 <_ZSt15get_new_handlerv>
 8015f22:	b908      	cbnz	r0, 8015f28 <_Znwj+0x1c>
 8015f24:	f000 ffd6 	bl	8016ed4 <abort>
 8015f28:	4780      	blx	r0
 8015f2a:	e7f4      	b.n	8015f16 <_Znwj+0xa>
 8015f2c:	bd10      	pop	{r4, pc}

08015f2e <__cxa_pure_virtual>:
 8015f2e:	b508      	push	{r3, lr}
 8015f30:	f000 f80c 	bl	8015f4c <_ZSt9terminatev>

08015f34 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8015f34:	b508      	push	{r3, lr}
 8015f36:	4780      	blx	r0
 8015f38:	f000 ffcc 	bl	8016ed4 <abort>

08015f3c <_ZSt13get_terminatev>:
 8015f3c:	4b02      	ldr	r3, [pc, #8]	; (8015f48 <_ZSt13get_terminatev+0xc>)
 8015f3e:	6818      	ldr	r0, [r3, #0]
 8015f40:	f3bf 8f5b 	dmb	ish
 8015f44:	4770      	bx	lr
 8015f46:	bf00      	nop
 8015f48:	200000f0 	.word	0x200000f0

08015f4c <_ZSt9terminatev>:
 8015f4c:	b508      	push	{r3, lr}
 8015f4e:	f7ff fff5 	bl	8015f3c <_ZSt13get_terminatev>
 8015f52:	f7ff ffef 	bl	8015f34 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08015f58 <_ZSt15get_new_handlerv>:
 8015f58:	4b02      	ldr	r3, [pc, #8]	; (8015f64 <_ZSt15get_new_handlerv+0xc>)
 8015f5a:	6818      	ldr	r0, [r3, #0]
 8015f5c:	f3bf 8f5b 	dmb	ish
 8015f60:	4770      	bx	lr
 8015f62:	bf00      	nop
 8015f64:	2000858c 	.word	0x2000858c

08015f68 <pow>:
 8015f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015f6c:	ec59 8b10 	vmov	r8, r9, d0
 8015f70:	ec57 6b11 	vmov	r6, r7, d1
 8015f74:	f000 f8a8 	bl	80160c8 <__ieee754_pow>
 8015f78:	4b4e      	ldr	r3, [pc, #312]	; (80160b4 <pow+0x14c>)
 8015f7a:	f993 3000 	ldrsb.w	r3, [r3]
 8015f7e:	3301      	adds	r3, #1
 8015f80:	ec55 4b10 	vmov	r4, r5, d0
 8015f84:	d015      	beq.n	8015fb2 <pow+0x4a>
 8015f86:	4632      	mov	r2, r6
 8015f88:	463b      	mov	r3, r7
 8015f8a:	4630      	mov	r0, r6
 8015f8c:	4639      	mov	r1, r7
 8015f8e:	f7ea fded 	bl	8000b6c <__aeabi_dcmpun>
 8015f92:	b970      	cbnz	r0, 8015fb2 <pow+0x4a>
 8015f94:	4642      	mov	r2, r8
 8015f96:	464b      	mov	r3, r9
 8015f98:	4640      	mov	r0, r8
 8015f9a:	4649      	mov	r1, r9
 8015f9c:	f7ea fde6 	bl	8000b6c <__aeabi_dcmpun>
 8015fa0:	2200      	movs	r2, #0
 8015fa2:	2300      	movs	r3, #0
 8015fa4:	b148      	cbz	r0, 8015fba <pow+0x52>
 8015fa6:	4630      	mov	r0, r6
 8015fa8:	4639      	mov	r1, r7
 8015faa:	f7ea fdad 	bl	8000b08 <__aeabi_dcmpeq>
 8015fae:	2800      	cmp	r0, #0
 8015fb0:	d17d      	bne.n	80160ae <pow+0x146>
 8015fb2:	ec45 4b10 	vmov	d0, r4, r5
 8015fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015fba:	4640      	mov	r0, r8
 8015fbc:	4649      	mov	r1, r9
 8015fbe:	f7ea fda3 	bl	8000b08 <__aeabi_dcmpeq>
 8015fc2:	b1e0      	cbz	r0, 8015ffe <pow+0x96>
 8015fc4:	2200      	movs	r2, #0
 8015fc6:	2300      	movs	r3, #0
 8015fc8:	4630      	mov	r0, r6
 8015fca:	4639      	mov	r1, r7
 8015fcc:	f7ea fd9c 	bl	8000b08 <__aeabi_dcmpeq>
 8015fd0:	2800      	cmp	r0, #0
 8015fd2:	d16c      	bne.n	80160ae <pow+0x146>
 8015fd4:	ec47 6b10 	vmov	d0, r6, r7
 8015fd8:	f000 fe55 	bl	8016c86 <finite>
 8015fdc:	2800      	cmp	r0, #0
 8015fde:	d0e8      	beq.n	8015fb2 <pow+0x4a>
 8015fe0:	2200      	movs	r2, #0
 8015fe2:	2300      	movs	r3, #0
 8015fe4:	4630      	mov	r0, r6
 8015fe6:	4639      	mov	r1, r7
 8015fe8:	f7ea fd98 	bl	8000b1c <__aeabi_dcmplt>
 8015fec:	2800      	cmp	r0, #0
 8015fee:	d0e0      	beq.n	8015fb2 <pow+0x4a>
 8015ff0:	f000 ff78 	bl	8016ee4 <__errno>
 8015ff4:	2321      	movs	r3, #33	; 0x21
 8015ff6:	6003      	str	r3, [r0, #0]
 8015ff8:	2400      	movs	r4, #0
 8015ffa:	4d2f      	ldr	r5, [pc, #188]	; (80160b8 <pow+0x150>)
 8015ffc:	e7d9      	b.n	8015fb2 <pow+0x4a>
 8015ffe:	ec45 4b10 	vmov	d0, r4, r5
 8016002:	f000 fe40 	bl	8016c86 <finite>
 8016006:	bbb8      	cbnz	r0, 8016078 <pow+0x110>
 8016008:	ec49 8b10 	vmov	d0, r8, r9
 801600c:	f000 fe3b 	bl	8016c86 <finite>
 8016010:	b390      	cbz	r0, 8016078 <pow+0x110>
 8016012:	ec47 6b10 	vmov	d0, r6, r7
 8016016:	f000 fe36 	bl	8016c86 <finite>
 801601a:	b368      	cbz	r0, 8016078 <pow+0x110>
 801601c:	4622      	mov	r2, r4
 801601e:	462b      	mov	r3, r5
 8016020:	4620      	mov	r0, r4
 8016022:	4629      	mov	r1, r5
 8016024:	f7ea fda2 	bl	8000b6c <__aeabi_dcmpun>
 8016028:	b160      	cbz	r0, 8016044 <pow+0xdc>
 801602a:	f000 ff5b 	bl	8016ee4 <__errno>
 801602e:	2321      	movs	r3, #33	; 0x21
 8016030:	6003      	str	r3, [r0, #0]
 8016032:	2200      	movs	r2, #0
 8016034:	2300      	movs	r3, #0
 8016036:	4610      	mov	r0, r2
 8016038:	4619      	mov	r1, r3
 801603a:	f7ea fc27 	bl	800088c <__aeabi_ddiv>
 801603e:	4604      	mov	r4, r0
 8016040:	460d      	mov	r5, r1
 8016042:	e7b6      	b.n	8015fb2 <pow+0x4a>
 8016044:	f000 ff4e 	bl	8016ee4 <__errno>
 8016048:	2322      	movs	r3, #34	; 0x22
 801604a:	6003      	str	r3, [r0, #0]
 801604c:	2200      	movs	r2, #0
 801604e:	2300      	movs	r3, #0
 8016050:	4640      	mov	r0, r8
 8016052:	4649      	mov	r1, r9
 8016054:	f7ea fd62 	bl	8000b1c <__aeabi_dcmplt>
 8016058:	2400      	movs	r4, #0
 801605a:	b158      	cbz	r0, 8016074 <pow+0x10c>
 801605c:	ec47 6b10 	vmov	d0, r6, r7
 8016060:	f000 fe26 	bl	8016cb0 <rint>
 8016064:	4632      	mov	r2, r6
 8016066:	ec51 0b10 	vmov	r0, r1, d0
 801606a:	463b      	mov	r3, r7
 801606c:	f7ea fd4c 	bl	8000b08 <__aeabi_dcmpeq>
 8016070:	2800      	cmp	r0, #0
 8016072:	d0c2      	beq.n	8015ffa <pow+0x92>
 8016074:	4d11      	ldr	r5, [pc, #68]	; (80160bc <pow+0x154>)
 8016076:	e79c      	b.n	8015fb2 <pow+0x4a>
 8016078:	2200      	movs	r2, #0
 801607a:	2300      	movs	r3, #0
 801607c:	4620      	mov	r0, r4
 801607e:	4629      	mov	r1, r5
 8016080:	f7ea fd42 	bl	8000b08 <__aeabi_dcmpeq>
 8016084:	2800      	cmp	r0, #0
 8016086:	d094      	beq.n	8015fb2 <pow+0x4a>
 8016088:	ec49 8b10 	vmov	d0, r8, r9
 801608c:	f000 fdfb 	bl	8016c86 <finite>
 8016090:	2800      	cmp	r0, #0
 8016092:	d08e      	beq.n	8015fb2 <pow+0x4a>
 8016094:	ec47 6b10 	vmov	d0, r6, r7
 8016098:	f000 fdf5 	bl	8016c86 <finite>
 801609c:	2800      	cmp	r0, #0
 801609e:	d088      	beq.n	8015fb2 <pow+0x4a>
 80160a0:	f000 ff20 	bl	8016ee4 <__errno>
 80160a4:	2322      	movs	r3, #34	; 0x22
 80160a6:	6003      	str	r3, [r0, #0]
 80160a8:	2400      	movs	r4, #0
 80160aa:	2500      	movs	r5, #0
 80160ac:	e781      	b.n	8015fb2 <pow+0x4a>
 80160ae:	4d04      	ldr	r5, [pc, #16]	; (80160c0 <pow+0x158>)
 80160b0:	2400      	movs	r4, #0
 80160b2:	e77e      	b.n	8015fb2 <pow+0x4a>
 80160b4:	200000f4 	.word	0x200000f4
 80160b8:	fff00000 	.word	0xfff00000
 80160bc:	7ff00000 	.word	0x7ff00000
 80160c0:	3ff00000 	.word	0x3ff00000
 80160c4:	00000000 	.word	0x00000000

080160c8 <__ieee754_pow>:
 80160c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160cc:	ed2d 8b06 	vpush	{d8-d10}
 80160d0:	b08d      	sub	sp, #52	; 0x34
 80160d2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80160d6:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 80160da:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80160de:	ea56 0100 	orrs.w	r1, r6, r0
 80160e2:	ec53 2b10 	vmov	r2, r3, d0
 80160e6:	f000 84d1 	beq.w	8016a8c <__ieee754_pow+0x9c4>
 80160ea:	497f      	ldr	r1, [pc, #508]	; (80162e8 <__ieee754_pow+0x220>)
 80160ec:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80160f0:	428c      	cmp	r4, r1
 80160f2:	ee10 8a10 	vmov	r8, s0
 80160f6:	4699      	mov	r9, r3
 80160f8:	dc09      	bgt.n	801610e <__ieee754_pow+0x46>
 80160fa:	d103      	bne.n	8016104 <__ieee754_pow+0x3c>
 80160fc:	b97a      	cbnz	r2, 801611e <__ieee754_pow+0x56>
 80160fe:	42a6      	cmp	r6, r4
 8016100:	dd02      	ble.n	8016108 <__ieee754_pow+0x40>
 8016102:	e00c      	b.n	801611e <__ieee754_pow+0x56>
 8016104:	428e      	cmp	r6, r1
 8016106:	dc02      	bgt.n	801610e <__ieee754_pow+0x46>
 8016108:	428e      	cmp	r6, r1
 801610a:	d110      	bne.n	801612e <__ieee754_pow+0x66>
 801610c:	b178      	cbz	r0, 801612e <__ieee754_pow+0x66>
 801610e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8016112:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8016116:	ea54 0308 	orrs.w	r3, r4, r8
 801611a:	f000 84b7 	beq.w	8016a8c <__ieee754_pow+0x9c4>
 801611e:	4873      	ldr	r0, [pc, #460]	; (80162ec <__ieee754_pow+0x224>)
 8016120:	b00d      	add	sp, #52	; 0x34
 8016122:	ecbd 8b06 	vpop	{d8-d10}
 8016126:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801612a:	f000 bdb9 	b.w	8016ca0 <nan>
 801612e:	f1b9 0f00 	cmp.w	r9, #0
 8016132:	da36      	bge.n	80161a2 <__ieee754_pow+0xda>
 8016134:	496e      	ldr	r1, [pc, #440]	; (80162f0 <__ieee754_pow+0x228>)
 8016136:	428e      	cmp	r6, r1
 8016138:	dc51      	bgt.n	80161de <__ieee754_pow+0x116>
 801613a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 801613e:	428e      	cmp	r6, r1
 8016140:	f340 84af 	ble.w	8016aa2 <__ieee754_pow+0x9da>
 8016144:	1531      	asrs	r1, r6, #20
 8016146:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801614a:	2914      	cmp	r1, #20
 801614c:	dd0f      	ble.n	801616e <__ieee754_pow+0xa6>
 801614e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8016152:	fa20 fc01 	lsr.w	ip, r0, r1
 8016156:	fa0c f101 	lsl.w	r1, ip, r1
 801615a:	4281      	cmp	r1, r0
 801615c:	f040 84a1 	bne.w	8016aa2 <__ieee754_pow+0x9da>
 8016160:	f00c 0c01 	and.w	ip, ip, #1
 8016164:	f1cc 0102 	rsb	r1, ip, #2
 8016168:	9100      	str	r1, [sp, #0]
 801616a:	b180      	cbz	r0, 801618e <__ieee754_pow+0xc6>
 801616c:	e059      	b.n	8016222 <__ieee754_pow+0x15a>
 801616e:	2800      	cmp	r0, #0
 8016170:	d155      	bne.n	801621e <__ieee754_pow+0x156>
 8016172:	f1c1 0114 	rsb	r1, r1, #20
 8016176:	fa46 fc01 	asr.w	ip, r6, r1
 801617a:	fa0c f101 	lsl.w	r1, ip, r1
 801617e:	42b1      	cmp	r1, r6
 8016180:	f040 848c 	bne.w	8016a9c <__ieee754_pow+0x9d4>
 8016184:	f00c 0c01 	and.w	ip, ip, #1
 8016188:	f1cc 0102 	rsb	r1, ip, #2
 801618c:	9100      	str	r1, [sp, #0]
 801618e:	4959      	ldr	r1, [pc, #356]	; (80162f4 <__ieee754_pow+0x22c>)
 8016190:	428e      	cmp	r6, r1
 8016192:	d12d      	bne.n	80161f0 <__ieee754_pow+0x128>
 8016194:	2f00      	cmp	r7, #0
 8016196:	da79      	bge.n	801628c <__ieee754_pow+0x1c4>
 8016198:	4956      	ldr	r1, [pc, #344]	; (80162f4 <__ieee754_pow+0x22c>)
 801619a:	2000      	movs	r0, #0
 801619c:	f7ea fb76 	bl	800088c <__aeabi_ddiv>
 80161a0:	e016      	b.n	80161d0 <__ieee754_pow+0x108>
 80161a2:	2100      	movs	r1, #0
 80161a4:	9100      	str	r1, [sp, #0]
 80161a6:	2800      	cmp	r0, #0
 80161a8:	d13b      	bne.n	8016222 <__ieee754_pow+0x15a>
 80161aa:	494f      	ldr	r1, [pc, #316]	; (80162e8 <__ieee754_pow+0x220>)
 80161ac:	428e      	cmp	r6, r1
 80161ae:	d1ee      	bne.n	801618e <__ieee754_pow+0xc6>
 80161b0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80161b4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80161b8:	ea53 0308 	orrs.w	r3, r3, r8
 80161bc:	f000 8466 	beq.w	8016a8c <__ieee754_pow+0x9c4>
 80161c0:	4b4d      	ldr	r3, [pc, #308]	; (80162f8 <__ieee754_pow+0x230>)
 80161c2:	429c      	cmp	r4, r3
 80161c4:	dd0d      	ble.n	80161e2 <__ieee754_pow+0x11a>
 80161c6:	2f00      	cmp	r7, #0
 80161c8:	f280 8464 	bge.w	8016a94 <__ieee754_pow+0x9cc>
 80161cc:	2000      	movs	r0, #0
 80161ce:	2100      	movs	r1, #0
 80161d0:	ec41 0b10 	vmov	d0, r0, r1
 80161d4:	b00d      	add	sp, #52	; 0x34
 80161d6:	ecbd 8b06 	vpop	{d8-d10}
 80161da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161de:	2102      	movs	r1, #2
 80161e0:	e7e0      	b.n	80161a4 <__ieee754_pow+0xdc>
 80161e2:	2f00      	cmp	r7, #0
 80161e4:	daf2      	bge.n	80161cc <__ieee754_pow+0x104>
 80161e6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80161ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80161ee:	e7ef      	b.n	80161d0 <__ieee754_pow+0x108>
 80161f0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80161f4:	d104      	bne.n	8016200 <__ieee754_pow+0x138>
 80161f6:	4610      	mov	r0, r2
 80161f8:	4619      	mov	r1, r3
 80161fa:	f7ea fa1d 	bl	8000638 <__aeabi_dmul>
 80161fe:	e7e7      	b.n	80161d0 <__ieee754_pow+0x108>
 8016200:	493e      	ldr	r1, [pc, #248]	; (80162fc <__ieee754_pow+0x234>)
 8016202:	428f      	cmp	r7, r1
 8016204:	d10d      	bne.n	8016222 <__ieee754_pow+0x15a>
 8016206:	f1b9 0f00 	cmp.w	r9, #0
 801620a:	db0a      	blt.n	8016222 <__ieee754_pow+0x15a>
 801620c:	ec43 2b10 	vmov	d0, r2, r3
 8016210:	b00d      	add	sp, #52	; 0x34
 8016212:	ecbd 8b06 	vpop	{d8-d10}
 8016216:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801621a:	f000 bc77 	b.w	8016b0c <__ieee754_sqrt>
 801621e:	2100      	movs	r1, #0
 8016220:	9100      	str	r1, [sp, #0]
 8016222:	ec43 2b10 	vmov	d0, r2, r3
 8016226:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801622a:	f000 fd23 	bl	8016c74 <fabs>
 801622e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016232:	ec51 0b10 	vmov	r0, r1, d0
 8016236:	f1b8 0f00 	cmp.w	r8, #0
 801623a:	d12a      	bne.n	8016292 <__ieee754_pow+0x1ca>
 801623c:	b12c      	cbz	r4, 801624a <__ieee754_pow+0x182>
 801623e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 80162f4 <__ieee754_pow+0x22c>
 8016242:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8016246:	45e6      	cmp	lr, ip
 8016248:	d123      	bne.n	8016292 <__ieee754_pow+0x1ca>
 801624a:	2f00      	cmp	r7, #0
 801624c:	da05      	bge.n	801625a <__ieee754_pow+0x192>
 801624e:	4602      	mov	r2, r0
 8016250:	460b      	mov	r3, r1
 8016252:	2000      	movs	r0, #0
 8016254:	4927      	ldr	r1, [pc, #156]	; (80162f4 <__ieee754_pow+0x22c>)
 8016256:	f7ea fb19 	bl	800088c <__aeabi_ddiv>
 801625a:	f1b9 0f00 	cmp.w	r9, #0
 801625e:	dab7      	bge.n	80161d0 <__ieee754_pow+0x108>
 8016260:	9b00      	ldr	r3, [sp, #0]
 8016262:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8016266:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801626a:	4323      	orrs	r3, r4
 801626c:	d108      	bne.n	8016280 <__ieee754_pow+0x1b8>
 801626e:	4602      	mov	r2, r0
 8016270:	460b      	mov	r3, r1
 8016272:	4610      	mov	r0, r2
 8016274:	4619      	mov	r1, r3
 8016276:	f7ea f827 	bl	80002c8 <__aeabi_dsub>
 801627a:	4602      	mov	r2, r0
 801627c:	460b      	mov	r3, r1
 801627e:	e78d      	b.n	801619c <__ieee754_pow+0xd4>
 8016280:	9b00      	ldr	r3, [sp, #0]
 8016282:	2b01      	cmp	r3, #1
 8016284:	d1a4      	bne.n	80161d0 <__ieee754_pow+0x108>
 8016286:	4602      	mov	r2, r0
 8016288:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801628c:	4610      	mov	r0, r2
 801628e:	4619      	mov	r1, r3
 8016290:	e79e      	b.n	80161d0 <__ieee754_pow+0x108>
 8016292:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8016296:	f10c 35ff 	add.w	r5, ip, #4294967295
 801629a:	950a      	str	r5, [sp, #40]	; 0x28
 801629c:	9d00      	ldr	r5, [sp, #0]
 801629e:	46ac      	mov	ip, r5
 80162a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80162a2:	ea5c 0505 	orrs.w	r5, ip, r5
 80162a6:	d0e4      	beq.n	8016272 <__ieee754_pow+0x1aa>
 80162a8:	4b15      	ldr	r3, [pc, #84]	; (8016300 <__ieee754_pow+0x238>)
 80162aa:	429e      	cmp	r6, r3
 80162ac:	f340 80fc 	ble.w	80164a8 <__ieee754_pow+0x3e0>
 80162b0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80162b4:	429e      	cmp	r6, r3
 80162b6:	4b10      	ldr	r3, [pc, #64]	; (80162f8 <__ieee754_pow+0x230>)
 80162b8:	dd07      	ble.n	80162ca <__ieee754_pow+0x202>
 80162ba:	429c      	cmp	r4, r3
 80162bc:	dc0a      	bgt.n	80162d4 <__ieee754_pow+0x20c>
 80162be:	2f00      	cmp	r7, #0
 80162c0:	da84      	bge.n	80161cc <__ieee754_pow+0x104>
 80162c2:	a307      	add	r3, pc, #28	; (adr r3, 80162e0 <__ieee754_pow+0x218>)
 80162c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162c8:	e795      	b.n	80161f6 <__ieee754_pow+0x12e>
 80162ca:	429c      	cmp	r4, r3
 80162cc:	dbf7      	blt.n	80162be <__ieee754_pow+0x1f6>
 80162ce:	4b09      	ldr	r3, [pc, #36]	; (80162f4 <__ieee754_pow+0x22c>)
 80162d0:	429c      	cmp	r4, r3
 80162d2:	dd17      	ble.n	8016304 <__ieee754_pow+0x23c>
 80162d4:	2f00      	cmp	r7, #0
 80162d6:	dcf4      	bgt.n	80162c2 <__ieee754_pow+0x1fa>
 80162d8:	e778      	b.n	80161cc <__ieee754_pow+0x104>
 80162da:	bf00      	nop
 80162dc:	f3af 8000 	nop.w
 80162e0:	8800759c 	.word	0x8800759c
 80162e4:	7e37e43c 	.word	0x7e37e43c
 80162e8:	7ff00000 	.word	0x7ff00000
 80162ec:	0801d90b 	.word	0x0801d90b
 80162f0:	433fffff 	.word	0x433fffff
 80162f4:	3ff00000 	.word	0x3ff00000
 80162f8:	3fefffff 	.word	0x3fefffff
 80162fc:	3fe00000 	.word	0x3fe00000
 8016300:	41e00000 	.word	0x41e00000
 8016304:	4b64      	ldr	r3, [pc, #400]	; (8016498 <__ieee754_pow+0x3d0>)
 8016306:	2200      	movs	r2, #0
 8016308:	f7e9 ffde 	bl	80002c8 <__aeabi_dsub>
 801630c:	a356      	add	r3, pc, #344	; (adr r3, 8016468 <__ieee754_pow+0x3a0>)
 801630e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016312:	4604      	mov	r4, r0
 8016314:	460d      	mov	r5, r1
 8016316:	f7ea f98f 	bl	8000638 <__aeabi_dmul>
 801631a:	a355      	add	r3, pc, #340	; (adr r3, 8016470 <__ieee754_pow+0x3a8>)
 801631c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016320:	4606      	mov	r6, r0
 8016322:	460f      	mov	r7, r1
 8016324:	4620      	mov	r0, r4
 8016326:	4629      	mov	r1, r5
 8016328:	f7ea f986 	bl	8000638 <__aeabi_dmul>
 801632c:	4b5b      	ldr	r3, [pc, #364]	; (801649c <__ieee754_pow+0x3d4>)
 801632e:	4682      	mov	sl, r0
 8016330:	468b      	mov	fp, r1
 8016332:	2200      	movs	r2, #0
 8016334:	4620      	mov	r0, r4
 8016336:	4629      	mov	r1, r5
 8016338:	f7ea f97e 	bl	8000638 <__aeabi_dmul>
 801633c:	4602      	mov	r2, r0
 801633e:	460b      	mov	r3, r1
 8016340:	a14d      	add	r1, pc, #308	; (adr r1, 8016478 <__ieee754_pow+0x3b0>)
 8016342:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016346:	f7e9 ffbf 	bl	80002c8 <__aeabi_dsub>
 801634a:	4622      	mov	r2, r4
 801634c:	462b      	mov	r3, r5
 801634e:	f7ea f973 	bl	8000638 <__aeabi_dmul>
 8016352:	4602      	mov	r2, r0
 8016354:	460b      	mov	r3, r1
 8016356:	2000      	movs	r0, #0
 8016358:	4951      	ldr	r1, [pc, #324]	; (80164a0 <__ieee754_pow+0x3d8>)
 801635a:	f7e9 ffb5 	bl	80002c8 <__aeabi_dsub>
 801635e:	4622      	mov	r2, r4
 8016360:	4680      	mov	r8, r0
 8016362:	4689      	mov	r9, r1
 8016364:	462b      	mov	r3, r5
 8016366:	4620      	mov	r0, r4
 8016368:	4629      	mov	r1, r5
 801636a:	f7ea f965 	bl	8000638 <__aeabi_dmul>
 801636e:	4602      	mov	r2, r0
 8016370:	460b      	mov	r3, r1
 8016372:	4640      	mov	r0, r8
 8016374:	4649      	mov	r1, r9
 8016376:	f7ea f95f 	bl	8000638 <__aeabi_dmul>
 801637a:	a341      	add	r3, pc, #260	; (adr r3, 8016480 <__ieee754_pow+0x3b8>)
 801637c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016380:	f7ea f95a 	bl	8000638 <__aeabi_dmul>
 8016384:	4602      	mov	r2, r0
 8016386:	460b      	mov	r3, r1
 8016388:	4650      	mov	r0, sl
 801638a:	4659      	mov	r1, fp
 801638c:	f7e9 ff9c 	bl	80002c8 <__aeabi_dsub>
 8016390:	4602      	mov	r2, r0
 8016392:	460b      	mov	r3, r1
 8016394:	4680      	mov	r8, r0
 8016396:	4689      	mov	r9, r1
 8016398:	4630      	mov	r0, r6
 801639a:	4639      	mov	r1, r7
 801639c:	f7e9 ff96 	bl	80002cc <__adddf3>
 80163a0:	2400      	movs	r4, #0
 80163a2:	4632      	mov	r2, r6
 80163a4:	463b      	mov	r3, r7
 80163a6:	4620      	mov	r0, r4
 80163a8:	460d      	mov	r5, r1
 80163aa:	f7e9 ff8d 	bl	80002c8 <__aeabi_dsub>
 80163ae:	4602      	mov	r2, r0
 80163b0:	460b      	mov	r3, r1
 80163b2:	4640      	mov	r0, r8
 80163b4:	4649      	mov	r1, r9
 80163b6:	f7e9 ff87 	bl	80002c8 <__aeabi_dsub>
 80163ba:	9b00      	ldr	r3, [sp, #0]
 80163bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80163be:	3b01      	subs	r3, #1
 80163c0:	4313      	orrs	r3, r2
 80163c2:	4682      	mov	sl, r0
 80163c4:	468b      	mov	fp, r1
 80163c6:	f040 81f1 	bne.w	80167ac <__ieee754_pow+0x6e4>
 80163ca:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8016488 <__ieee754_pow+0x3c0>
 80163ce:	eeb0 8a47 	vmov.f32	s16, s14
 80163d2:	eef0 8a67 	vmov.f32	s17, s15
 80163d6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80163da:	2600      	movs	r6, #0
 80163dc:	4632      	mov	r2, r6
 80163de:	463b      	mov	r3, r7
 80163e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80163e4:	f7e9 ff70 	bl	80002c8 <__aeabi_dsub>
 80163e8:	4622      	mov	r2, r4
 80163ea:	462b      	mov	r3, r5
 80163ec:	f7ea f924 	bl	8000638 <__aeabi_dmul>
 80163f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80163f4:	4680      	mov	r8, r0
 80163f6:	4689      	mov	r9, r1
 80163f8:	4650      	mov	r0, sl
 80163fa:	4659      	mov	r1, fp
 80163fc:	f7ea f91c 	bl	8000638 <__aeabi_dmul>
 8016400:	4602      	mov	r2, r0
 8016402:	460b      	mov	r3, r1
 8016404:	4640      	mov	r0, r8
 8016406:	4649      	mov	r1, r9
 8016408:	f7e9 ff60 	bl	80002cc <__adddf3>
 801640c:	4632      	mov	r2, r6
 801640e:	463b      	mov	r3, r7
 8016410:	4680      	mov	r8, r0
 8016412:	4689      	mov	r9, r1
 8016414:	4620      	mov	r0, r4
 8016416:	4629      	mov	r1, r5
 8016418:	f7ea f90e 	bl	8000638 <__aeabi_dmul>
 801641c:	460b      	mov	r3, r1
 801641e:	4604      	mov	r4, r0
 8016420:	460d      	mov	r5, r1
 8016422:	4602      	mov	r2, r0
 8016424:	4649      	mov	r1, r9
 8016426:	4640      	mov	r0, r8
 8016428:	f7e9 ff50 	bl	80002cc <__adddf3>
 801642c:	4b1d      	ldr	r3, [pc, #116]	; (80164a4 <__ieee754_pow+0x3dc>)
 801642e:	4299      	cmp	r1, r3
 8016430:	ec45 4b19 	vmov	d9, r4, r5
 8016434:	4606      	mov	r6, r0
 8016436:	460f      	mov	r7, r1
 8016438:	468b      	mov	fp, r1
 801643a:	f340 82fe 	ble.w	8016a3a <__ieee754_pow+0x972>
 801643e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8016442:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8016446:	4303      	orrs	r3, r0
 8016448:	f000 81f0 	beq.w	801682c <__ieee754_pow+0x764>
 801644c:	a310      	add	r3, pc, #64	; (adr r3, 8016490 <__ieee754_pow+0x3c8>)
 801644e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016452:	ec51 0b18 	vmov	r0, r1, d8
 8016456:	f7ea f8ef 	bl	8000638 <__aeabi_dmul>
 801645a:	a30d      	add	r3, pc, #52	; (adr r3, 8016490 <__ieee754_pow+0x3c8>)
 801645c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016460:	e6cb      	b.n	80161fa <__ieee754_pow+0x132>
 8016462:	bf00      	nop
 8016464:	f3af 8000 	nop.w
 8016468:	60000000 	.word	0x60000000
 801646c:	3ff71547 	.word	0x3ff71547
 8016470:	f85ddf44 	.word	0xf85ddf44
 8016474:	3e54ae0b 	.word	0x3e54ae0b
 8016478:	55555555 	.word	0x55555555
 801647c:	3fd55555 	.word	0x3fd55555
 8016480:	652b82fe 	.word	0x652b82fe
 8016484:	3ff71547 	.word	0x3ff71547
 8016488:	00000000 	.word	0x00000000
 801648c:	bff00000 	.word	0xbff00000
 8016490:	8800759c 	.word	0x8800759c
 8016494:	7e37e43c 	.word	0x7e37e43c
 8016498:	3ff00000 	.word	0x3ff00000
 801649c:	3fd00000 	.word	0x3fd00000
 80164a0:	3fe00000 	.word	0x3fe00000
 80164a4:	408fffff 	.word	0x408fffff
 80164a8:	4bd7      	ldr	r3, [pc, #860]	; (8016808 <__ieee754_pow+0x740>)
 80164aa:	ea03 0309 	and.w	r3, r3, r9
 80164ae:	2200      	movs	r2, #0
 80164b0:	b92b      	cbnz	r3, 80164be <__ieee754_pow+0x3f6>
 80164b2:	4bd6      	ldr	r3, [pc, #856]	; (801680c <__ieee754_pow+0x744>)
 80164b4:	f7ea f8c0 	bl	8000638 <__aeabi_dmul>
 80164b8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80164bc:	460c      	mov	r4, r1
 80164be:	1523      	asrs	r3, r4, #20
 80164c0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80164c4:	4413      	add	r3, r2
 80164c6:	9309      	str	r3, [sp, #36]	; 0x24
 80164c8:	4bd1      	ldr	r3, [pc, #836]	; (8016810 <__ieee754_pow+0x748>)
 80164ca:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80164ce:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80164d2:	429c      	cmp	r4, r3
 80164d4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80164d8:	dd08      	ble.n	80164ec <__ieee754_pow+0x424>
 80164da:	4bce      	ldr	r3, [pc, #824]	; (8016814 <__ieee754_pow+0x74c>)
 80164dc:	429c      	cmp	r4, r3
 80164de:	f340 8163 	ble.w	80167a8 <__ieee754_pow+0x6e0>
 80164e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80164e4:	3301      	adds	r3, #1
 80164e6:	9309      	str	r3, [sp, #36]	; 0x24
 80164e8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80164ec:	2400      	movs	r4, #0
 80164ee:	00e3      	lsls	r3, r4, #3
 80164f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80164f2:	4bc9      	ldr	r3, [pc, #804]	; (8016818 <__ieee754_pow+0x750>)
 80164f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80164f8:	ed93 7b00 	vldr	d7, [r3]
 80164fc:	4629      	mov	r1, r5
 80164fe:	ec53 2b17 	vmov	r2, r3, d7
 8016502:	eeb0 8a47 	vmov.f32	s16, s14
 8016506:	eef0 8a67 	vmov.f32	s17, s15
 801650a:	4682      	mov	sl, r0
 801650c:	f7e9 fedc 	bl	80002c8 <__aeabi_dsub>
 8016510:	4652      	mov	r2, sl
 8016512:	4606      	mov	r6, r0
 8016514:	460f      	mov	r7, r1
 8016516:	462b      	mov	r3, r5
 8016518:	ec51 0b18 	vmov	r0, r1, d8
 801651c:	f7e9 fed6 	bl	80002cc <__adddf3>
 8016520:	4602      	mov	r2, r0
 8016522:	460b      	mov	r3, r1
 8016524:	2000      	movs	r0, #0
 8016526:	49bd      	ldr	r1, [pc, #756]	; (801681c <__ieee754_pow+0x754>)
 8016528:	f7ea f9b0 	bl	800088c <__aeabi_ddiv>
 801652c:	ec41 0b19 	vmov	d9, r0, r1
 8016530:	4602      	mov	r2, r0
 8016532:	460b      	mov	r3, r1
 8016534:	4630      	mov	r0, r6
 8016536:	4639      	mov	r1, r7
 8016538:	f7ea f87e 	bl	8000638 <__aeabi_dmul>
 801653c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016540:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016544:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016548:	2300      	movs	r3, #0
 801654a:	9304      	str	r3, [sp, #16]
 801654c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8016550:	46ab      	mov	fp, r5
 8016552:	106d      	asrs	r5, r5, #1
 8016554:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8016558:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801655c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8016560:	2200      	movs	r2, #0
 8016562:	4640      	mov	r0, r8
 8016564:	4649      	mov	r1, r9
 8016566:	4614      	mov	r4, r2
 8016568:	461d      	mov	r5, r3
 801656a:	f7ea f865 	bl	8000638 <__aeabi_dmul>
 801656e:	4602      	mov	r2, r0
 8016570:	460b      	mov	r3, r1
 8016572:	4630      	mov	r0, r6
 8016574:	4639      	mov	r1, r7
 8016576:	f7e9 fea7 	bl	80002c8 <__aeabi_dsub>
 801657a:	ec53 2b18 	vmov	r2, r3, d8
 801657e:	4606      	mov	r6, r0
 8016580:	460f      	mov	r7, r1
 8016582:	4620      	mov	r0, r4
 8016584:	4629      	mov	r1, r5
 8016586:	f7e9 fe9f 	bl	80002c8 <__aeabi_dsub>
 801658a:	4602      	mov	r2, r0
 801658c:	460b      	mov	r3, r1
 801658e:	4650      	mov	r0, sl
 8016590:	4659      	mov	r1, fp
 8016592:	f7e9 fe99 	bl	80002c8 <__aeabi_dsub>
 8016596:	4642      	mov	r2, r8
 8016598:	464b      	mov	r3, r9
 801659a:	f7ea f84d 	bl	8000638 <__aeabi_dmul>
 801659e:	4602      	mov	r2, r0
 80165a0:	460b      	mov	r3, r1
 80165a2:	4630      	mov	r0, r6
 80165a4:	4639      	mov	r1, r7
 80165a6:	f7e9 fe8f 	bl	80002c8 <__aeabi_dsub>
 80165aa:	ec53 2b19 	vmov	r2, r3, d9
 80165ae:	f7ea f843 	bl	8000638 <__aeabi_dmul>
 80165b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80165b6:	ec41 0b18 	vmov	d8, r0, r1
 80165ba:	4610      	mov	r0, r2
 80165bc:	4619      	mov	r1, r3
 80165be:	f7ea f83b 	bl	8000638 <__aeabi_dmul>
 80165c2:	a37d      	add	r3, pc, #500	; (adr r3, 80167b8 <__ieee754_pow+0x6f0>)
 80165c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165c8:	4604      	mov	r4, r0
 80165ca:	460d      	mov	r5, r1
 80165cc:	f7ea f834 	bl	8000638 <__aeabi_dmul>
 80165d0:	a37b      	add	r3, pc, #492	; (adr r3, 80167c0 <__ieee754_pow+0x6f8>)
 80165d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165d6:	f7e9 fe79 	bl	80002cc <__adddf3>
 80165da:	4622      	mov	r2, r4
 80165dc:	462b      	mov	r3, r5
 80165de:	f7ea f82b 	bl	8000638 <__aeabi_dmul>
 80165e2:	a379      	add	r3, pc, #484	; (adr r3, 80167c8 <__ieee754_pow+0x700>)
 80165e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165e8:	f7e9 fe70 	bl	80002cc <__adddf3>
 80165ec:	4622      	mov	r2, r4
 80165ee:	462b      	mov	r3, r5
 80165f0:	f7ea f822 	bl	8000638 <__aeabi_dmul>
 80165f4:	a376      	add	r3, pc, #472	; (adr r3, 80167d0 <__ieee754_pow+0x708>)
 80165f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165fa:	f7e9 fe67 	bl	80002cc <__adddf3>
 80165fe:	4622      	mov	r2, r4
 8016600:	462b      	mov	r3, r5
 8016602:	f7ea f819 	bl	8000638 <__aeabi_dmul>
 8016606:	a374      	add	r3, pc, #464	; (adr r3, 80167d8 <__ieee754_pow+0x710>)
 8016608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801660c:	f7e9 fe5e 	bl	80002cc <__adddf3>
 8016610:	4622      	mov	r2, r4
 8016612:	462b      	mov	r3, r5
 8016614:	f7ea f810 	bl	8000638 <__aeabi_dmul>
 8016618:	a371      	add	r3, pc, #452	; (adr r3, 80167e0 <__ieee754_pow+0x718>)
 801661a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801661e:	f7e9 fe55 	bl	80002cc <__adddf3>
 8016622:	4622      	mov	r2, r4
 8016624:	4606      	mov	r6, r0
 8016626:	460f      	mov	r7, r1
 8016628:	462b      	mov	r3, r5
 801662a:	4620      	mov	r0, r4
 801662c:	4629      	mov	r1, r5
 801662e:	f7ea f803 	bl	8000638 <__aeabi_dmul>
 8016632:	4602      	mov	r2, r0
 8016634:	460b      	mov	r3, r1
 8016636:	4630      	mov	r0, r6
 8016638:	4639      	mov	r1, r7
 801663a:	f7e9 fffd 	bl	8000638 <__aeabi_dmul>
 801663e:	4642      	mov	r2, r8
 8016640:	4604      	mov	r4, r0
 8016642:	460d      	mov	r5, r1
 8016644:	464b      	mov	r3, r9
 8016646:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801664a:	f7e9 fe3f 	bl	80002cc <__adddf3>
 801664e:	ec53 2b18 	vmov	r2, r3, d8
 8016652:	f7e9 fff1 	bl	8000638 <__aeabi_dmul>
 8016656:	4622      	mov	r2, r4
 8016658:	462b      	mov	r3, r5
 801665a:	f7e9 fe37 	bl	80002cc <__adddf3>
 801665e:	4642      	mov	r2, r8
 8016660:	4682      	mov	sl, r0
 8016662:	468b      	mov	fp, r1
 8016664:	464b      	mov	r3, r9
 8016666:	4640      	mov	r0, r8
 8016668:	4649      	mov	r1, r9
 801666a:	f7e9 ffe5 	bl	8000638 <__aeabi_dmul>
 801666e:	4b6c      	ldr	r3, [pc, #432]	; (8016820 <__ieee754_pow+0x758>)
 8016670:	2200      	movs	r2, #0
 8016672:	4606      	mov	r6, r0
 8016674:	460f      	mov	r7, r1
 8016676:	f7e9 fe29 	bl	80002cc <__adddf3>
 801667a:	4652      	mov	r2, sl
 801667c:	465b      	mov	r3, fp
 801667e:	f7e9 fe25 	bl	80002cc <__adddf3>
 8016682:	9c04      	ldr	r4, [sp, #16]
 8016684:	460d      	mov	r5, r1
 8016686:	4622      	mov	r2, r4
 8016688:	460b      	mov	r3, r1
 801668a:	4640      	mov	r0, r8
 801668c:	4649      	mov	r1, r9
 801668e:	f7e9 ffd3 	bl	8000638 <__aeabi_dmul>
 8016692:	4b63      	ldr	r3, [pc, #396]	; (8016820 <__ieee754_pow+0x758>)
 8016694:	4680      	mov	r8, r0
 8016696:	4689      	mov	r9, r1
 8016698:	2200      	movs	r2, #0
 801669a:	4620      	mov	r0, r4
 801669c:	4629      	mov	r1, r5
 801669e:	f7e9 fe13 	bl	80002c8 <__aeabi_dsub>
 80166a2:	4632      	mov	r2, r6
 80166a4:	463b      	mov	r3, r7
 80166a6:	f7e9 fe0f 	bl	80002c8 <__aeabi_dsub>
 80166aa:	4602      	mov	r2, r0
 80166ac:	460b      	mov	r3, r1
 80166ae:	4650      	mov	r0, sl
 80166b0:	4659      	mov	r1, fp
 80166b2:	f7e9 fe09 	bl	80002c8 <__aeabi_dsub>
 80166b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80166ba:	f7e9 ffbd 	bl	8000638 <__aeabi_dmul>
 80166be:	4622      	mov	r2, r4
 80166c0:	4606      	mov	r6, r0
 80166c2:	460f      	mov	r7, r1
 80166c4:	462b      	mov	r3, r5
 80166c6:	ec51 0b18 	vmov	r0, r1, d8
 80166ca:	f7e9 ffb5 	bl	8000638 <__aeabi_dmul>
 80166ce:	4602      	mov	r2, r0
 80166d0:	460b      	mov	r3, r1
 80166d2:	4630      	mov	r0, r6
 80166d4:	4639      	mov	r1, r7
 80166d6:	f7e9 fdf9 	bl	80002cc <__adddf3>
 80166da:	4606      	mov	r6, r0
 80166dc:	460f      	mov	r7, r1
 80166de:	4602      	mov	r2, r0
 80166e0:	460b      	mov	r3, r1
 80166e2:	4640      	mov	r0, r8
 80166e4:	4649      	mov	r1, r9
 80166e6:	f7e9 fdf1 	bl	80002cc <__adddf3>
 80166ea:	9c04      	ldr	r4, [sp, #16]
 80166ec:	a33e      	add	r3, pc, #248	; (adr r3, 80167e8 <__ieee754_pow+0x720>)
 80166ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166f2:	4620      	mov	r0, r4
 80166f4:	460d      	mov	r5, r1
 80166f6:	f7e9 ff9f 	bl	8000638 <__aeabi_dmul>
 80166fa:	4642      	mov	r2, r8
 80166fc:	ec41 0b18 	vmov	d8, r0, r1
 8016700:	464b      	mov	r3, r9
 8016702:	4620      	mov	r0, r4
 8016704:	4629      	mov	r1, r5
 8016706:	f7e9 fddf 	bl	80002c8 <__aeabi_dsub>
 801670a:	4602      	mov	r2, r0
 801670c:	460b      	mov	r3, r1
 801670e:	4630      	mov	r0, r6
 8016710:	4639      	mov	r1, r7
 8016712:	f7e9 fdd9 	bl	80002c8 <__aeabi_dsub>
 8016716:	a336      	add	r3, pc, #216	; (adr r3, 80167f0 <__ieee754_pow+0x728>)
 8016718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801671c:	f7e9 ff8c 	bl	8000638 <__aeabi_dmul>
 8016720:	a335      	add	r3, pc, #212	; (adr r3, 80167f8 <__ieee754_pow+0x730>)
 8016722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016726:	4606      	mov	r6, r0
 8016728:	460f      	mov	r7, r1
 801672a:	4620      	mov	r0, r4
 801672c:	4629      	mov	r1, r5
 801672e:	f7e9 ff83 	bl	8000638 <__aeabi_dmul>
 8016732:	4602      	mov	r2, r0
 8016734:	460b      	mov	r3, r1
 8016736:	4630      	mov	r0, r6
 8016738:	4639      	mov	r1, r7
 801673a:	f7e9 fdc7 	bl	80002cc <__adddf3>
 801673e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016740:	4b38      	ldr	r3, [pc, #224]	; (8016824 <__ieee754_pow+0x75c>)
 8016742:	4413      	add	r3, r2
 8016744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016748:	f7e9 fdc0 	bl	80002cc <__adddf3>
 801674c:	4682      	mov	sl, r0
 801674e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016750:	468b      	mov	fp, r1
 8016752:	f7e9 ff07 	bl	8000564 <__aeabi_i2d>
 8016756:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8016758:	4b33      	ldr	r3, [pc, #204]	; (8016828 <__ieee754_pow+0x760>)
 801675a:	4413      	add	r3, r2
 801675c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016760:	4606      	mov	r6, r0
 8016762:	460f      	mov	r7, r1
 8016764:	4652      	mov	r2, sl
 8016766:	465b      	mov	r3, fp
 8016768:	ec51 0b18 	vmov	r0, r1, d8
 801676c:	f7e9 fdae 	bl	80002cc <__adddf3>
 8016770:	4642      	mov	r2, r8
 8016772:	464b      	mov	r3, r9
 8016774:	f7e9 fdaa 	bl	80002cc <__adddf3>
 8016778:	4632      	mov	r2, r6
 801677a:	463b      	mov	r3, r7
 801677c:	f7e9 fda6 	bl	80002cc <__adddf3>
 8016780:	9c04      	ldr	r4, [sp, #16]
 8016782:	4632      	mov	r2, r6
 8016784:	463b      	mov	r3, r7
 8016786:	4620      	mov	r0, r4
 8016788:	460d      	mov	r5, r1
 801678a:	f7e9 fd9d 	bl	80002c8 <__aeabi_dsub>
 801678e:	4642      	mov	r2, r8
 8016790:	464b      	mov	r3, r9
 8016792:	f7e9 fd99 	bl	80002c8 <__aeabi_dsub>
 8016796:	ec53 2b18 	vmov	r2, r3, d8
 801679a:	f7e9 fd95 	bl	80002c8 <__aeabi_dsub>
 801679e:	4602      	mov	r2, r0
 80167a0:	460b      	mov	r3, r1
 80167a2:	4650      	mov	r0, sl
 80167a4:	4659      	mov	r1, fp
 80167a6:	e606      	b.n	80163b6 <__ieee754_pow+0x2ee>
 80167a8:	2401      	movs	r4, #1
 80167aa:	e6a0      	b.n	80164ee <__ieee754_pow+0x426>
 80167ac:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8016800 <__ieee754_pow+0x738>
 80167b0:	e60d      	b.n	80163ce <__ieee754_pow+0x306>
 80167b2:	bf00      	nop
 80167b4:	f3af 8000 	nop.w
 80167b8:	4a454eef 	.word	0x4a454eef
 80167bc:	3fca7e28 	.word	0x3fca7e28
 80167c0:	93c9db65 	.word	0x93c9db65
 80167c4:	3fcd864a 	.word	0x3fcd864a
 80167c8:	a91d4101 	.word	0xa91d4101
 80167cc:	3fd17460 	.word	0x3fd17460
 80167d0:	518f264d 	.word	0x518f264d
 80167d4:	3fd55555 	.word	0x3fd55555
 80167d8:	db6fabff 	.word	0xdb6fabff
 80167dc:	3fdb6db6 	.word	0x3fdb6db6
 80167e0:	33333303 	.word	0x33333303
 80167e4:	3fe33333 	.word	0x3fe33333
 80167e8:	e0000000 	.word	0xe0000000
 80167ec:	3feec709 	.word	0x3feec709
 80167f0:	dc3a03fd 	.word	0xdc3a03fd
 80167f4:	3feec709 	.word	0x3feec709
 80167f8:	145b01f5 	.word	0x145b01f5
 80167fc:	be3e2fe0 	.word	0xbe3e2fe0
 8016800:	00000000 	.word	0x00000000
 8016804:	3ff00000 	.word	0x3ff00000
 8016808:	7ff00000 	.word	0x7ff00000
 801680c:	43400000 	.word	0x43400000
 8016810:	0003988e 	.word	0x0003988e
 8016814:	000bb679 	.word	0x000bb679
 8016818:	0801d6a0 	.word	0x0801d6a0
 801681c:	3ff00000 	.word	0x3ff00000
 8016820:	40080000 	.word	0x40080000
 8016824:	0801d6c0 	.word	0x0801d6c0
 8016828:	0801d6b0 	.word	0x0801d6b0
 801682c:	a3b5      	add	r3, pc, #724	; (adr r3, 8016b04 <__ieee754_pow+0xa3c>)
 801682e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016832:	4640      	mov	r0, r8
 8016834:	4649      	mov	r1, r9
 8016836:	f7e9 fd49 	bl	80002cc <__adddf3>
 801683a:	4622      	mov	r2, r4
 801683c:	ec41 0b1a 	vmov	d10, r0, r1
 8016840:	462b      	mov	r3, r5
 8016842:	4630      	mov	r0, r6
 8016844:	4639      	mov	r1, r7
 8016846:	f7e9 fd3f 	bl	80002c8 <__aeabi_dsub>
 801684a:	4602      	mov	r2, r0
 801684c:	460b      	mov	r3, r1
 801684e:	ec51 0b1a 	vmov	r0, r1, d10
 8016852:	f7ea f981 	bl	8000b58 <__aeabi_dcmpgt>
 8016856:	2800      	cmp	r0, #0
 8016858:	f47f adf8 	bne.w	801644c <__ieee754_pow+0x384>
 801685c:	4aa4      	ldr	r2, [pc, #656]	; (8016af0 <__ieee754_pow+0xa28>)
 801685e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016862:	4293      	cmp	r3, r2
 8016864:	f340 810b 	ble.w	8016a7e <__ieee754_pow+0x9b6>
 8016868:	151b      	asrs	r3, r3, #20
 801686a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801686e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8016872:	fa4a f303 	asr.w	r3, sl, r3
 8016876:	445b      	add	r3, fp
 8016878:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801687c:	4e9d      	ldr	r6, [pc, #628]	; (8016af4 <__ieee754_pow+0xa2c>)
 801687e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8016882:	4116      	asrs	r6, r2
 8016884:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8016888:	2000      	movs	r0, #0
 801688a:	ea23 0106 	bic.w	r1, r3, r6
 801688e:	f1c2 0214 	rsb	r2, r2, #20
 8016892:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8016896:	fa4a fa02 	asr.w	sl, sl, r2
 801689a:	f1bb 0f00 	cmp.w	fp, #0
 801689e:	4602      	mov	r2, r0
 80168a0:	460b      	mov	r3, r1
 80168a2:	4620      	mov	r0, r4
 80168a4:	4629      	mov	r1, r5
 80168a6:	bfb8      	it	lt
 80168a8:	f1ca 0a00 	rsblt	sl, sl, #0
 80168ac:	f7e9 fd0c 	bl	80002c8 <__aeabi_dsub>
 80168b0:	ec41 0b19 	vmov	d9, r0, r1
 80168b4:	4642      	mov	r2, r8
 80168b6:	464b      	mov	r3, r9
 80168b8:	ec51 0b19 	vmov	r0, r1, d9
 80168bc:	f7e9 fd06 	bl	80002cc <__adddf3>
 80168c0:	2400      	movs	r4, #0
 80168c2:	a379      	add	r3, pc, #484	; (adr r3, 8016aa8 <__ieee754_pow+0x9e0>)
 80168c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168c8:	4620      	mov	r0, r4
 80168ca:	460d      	mov	r5, r1
 80168cc:	f7e9 feb4 	bl	8000638 <__aeabi_dmul>
 80168d0:	ec53 2b19 	vmov	r2, r3, d9
 80168d4:	4606      	mov	r6, r0
 80168d6:	460f      	mov	r7, r1
 80168d8:	4620      	mov	r0, r4
 80168da:	4629      	mov	r1, r5
 80168dc:	f7e9 fcf4 	bl	80002c8 <__aeabi_dsub>
 80168e0:	4602      	mov	r2, r0
 80168e2:	460b      	mov	r3, r1
 80168e4:	4640      	mov	r0, r8
 80168e6:	4649      	mov	r1, r9
 80168e8:	f7e9 fcee 	bl	80002c8 <__aeabi_dsub>
 80168ec:	a370      	add	r3, pc, #448	; (adr r3, 8016ab0 <__ieee754_pow+0x9e8>)
 80168ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f2:	f7e9 fea1 	bl	8000638 <__aeabi_dmul>
 80168f6:	a370      	add	r3, pc, #448	; (adr r3, 8016ab8 <__ieee754_pow+0x9f0>)
 80168f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168fc:	4680      	mov	r8, r0
 80168fe:	4689      	mov	r9, r1
 8016900:	4620      	mov	r0, r4
 8016902:	4629      	mov	r1, r5
 8016904:	f7e9 fe98 	bl	8000638 <__aeabi_dmul>
 8016908:	4602      	mov	r2, r0
 801690a:	460b      	mov	r3, r1
 801690c:	4640      	mov	r0, r8
 801690e:	4649      	mov	r1, r9
 8016910:	f7e9 fcdc 	bl	80002cc <__adddf3>
 8016914:	4604      	mov	r4, r0
 8016916:	460d      	mov	r5, r1
 8016918:	4602      	mov	r2, r0
 801691a:	460b      	mov	r3, r1
 801691c:	4630      	mov	r0, r6
 801691e:	4639      	mov	r1, r7
 8016920:	f7e9 fcd4 	bl	80002cc <__adddf3>
 8016924:	4632      	mov	r2, r6
 8016926:	463b      	mov	r3, r7
 8016928:	4680      	mov	r8, r0
 801692a:	4689      	mov	r9, r1
 801692c:	f7e9 fccc 	bl	80002c8 <__aeabi_dsub>
 8016930:	4602      	mov	r2, r0
 8016932:	460b      	mov	r3, r1
 8016934:	4620      	mov	r0, r4
 8016936:	4629      	mov	r1, r5
 8016938:	f7e9 fcc6 	bl	80002c8 <__aeabi_dsub>
 801693c:	4642      	mov	r2, r8
 801693e:	4606      	mov	r6, r0
 8016940:	460f      	mov	r7, r1
 8016942:	464b      	mov	r3, r9
 8016944:	4640      	mov	r0, r8
 8016946:	4649      	mov	r1, r9
 8016948:	f7e9 fe76 	bl	8000638 <__aeabi_dmul>
 801694c:	a35c      	add	r3, pc, #368	; (adr r3, 8016ac0 <__ieee754_pow+0x9f8>)
 801694e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016952:	4604      	mov	r4, r0
 8016954:	460d      	mov	r5, r1
 8016956:	f7e9 fe6f 	bl	8000638 <__aeabi_dmul>
 801695a:	a35b      	add	r3, pc, #364	; (adr r3, 8016ac8 <__ieee754_pow+0xa00>)
 801695c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016960:	f7e9 fcb2 	bl	80002c8 <__aeabi_dsub>
 8016964:	4622      	mov	r2, r4
 8016966:	462b      	mov	r3, r5
 8016968:	f7e9 fe66 	bl	8000638 <__aeabi_dmul>
 801696c:	a358      	add	r3, pc, #352	; (adr r3, 8016ad0 <__ieee754_pow+0xa08>)
 801696e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016972:	f7e9 fcab 	bl	80002cc <__adddf3>
 8016976:	4622      	mov	r2, r4
 8016978:	462b      	mov	r3, r5
 801697a:	f7e9 fe5d 	bl	8000638 <__aeabi_dmul>
 801697e:	a356      	add	r3, pc, #344	; (adr r3, 8016ad8 <__ieee754_pow+0xa10>)
 8016980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016984:	f7e9 fca0 	bl	80002c8 <__aeabi_dsub>
 8016988:	4622      	mov	r2, r4
 801698a:	462b      	mov	r3, r5
 801698c:	f7e9 fe54 	bl	8000638 <__aeabi_dmul>
 8016990:	a353      	add	r3, pc, #332	; (adr r3, 8016ae0 <__ieee754_pow+0xa18>)
 8016992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016996:	f7e9 fc99 	bl	80002cc <__adddf3>
 801699a:	4622      	mov	r2, r4
 801699c:	462b      	mov	r3, r5
 801699e:	f7e9 fe4b 	bl	8000638 <__aeabi_dmul>
 80169a2:	4602      	mov	r2, r0
 80169a4:	460b      	mov	r3, r1
 80169a6:	4640      	mov	r0, r8
 80169a8:	4649      	mov	r1, r9
 80169aa:	f7e9 fc8d 	bl	80002c8 <__aeabi_dsub>
 80169ae:	4604      	mov	r4, r0
 80169b0:	460d      	mov	r5, r1
 80169b2:	4602      	mov	r2, r0
 80169b4:	460b      	mov	r3, r1
 80169b6:	4640      	mov	r0, r8
 80169b8:	4649      	mov	r1, r9
 80169ba:	f7e9 fe3d 	bl	8000638 <__aeabi_dmul>
 80169be:	2200      	movs	r2, #0
 80169c0:	ec41 0b19 	vmov	d9, r0, r1
 80169c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80169c8:	4620      	mov	r0, r4
 80169ca:	4629      	mov	r1, r5
 80169cc:	f7e9 fc7c 	bl	80002c8 <__aeabi_dsub>
 80169d0:	4602      	mov	r2, r0
 80169d2:	460b      	mov	r3, r1
 80169d4:	ec51 0b19 	vmov	r0, r1, d9
 80169d8:	f7e9 ff58 	bl	800088c <__aeabi_ddiv>
 80169dc:	4632      	mov	r2, r6
 80169de:	4604      	mov	r4, r0
 80169e0:	460d      	mov	r5, r1
 80169e2:	463b      	mov	r3, r7
 80169e4:	4640      	mov	r0, r8
 80169e6:	4649      	mov	r1, r9
 80169e8:	f7e9 fe26 	bl	8000638 <__aeabi_dmul>
 80169ec:	4632      	mov	r2, r6
 80169ee:	463b      	mov	r3, r7
 80169f0:	f7e9 fc6c 	bl	80002cc <__adddf3>
 80169f4:	4602      	mov	r2, r0
 80169f6:	460b      	mov	r3, r1
 80169f8:	4620      	mov	r0, r4
 80169fa:	4629      	mov	r1, r5
 80169fc:	f7e9 fc64 	bl	80002c8 <__aeabi_dsub>
 8016a00:	4642      	mov	r2, r8
 8016a02:	464b      	mov	r3, r9
 8016a04:	f7e9 fc60 	bl	80002c8 <__aeabi_dsub>
 8016a08:	460b      	mov	r3, r1
 8016a0a:	4602      	mov	r2, r0
 8016a0c:	493a      	ldr	r1, [pc, #232]	; (8016af8 <__ieee754_pow+0xa30>)
 8016a0e:	2000      	movs	r0, #0
 8016a10:	f7e9 fc5a 	bl	80002c8 <__aeabi_dsub>
 8016a14:	e9cd 0100 	strd	r0, r1, [sp]
 8016a18:	9b01      	ldr	r3, [sp, #4]
 8016a1a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8016a1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8016a22:	da2f      	bge.n	8016a84 <__ieee754_pow+0x9bc>
 8016a24:	4650      	mov	r0, sl
 8016a26:	ed9d 0b00 	vldr	d0, [sp]
 8016a2a:	f000 f9cd 	bl	8016dc8 <scalbn>
 8016a2e:	ec51 0b10 	vmov	r0, r1, d0
 8016a32:	ec53 2b18 	vmov	r2, r3, d8
 8016a36:	f7ff bbe0 	b.w	80161fa <__ieee754_pow+0x132>
 8016a3a:	4b30      	ldr	r3, [pc, #192]	; (8016afc <__ieee754_pow+0xa34>)
 8016a3c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8016a40:	429e      	cmp	r6, r3
 8016a42:	f77f af0b 	ble.w	801685c <__ieee754_pow+0x794>
 8016a46:	4b2e      	ldr	r3, [pc, #184]	; (8016b00 <__ieee754_pow+0xa38>)
 8016a48:	440b      	add	r3, r1
 8016a4a:	4303      	orrs	r3, r0
 8016a4c:	d00b      	beq.n	8016a66 <__ieee754_pow+0x99e>
 8016a4e:	a326      	add	r3, pc, #152	; (adr r3, 8016ae8 <__ieee754_pow+0xa20>)
 8016a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a54:	ec51 0b18 	vmov	r0, r1, d8
 8016a58:	f7e9 fdee 	bl	8000638 <__aeabi_dmul>
 8016a5c:	a322      	add	r3, pc, #136	; (adr r3, 8016ae8 <__ieee754_pow+0xa20>)
 8016a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a62:	f7ff bbca 	b.w	80161fa <__ieee754_pow+0x132>
 8016a66:	4622      	mov	r2, r4
 8016a68:	462b      	mov	r3, r5
 8016a6a:	f7e9 fc2d 	bl	80002c8 <__aeabi_dsub>
 8016a6e:	4642      	mov	r2, r8
 8016a70:	464b      	mov	r3, r9
 8016a72:	f7ea f867 	bl	8000b44 <__aeabi_dcmpge>
 8016a76:	2800      	cmp	r0, #0
 8016a78:	f43f aef0 	beq.w	801685c <__ieee754_pow+0x794>
 8016a7c:	e7e7      	b.n	8016a4e <__ieee754_pow+0x986>
 8016a7e:	f04f 0a00 	mov.w	sl, #0
 8016a82:	e717      	b.n	80168b4 <__ieee754_pow+0x7ec>
 8016a84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016a88:	4619      	mov	r1, r3
 8016a8a:	e7d2      	b.n	8016a32 <__ieee754_pow+0x96a>
 8016a8c:	491a      	ldr	r1, [pc, #104]	; (8016af8 <__ieee754_pow+0xa30>)
 8016a8e:	2000      	movs	r0, #0
 8016a90:	f7ff bb9e 	b.w	80161d0 <__ieee754_pow+0x108>
 8016a94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016a98:	f7ff bb9a 	b.w	80161d0 <__ieee754_pow+0x108>
 8016a9c:	9000      	str	r0, [sp, #0]
 8016a9e:	f7ff bb76 	b.w	801618e <__ieee754_pow+0xc6>
 8016aa2:	2100      	movs	r1, #0
 8016aa4:	f7ff bb60 	b.w	8016168 <__ieee754_pow+0xa0>
 8016aa8:	00000000 	.word	0x00000000
 8016aac:	3fe62e43 	.word	0x3fe62e43
 8016ab0:	fefa39ef 	.word	0xfefa39ef
 8016ab4:	3fe62e42 	.word	0x3fe62e42
 8016ab8:	0ca86c39 	.word	0x0ca86c39
 8016abc:	be205c61 	.word	0xbe205c61
 8016ac0:	72bea4d0 	.word	0x72bea4d0
 8016ac4:	3e663769 	.word	0x3e663769
 8016ac8:	c5d26bf1 	.word	0xc5d26bf1
 8016acc:	3ebbbd41 	.word	0x3ebbbd41
 8016ad0:	af25de2c 	.word	0xaf25de2c
 8016ad4:	3f11566a 	.word	0x3f11566a
 8016ad8:	16bebd93 	.word	0x16bebd93
 8016adc:	3f66c16c 	.word	0x3f66c16c
 8016ae0:	5555553e 	.word	0x5555553e
 8016ae4:	3fc55555 	.word	0x3fc55555
 8016ae8:	c2f8f359 	.word	0xc2f8f359
 8016aec:	01a56e1f 	.word	0x01a56e1f
 8016af0:	3fe00000 	.word	0x3fe00000
 8016af4:	000fffff 	.word	0x000fffff
 8016af8:	3ff00000 	.word	0x3ff00000
 8016afc:	4090cbff 	.word	0x4090cbff
 8016b00:	3f6f3400 	.word	0x3f6f3400
 8016b04:	652b82fe 	.word	0x652b82fe
 8016b08:	3c971547 	.word	0x3c971547

08016b0c <__ieee754_sqrt>:
 8016b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b10:	ec55 4b10 	vmov	r4, r5, d0
 8016b14:	4e56      	ldr	r6, [pc, #344]	; (8016c70 <__ieee754_sqrt+0x164>)
 8016b16:	43ae      	bics	r6, r5
 8016b18:	ee10 0a10 	vmov	r0, s0
 8016b1c:	ee10 3a10 	vmov	r3, s0
 8016b20:	4629      	mov	r1, r5
 8016b22:	462a      	mov	r2, r5
 8016b24:	d110      	bne.n	8016b48 <__ieee754_sqrt+0x3c>
 8016b26:	ee10 2a10 	vmov	r2, s0
 8016b2a:	462b      	mov	r3, r5
 8016b2c:	f7e9 fd84 	bl	8000638 <__aeabi_dmul>
 8016b30:	4602      	mov	r2, r0
 8016b32:	460b      	mov	r3, r1
 8016b34:	4620      	mov	r0, r4
 8016b36:	4629      	mov	r1, r5
 8016b38:	f7e9 fbc8 	bl	80002cc <__adddf3>
 8016b3c:	4604      	mov	r4, r0
 8016b3e:	460d      	mov	r5, r1
 8016b40:	ec45 4b10 	vmov	d0, r4, r5
 8016b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b48:	2d00      	cmp	r5, #0
 8016b4a:	dc10      	bgt.n	8016b6e <__ieee754_sqrt+0x62>
 8016b4c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8016b50:	4330      	orrs	r0, r6
 8016b52:	d0f5      	beq.n	8016b40 <__ieee754_sqrt+0x34>
 8016b54:	b15d      	cbz	r5, 8016b6e <__ieee754_sqrt+0x62>
 8016b56:	ee10 2a10 	vmov	r2, s0
 8016b5a:	462b      	mov	r3, r5
 8016b5c:	ee10 0a10 	vmov	r0, s0
 8016b60:	f7e9 fbb2 	bl	80002c8 <__aeabi_dsub>
 8016b64:	4602      	mov	r2, r0
 8016b66:	460b      	mov	r3, r1
 8016b68:	f7e9 fe90 	bl	800088c <__aeabi_ddiv>
 8016b6c:	e7e6      	b.n	8016b3c <__ieee754_sqrt+0x30>
 8016b6e:	1509      	asrs	r1, r1, #20
 8016b70:	d076      	beq.n	8016c60 <__ieee754_sqrt+0x154>
 8016b72:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8016b76:	07ce      	lsls	r6, r1, #31
 8016b78:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8016b7c:	bf5e      	ittt	pl
 8016b7e:	0fda      	lsrpl	r2, r3, #31
 8016b80:	005b      	lslpl	r3, r3, #1
 8016b82:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8016b86:	0fda      	lsrs	r2, r3, #31
 8016b88:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8016b8c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8016b90:	2000      	movs	r0, #0
 8016b92:	106d      	asrs	r5, r5, #1
 8016b94:	005b      	lsls	r3, r3, #1
 8016b96:	f04f 0e16 	mov.w	lr, #22
 8016b9a:	4684      	mov	ip, r0
 8016b9c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8016ba0:	eb0c 0401 	add.w	r4, ip, r1
 8016ba4:	4294      	cmp	r4, r2
 8016ba6:	bfde      	ittt	le
 8016ba8:	1b12      	suble	r2, r2, r4
 8016baa:	eb04 0c01 	addle.w	ip, r4, r1
 8016bae:	1840      	addle	r0, r0, r1
 8016bb0:	0052      	lsls	r2, r2, #1
 8016bb2:	f1be 0e01 	subs.w	lr, lr, #1
 8016bb6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8016bba:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8016bbe:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016bc2:	d1ed      	bne.n	8016ba0 <__ieee754_sqrt+0x94>
 8016bc4:	4671      	mov	r1, lr
 8016bc6:	2720      	movs	r7, #32
 8016bc8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8016bcc:	4562      	cmp	r2, ip
 8016bce:	eb04 060e 	add.w	r6, r4, lr
 8016bd2:	dc02      	bgt.n	8016bda <__ieee754_sqrt+0xce>
 8016bd4:	d113      	bne.n	8016bfe <__ieee754_sqrt+0xf2>
 8016bd6:	429e      	cmp	r6, r3
 8016bd8:	d811      	bhi.n	8016bfe <__ieee754_sqrt+0xf2>
 8016bda:	2e00      	cmp	r6, #0
 8016bdc:	eb06 0e04 	add.w	lr, r6, r4
 8016be0:	da43      	bge.n	8016c6a <__ieee754_sqrt+0x15e>
 8016be2:	f1be 0f00 	cmp.w	lr, #0
 8016be6:	db40      	blt.n	8016c6a <__ieee754_sqrt+0x15e>
 8016be8:	f10c 0801 	add.w	r8, ip, #1
 8016bec:	eba2 020c 	sub.w	r2, r2, ip
 8016bf0:	429e      	cmp	r6, r3
 8016bf2:	bf88      	it	hi
 8016bf4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8016bf8:	1b9b      	subs	r3, r3, r6
 8016bfa:	4421      	add	r1, r4
 8016bfc:	46c4      	mov	ip, r8
 8016bfe:	0052      	lsls	r2, r2, #1
 8016c00:	3f01      	subs	r7, #1
 8016c02:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8016c06:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8016c0a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016c0e:	d1dd      	bne.n	8016bcc <__ieee754_sqrt+0xc0>
 8016c10:	4313      	orrs	r3, r2
 8016c12:	d006      	beq.n	8016c22 <__ieee754_sqrt+0x116>
 8016c14:	1c4c      	adds	r4, r1, #1
 8016c16:	bf13      	iteet	ne
 8016c18:	3101      	addne	r1, #1
 8016c1a:	3001      	addeq	r0, #1
 8016c1c:	4639      	moveq	r1, r7
 8016c1e:	f021 0101 	bicne.w	r1, r1, #1
 8016c22:	1043      	asrs	r3, r0, #1
 8016c24:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8016c28:	0849      	lsrs	r1, r1, #1
 8016c2a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8016c2e:	07c2      	lsls	r2, r0, #31
 8016c30:	bf48      	it	mi
 8016c32:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8016c36:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8016c3a:	460c      	mov	r4, r1
 8016c3c:	463d      	mov	r5, r7
 8016c3e:	e77f      	b.n	8016b40 <__ieee754_sqrt+0x34>
 8016c40:	0ada      	lsrs	r2, r3, #11
 8016c42:	3815      	subs	r0, #21
 8016c44:	055b      	lsls	r3, r3, #21
 8016c46:	2a00      	cmp	r2, #0
 8016c48:	d0fa      	beq.n	8016c40 <__ieee754_sqrt+0x134>
 8016c4a:	02d7      	lsls	r7, r2, #11
 8016c4c:	d50a      	bpl.n	8016c64 <__ieee754_sqrt+0x158>
 8016c4e:	f1c1 0420 	rsb	r4, r1, #32
 8016c52:	fa23 f404 	lsr.w	r4, r3, r4
 8016c56:	1e4d      	subs	r5, r1, #1
 8016c58:	408b      	lsls	r3, r1
 8016c5a:	4322      	orrs	r2, r4
 8016c5c:	1b41      	subs	r1, r0, r5
 8016c5e:	e788      	b.n	8016b72 <__ieee754_sqrt+0x66>
 8016c60:	4608      	mov	r0, r1
 8016c62:	e7f0      	b.n	8016c46 <__ieee754_sqrt+0x13a>
 8016c64:	0052      	lsls	r2, r2, #1
 8016c66:	3101      	adds	r1, #1
 8016c68:	e7ef      	b.n	8016c4a <__ieee754_sqrt+0x13e>
 8016c6a:	46e0      	mov	r8, ip
 8016c6c:	e7be      	b.n	8016bec <__ieee754_sqrt+0xe0>
 8016c6e:	bf00      	nop
 8016c70:	7ff00000 	.word	0x7ff00000

08016c74 <fabs>:
 8016c74:	ec51 0b10 	vmov	r0, r1, d0
 8016c78:	ee10 2a10 	vmov	r2, s0
 8016c7c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016c80:	ec43 2b10 	vmov	d0, r2, r3
 8016c84:	4770      	bx	lr

08016c86 <finite>:
 8016c86:	b082      	sub	sp, #8
 8016c88:	ed8d 0b00 	vstr	d0, [sp]
 8016c8c:	9801      	ldr	r0, [sp, #4]
 8016c8e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8016c92:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8016c96:	0fc0      	lsrs	r0, r0, #31
 8016c98:	b002      	add	sp, #8
 8016c9a:	4770      	bx	lr
 8016c9c:	0000      	movs	r0, r0
	...

08016ca0 <nan>:
 8016ca0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016ca8 <nan+0x8>
 8016ca4:	4770      	bx	lr
 8016ca6:	bf00      	nop
 8016ca8:	00000000 	.word	0x00000000
 8016cac:	7ff80000 	.word	0x7ff80000

08016cb0 <rint>:
 8016cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016cb2:	ec51 0b10 	vmov	r0, r1, d0
 8016cb6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016cba:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8016cbe:	2e13      	cmp	r6, #19
 8016cc0:	ee10 4a10 	vmov	r4, s0
 8016cc4:	460b      	mov	r3, r1
 8016cc6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8016cca:	dc58      	bgt.n	8016d7e <rint+0xce>
 8016ccc:	2e00      	cmp	r6, #0
 8016cce:	da2b      	bge.n	8016d28 <rint+0x78>
 8016cd0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8016cd4:	4302      	orrs	r2, r0
 8016cd6:	d023      	beq.n	8016d20 <rint+0x70>
 8016cd8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8016cdc:	4302      	orrs	r2, r0
 8016cde:	4254      	negs	r4, r2
 8016ce0:	4314      	orrs	r4, r2
 8016ce2:	0c4b      	lsrs	r3, r1, #17
 8016ce4:	0b24      	lsrs	r4, r4, #12
 8016ce6:	045b      	lsls	r3, r3, #17
 8016ce8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8016cec:	ea44 0103 	orr.w	r1, r4, r3
 8016cf0:	4b32      	ldr	r3, [pc, #200]	; (8016dbc <rint+0x10c>)
 8016cf2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8016cf6:	e9d3 6700 	ldrd	r6, r7, [r3]
 8016cfa:	4602      	mov	r2, r0
 8016cfc:	460b      	mov	r3, r1
 8016cfe:	4630      	mov	r0, r6
 8016d00:	4639      	mov	r1, r7
 8016d02:	f7e9 fae3 	bl	80002cc <__adddf3>
 8016d06:	e9cd 0100 	strd	r0, r1, [sp]
 8016d0a:	463b      	mov	r3, r7
 8016d0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016d10:	4632      	mov	r2, r6
 8016d12:	f7e9 fad9 	bl	80002c8 <__aeabi_dsub>
 8016d16:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016d1a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8016d1e:	4639      	mov	r1, r7
 8016d20:	ec41 0b10 	vmov	d0, r0, r1
 8016d24:	b003      	add	sp, #12
 8016d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016d28:	4a25      	ldr	r2, [pc, #148]	; (8016dc0 <rint+0x110>)
 8016d2a:	4132      	asrs	r2, r6
 8016d2c:	ea01 0702 	and.w	r7, r1, r2
 8016d30:	4307      	orrs	r7, r0
 8016d32:	d0f5      	beq.n	8016d20 <rint+0x70>
 8016d34:	0851      	lsrs	r1, r2, #1
 8016d36:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8016d3a:	4314      	orrs	r4, r2
 8016d3c:	d00c      	beq.n	8016d58 <rint+0xa8>
 8016d3e:	ea23 0201 	bic.w	r2, r3, r1
 8016d42:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8016d46:	2e13      	cmp	r6, #19
 8016d48:	fa43 f606 	asr.w	r6, r3, r6
 8016d4c:	bf0c      	ite	eq
 8016d4e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8016d52:	2400      	movne	r4, #0
 8016d54:	ea42 0306 	orr.w	r3, r2, r6
 8016d58:	4918      	ldr	r1, [pc, #96]	; (8016dbc <rint+0x10c>)
 8016d5a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8016d5e:	4622      	mov	r2, r4
 8016d60:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016d64:	4620      	mov	r0, r4
 8016d66:	4629      	mov	r1, r5
 8016d68:	f7e9 fab0 	bl	80002cc <__adddf3>
 8016d6c:	e9cd 0100 	strd	r0, r1, [sp]
 8016d70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016d74:	4622      	mov	r2, r4
 8016d76:	462b      	mov	r3, r5
 8016d78:	f7e9 faa6 	bl	80002c8 <__aeabi_dsub>
 8016d7c:	e7d0      	b.n	8016d20 <rint+0x70>
 8016d7e:	2e33      	cmp	r6, #51	; 0x33
 8016d80:	dd07      	ble.n	8016d92 <rint+0xe2>
 8016d82:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8016d86:	d1cb      	bne.n	8016d20 <rint+0x70>
 8016d88:	ee10 2a10 	vmov	r2, s0
 8016d8c:	f7e9 fa9e 	bl	80002cc <__adddf3>
 8016d90:	e7c6      	b.n	8016d20 <rint+0x70>
 8016d92:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8016d96:	f04f 36ff 	mov.w	r6, #4294967295
 8016d9a:	40d6      	lsrs	r6, r2
 8016d9c:	4230      	tst	r0, r6
 8016d9e:	d0bf      	beq.n	8016d20 <rint+0x70>
 8016da0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8016da4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8016da8:	bf1f      	itttt	ne
 8016daa:	ea24 0101 	bicne.w	r1, r4, r1
 8016dae:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8016db2:	fa44 f202 	asrne.w	r2, r4, r2
 8016db6:	ea41 0402 	orrne.w	r4, r1, r2
 8016dba:	e7cd      	b.n	8016d58 <rint+0xa8>
 8016dbc:	0801d6d0 	.word	0x0801d6d0
 8016dc0:	000fffff 	.word	0x000fffff
 8016dc4:	00000000 	.word	0x00000000

08016dc8 <scalbn>:
 8016dc8:	b570      	push	{r4, r5, r6, lr}
 8016dca:	ec55 4b10 	vmov	r4, r5, d0
 8016dce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8016dd2:	4606      	mov	r6, r0
 8016dd4:	462b      	mov	r3, r5
 8016dd6:	b99a      	cbnz	r2, 8016e00 <scalbn+0x38>
 8016dd8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8016ddc:	4323      	orrs	r3, r4
 8016dde:	d036      	beq.n	8016e4e <scalbn+0x86>
 8016de0:	4b39      	ldr	r3, [pc, #228]	; (8016ec8 <scalbn+0x100>)
 8016de2:	4629      	mov	r1, r5
 8016de4:	ee10 0a10 	vmov	r0, s0
 8016de8:	2200      	movs	r2, #0
 8016dea:	f7e9 fc25 	bl	8000638 <__aeabi_dmul>
 8016dee:	4b37      	ldr	r3, [pc, #220]	; (8016ecc <scalbn+0x104>)
 8016df0:	429e      	cmp	r6, r3
 8016df2:	4604      	mov	r4, r0
 8016df4:	460d      	mov	r5, r1
 8016df6:	da10      	bge.n	8016e1a <scalbn+0x52>
 8016df8:	a32b      	add	r3, pc, #172	; (adr r3, 8016ea8 <scalbn+0xe0>)
 8016dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016dfe:	e03a      	b.n	8016e76 <scalbn+0xae>
 8016e00:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8016e04:	428a      	cmp	r2, r1
 8016e06:	d10c      	bne.n	8016e22 <scalbn+0x5a>
 8016e08:	ee10 2a10 	vmov	r2, s0
 8016e0c:	4620      	mov	r0, r4
 8016e0e:	4629      	mov	r1, r5
 8016e10:	f7e9 fa5c 	bl	80002cc <__adddf3>
 8016e14:	4604      	mov	r4, r0
 8016e16:	460d      	mov	r5, r1
 8016e18:	e019      	b.n	8016e4e <scalbn+0x86>
 8016e1a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016e1e:	460b      	mov	r3, r1
 8016e20:	3a36      	subs	r2, #54	; 0x36
 8016e22:	4432      	add	r2, r6
 8016e24:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8016e28:	428a      	cmp	r2, r1
 8016e2a:	dd08      	ble.n	8016e3e <scalbn+0x76>
 8016e2c:	2d00      	cmp	r5, #0
 8016e2e:	a120      	add	r1, pc, #128	; (adr r1, 8016eb0 <scalbn+0xe8>)
 8016e30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e34:	da1c      	bge.n	8016e70 <scalbn+0xa8>
 8016e36:	a120      	add	r1, pc, #128	; (adr r1, 8016eb8 <scalbn+0xf0>)
 8016e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e3c:	e018      	b.n	8016e70 <scalbn+0xa8>
 8016e3e:	2a00      	cmp	r2, #0
 8016e40:	dd08      	ble.n	8016e54 <scalbn+0x8c>
 8016e42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016e46:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016e4a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016e4e:	ec45 4b10 	vmov	d0, r4, r5
 8016e52:	bd70      	pop	{r4, r5, r6, pc}
 8016e54:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8016e58:	da19      	bge.n	8016e8e <scalbn+0xc6>
 8016e5a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016e5e:	429e      	cmp	r6, r3
 8016e60:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8016e64:	dd0a      	ble.n	8016e7c <scalbn+0xb4>
 8016e66:	a112      	add	r1, pc, #72	; (adr r1, 8016eb0 <scalbn+0xe8>)
 8016e68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d1e2      	bne.n	8016e36 <scalbn+0x6e>
 8016e70:	a30f      	add	r3, pc, #60	; (adr r3, 8016eb0 <scalbn+0xe8>)
 8016e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016e76:	f7e9 fbdf 	bl	8000638 <__aeabi_dmul>
 8016e7a:	e7cb      	b.n	8016e14 <scalbn+0x4c>
 8016e7c:	a10a      	add	r1, pc, #40	; (adr r1, 8016ea8 <scalbn+0xe0>)
 8016e7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	d0b8      	beq.n	8016df8 <scalbn+0x30>
 8016e86:	a10e      	add	r1, pc, #56	; (adr r1, 8016ec0 <scalbn+0xf8>)
 8016e88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016e8c:	e7b4      	b.n	8016df8 <scalbn+0x30>
 8016e8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016e92:	3236      	adds	r2, #54	; 0x36
 8016e94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016e98:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8016e9c:	4620      	mov	r0, r4
 8016e9e:	4b0c      	ldr	r3, [pc, #48]	; (8016ed0 <scalbn+0x108>)
 8016ea0:	2200      	movs	r2, #0
 8016ea2:	e7e8      	b.n	8016e76 <scalbn+0xae>
 8016ea4:	f3af 8000 	nop.w
 8016ea8:	c2f8f359 	.word	0xc2f8f359
 8016eac:	01a56e1f 	.word	0x01a56e1f
 8016eb0:	8800759c 	.word	0x8800759c
 8016eb4:	7e37e43c 	.word	0x7e37e43c
 8016eb8:	8800759c 	.word	0x8800759c
 8016ebc:	fe37e43c 	.word	0xfe37e43c
 8016ec0:	c2f8f359 	.word	0xc2f8f359
 8016ec4:	81a56e1f 	.word	0x81a56e1f
 8016ec8:	43500000 	.word	0x43500000
 8016ecc:	ffff3cb0 	.word	0xffff3cb0
 8016ed0:	3c900000 	.word	0x3c900000

08016ed4 <abort>:
 8016ed4:	b508      	push	{r3, lr}
 8016ed6:	2006      	movs	r0, #6
 8016ed8:	f001 f9c2 	bl	8018260 <raise>
 8016edc:	2001      	movs	r0, #1
 8016ede:	f005 fa1f 	bl	801c320 <_exit>
	...

08016ee4 <__errno>:
 8016ee4:	4b01      	ldr	r3, [pc, #4]	; (8016eec <__errno+0x8>)
 8016ee6:	6818      	ldr	r0, [r3, #0]
 8016ee8:	4770      	bx	lr
 8016eea:	bf00      	nop
 8016eec:	200000f8 	.word	0x200000f8

08016ef0 <std>:
 8016ef0:	2300      	movs	r3, #0
 8016ef2:	b510      	push	{r4, lr}
 8016ef4:	4604      	mov	r4, r0
 8016ef6:	e9c0 3300 	strd	r3, r3, [r0]
 8016efa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016efe:	6083      	str	r3, [r0, #8]
 8016f00:	8181      	strh	r1, [r0, #12]
 8016f02:	6643      	str	r3, [r0, #100]	; 0x64
 8016f04:	81c2      	strh	r2, [r0, #14]
 8016f06:	6183      	str	r3, [r0, #24]
 8016f08:	4619      	mov	r1, r3
 8016f0a:	2208      	movs	r2, #8
 8016f0c:	305c      	adds	r0, #92	; 0x5c
 8016f0e:	f000 f945 	bl	801719c <memset>
 8016f12:	4b05      	ldr	r3, [pc, #20]	; (8016f28 <std+0x38>)
 8016f14:	6263      	str	r3, [r4, #36]	; 0x24
 8016f16:	4b05      	ldr	r3, [pc, #20]	; (8016f2c <std+0x3c>)
 8016f18:	62a3      	str	r3, [r4, #40]	; 0x28
 8016f1a:	4b05      	ldr	r3, [pc, #20]	; (8016f30 <std+0x40>)
 8016f1c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016f1e:	4b05      	ldr	r3, [pc, #20]	; (8016f34 <std+0x44>)
 8016f20:	6224      	str	r4, [r4, #32]
 8016f22:	6323      	str	r3, [r4, #48]	; 0x30
 8016f24:	bd10      	pop	{r4, pc}
 8016f26:	bf00      	nop
 8016f28:	08018331 	.word	0x08018331
 8016f2c:	08018357 	.word	0x08018357
 8016f30:	0801838f 	.word	0x0801838f
 8016f34:	080183b3 	.word	0x080183b3

08016f38 <_cleanup_r>:
 8016f38:	4901      	ldr	r1, [pc, #4]	; (8016f40 <_cleanup_r+0x8>)
 8016f3a:	f000 b8af 	b.w	801709c <_fwalk_reent>
 8016f3e:	bf00      	nop
 8016f40:	0801a2d5 	.word	0x0801a2d5

08016f44 <__sfmoreglue>:
 8016f44:	b570      	push	{r4, r5, r6, lr}
 8016f46:	1e4a      	subs	r2, r1, #1
 8016f48:	2568      	movs	r5, #104	; 0x68
 8016f4a:	4355      	muls	r5, r2
 8016f4c:	460e      	mov	r6, r1
 8016f4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016f52:	f000 f97b 	bl	801724c <_malloc_r>
 8016f56:	4604      	mov	r4, r0
 8016f58:	b140      	cbz	r0, 8016f6c <__sfmoreglue+0x28>
 8016f5a:	2100      	movs	r1, #0
 8016f5c:	e9c0 1600 	strd	r1, r6, [r0]
 8016f60:	300c      	adds	r0, #12
 8016f62:	60a0      	str	r0, [r4, #8]
 8016f64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016f68:	f000 f918 	bl	801719c <memset>
 8016f6c:	4620      	mov	r0, r4
 8016f6e:	bd70      	pop	{r4, r5, r6, pc}

08016f70 <__sfp_lock_acquire>:
 8016f70:	4801      	ldr	r0, [pc, #4]	; (8016f78 <__sfp_lock_acquire+0x8>)
 8016f72:	f000 b8d8 	b.w	8017126 <__retarget_lock_acquire_recursive>
 8016f76:	bf00      	nop
 8016f78:	2000d0c4 	.word	0x2000d0c4

08016f7c <__sfp_lock_release>:
 8016f7c:	4801      	ldr	r0, [pc, #4]	; (8016f84 <__sfp_lock_release+0x8>)
 8016f7e:	f000 b8d3 	b.w	8017128 <__retarget_lock_release_recursive>
 8016f82:	bf00      	nop
 8016f84:	2000d0c4 	.word	0x2000d0c4

08016f88 <__sinit_lock_acquire>:
 8016f88:	4801      	ldr	r0, [pc, #4]	; (8016f90 <__sinit_lock_acquire+0x8>)
 8016f8a:	f000 b8cc 	b.w	8017126 <__retarget_lock_acquire_recursive>
 8016f8e:	bf00      	nop
 8016f90:	2000d0bf 	.word	0x2000d0bf

08016f94 <__sinit_lock_release>:
 8016f94:	4801      	ldr	r0, [pc, #4]	; (8016f9c <__sinit_lock_release+0x8>)
 8016f96:	f000 b8c7 	b.w	8017128 <__retarget_lock_release_recursive>
 8016f9a:	bf00      	nop
 8016f9c:	2000d0bf 	.word	0x2000d0bf

08016fa0 <__sinit>:
 8016fa0:	b510      	push	{r4, lr}
 8016fa2:	4604      	mov	r4, r0
 8016fa4:	f7ff fff0 	bl	8016f88 <__sinit_lock_acquire>
 8016fa8:	69a3      	ldr	r3, [r4, #24]
 8016faa:	b11b      	cbz	r3, 8016fb4 <__sinit+0x14>
 8016fac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016fb0:	f7ff bff0 	b.w	8016f94 <__sinit_lock_release>
 8016fb4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8016fb8:	6523      	str	r3, [r4, #80]	; 0x50
 8016fba:	4b13      	ldr	r3, [pc, #76]	; (8017008 <__sinit+0x68>)
 8016fbc:	4a13      	ldr	r2, [pc, #76]	; (801700c <__sinit+0x6c>)
 8016fbe:	681b      	ldr	r3, [r3, #0]
 8016fc0:	62a2      	str	r2, [r4, #40]	; 0x28
 8016fc2:	42a3      	cmp	r3, r4
 8016fc4:	bf04      	itt	eq
 8016fc6:	2301      	moveq	r3, #1
 8016fc8:	61a3      	streq	r3, [r4, #24]
 8016fca:	4620      	mov	r0, r4
 8016fcc:	f000 f820 	bl	8017010 <__sfp>
 8016fd0:	6060      	str	r0, [r4, #4]
 8016fd2:	4620      	mov	r0, r4
 8016fd4:	f000 f81c 	bl	8017010 <__sfp>
 8016fd8:	60a0      	str	r0, [r4, #8]
 8016fda:	4620      	mov	r0, r4
 8016fdc:	f000 f818 	bl	8017010 <__sfp>
 8016fe0:	2200      	movs	r2, #0
 8016fe2:	60e0      	str	r0, [r4, #12]
 8016fe4:	2104      	movs	r1, #4
 8016fe6:	6860      	ldr	r0, [r4, #4]
 8016fe8:	f7ff ff82 	bl	8016ef0 <std>
 8016fec:	68a0      	ldr	r0, [r4, #8]
 8016fee:	2201      	movs	r2, #1
 8016ff0:	2109      	movs	r1, #9
 8016ff2:	f7ff ff7d 	bl	8016ef0 <std>
 8016ff6:	68e0      	ldr	r0, [r4, #12]
 8016ff8:	2202      	movs	r2, #2
 8016ffa:	2112      	movs	r1, #18
 8016ffc:	f7ff ff78 	bl	8016ef0 <std>
 8017000:	2301      	movs	r3, #1
 8017002:	61a3      	str	r3, [r4, #24]
 8017004:	e7d2      	b.n	8016fac <__sinit+0xc>
 8017006:	bf00      	nop
 8017008:	0801d844 	.word	0x0801d844
 801700c:	08016f39 	.word	0x08016f39

08017010 <__sfp>:
 8017010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017012:	4607      	mov	r7, r0
 8017014:	f7ff ffac 	bl	8016f70 <__sfp_lock_acquire>
 8017018:	4b1e      	ldr	r3, [pc, #120]	; (8017094 <__sfp+0x84>)
 801701a:	681e      	ldr	r6, [r3, #0]
 801701c:	69b3      	ldr	r3, [r6, #24]
 801701e:	b913      	cbnz	r3, 8017026 <__sfp+0x16>
 8017020:	4630      	mov	r0, r6
 8017022:	f7ff ffbd 	bl	8016fa0 <__sinit>
 8017026:	3648      	adds	r6, #72	; 0x48
 8017028:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801702c:	3b01      	subs	r3, #1
 801702e:	d503      	bpl.n	8017038 <__sfp+0x28>
 8017030:	6833      	ldr	r3, [r6, #0]
 8017032:	b30b      	cbz	r3, 8017078 <__sfp+0x68>
 8017034:	6836      	ldr	r6, [r6, #0]
 8017036:	e7f7      	b.n	8017028 <__sfp+0x18>
 8017038:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801703c:	b9d5      	cbnz	r5, 8017074 <__sfp+0x64>
 801703e:	4b16      	ldr	r3, [pc, #88]	; (8017098 <__sfp+0x88>)
 8017040:	60e3      	str	r3, [r4, #12]
 8017042:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8017046:	6665      	str	r5, [r4, #100]	; 0x64
 8017048:	f000 f86c 	bl	8017124 <__retarget_lock_init_recursive>
 801704c:	f7ff ff96 	bl	8016f7c <__sfp_lock_release>
 8017050:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8017054:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8017058:	6025      	str	r5, [r4, #0]
 801705a:	61a5      	str	r5, [r4, #24]
 801705c:	2208      	movs	r2, #8
 801705e:	4629      	mov	r1, r5
 8017060:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8017064:	f000 f89a 	bl	801719c <memset>
 8017068:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801706c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8017070:	4620      	mov	r0, r4
 8017072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017074:	3468      	adds	r4, #104	; 0x68
 8017076:	e7d9      	b.n	801702c <__sfp+0x1c>
 8017078:	2104      	movs	r1, #4
 801707a:	4638      	mov	r0, r7
 801707c:	f7ff ff62 	bl	8016f44 <__sfmoreglue>
 8017080:	4604      	mov	r4, r0
 8017082:	6030      	str	r0, [r6, #0]
 8017084:	2800      	cmp	r0, #0
 8017086:	d1d5      	bne.n	8017034 <__sfp+0x24>
 8017088:	f7ff ff78 	bl	8016f7c <__sfp_lock_release>
 801708c:	230c      	movs	r3, #12
 801708e:	603b      	str	r3, [r7, #0]
 8017090:	e7ee      	b.n	8017070 <__sfp+0x60>
 8017092:	bf00      	nop
 8017094:	0801d844 	.word	0x0801d844
 8017098:	ffff0001 	.word	0xffff0001

0801709c <_fwalk_reent>:
 801709c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80170a0:	4606      	mov	r6, r0
 80170a2:	4688      	mov	r8, r1
 80170a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80170a8:	2700      	movs	r7, #0
 80170aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80170ae:	f1b9 0901 	subs.w	r9, r9, #1
 80170b2:	d505      	bpl.n	80170c0 <_fwalk_reent+0x24>
 80170b4:	6824      	ldr	r4, [r4, #0]
 80170b6:	2c00      	cmp	r4, #0
 80170b8:	d1f7      	bne.n	80170aa <_fwalk_reent+0xe>
 80170ba:	4638      	mov	r0, r7
 80170bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80170c0:	89ab      	ldrh	r3, [r5, #12]
 80170c2:	2b01      	cmp	r3, #1
 80170c4:	d907      	bls.n	80170d6 <_fwalk_reent+0x3a>
 80170c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80170ca:	3301      	adds	r3, #1
 80170cc:	d003      	beq.n	80170d6 <_fwalk_reent+0x3a>
 80170ce:	4629      	mov	r1, r5
 80170d0:	4630      	mov	r0, r6
 80170d2:	47c0      	blx	r8
 80170d4:	4307      	orrs	r7, r0
 80170d6:	3568      	adds	r5, #104	; 0x68
 80170d8:	e7e9      	b.n	80170ae <_fwalk_reent+0x12>
	...

080170dc <__libc_init_array>:
 80170dc:	b570      	push	{r4, r5, r6, lr}
 80170de:	4d0d      	ldr	r5, [pc, #52]	; (8017114 <__libc_init_array+0x38>)
 80170e0:	4c0d      	ldr	r4, [pc, #52]	; (8017118 <__libc_init_array+0x3c>)
 80170e2:	1b64      	subs	r4, r4, r5
 80170e4:	10a4      	asrs	r4, r4, #2
 80170e6:	2600      	movs	r6, #0
 80170e8:	42a6      	cmp	r6, r4
 80170ea:	d109      	bne.n	8017100 <__libc_init_array+0x24>
 80170ec:	4d0b      	ldr	r5, [pc, #44]	; (801711c <__libc_init_array+0x40>)
 80170ee:	4c0c      	ldr	r4, [pc, #48]	; (8017120 <__libc_init_array+0x44>)
 80170f0:	f005 f918 	bl	801c324 <_init>
 80170f4:	1b64      	subs	r4, r4, r5
 80170f6:	10a4      	asrs	r4, r4, #2
 80170f8:	2600      	movs	r6, #0
 80170fa:	42a6      	cmp	r6, r4
 80170fc:	d105      	bne.n	801710a <__libc_init_array+0x2e>
 80170fe:	bd70      	pop	{r4, r5, r6, pc}
 8017100:	f855 3b04 	ldr.w	r3, [r5], #4
 8017104:	4798      	blx	r3
 8017106:	3601      	adds	r6, #1
 8017108:	e7ee      	b.n	80170e8 <__libc_init_array+0xc>
 801710a:	f855 3b04 	ldr.w	r3, [r5], #4
 801710e:	4798      	blx	r3
 8017110:	3601      	adds	r6, #1
 8017112:	e7f2      	b.n	80170fa <__libc_init_array+0x1e>
 8017114:	0801dbb0 	.word	0x0801dbb0
 8017118:	0801dbb0 	.word	0x0801dbb0
 801711c:	0801dbb0 	.word	0x0801dbb0
 8017120:	0801dbb8 	.word	0x0801dbb8

08017124 <__retarget_lock_init_recursive>:
 8017124:	4770      	bx	lr

08017126 <__retarget_lock_acquire_recursive>:
 8017126:	4770      	bx	lr

08017128 <__retarget_lock_release_recursive>:
 8017128:	4770      	bx	lr
	...

0801712c <malloc>:
 801712c:	4b02      	ldr	r3, [pc, #8]	; (8017138 <malloc+0xc>)
 801712e:	4601      	mov	r1, r0
 8017130:	6818      	ldr	r0, [r3, #0]
 8017132:	f000 b88b 	b.w	801724c <_malloc_r>
 8017136:	bf00      	nop
 8017138:	200000f8 	.word	0x200000f8

0801713c <free>:
 801713c:	4b02      	ldr	r3, [pc, #8]	; (8017148 <free+0xc>)
 801713e:	4601      	mov	r1, r0
 8017140:	6818      	ldr	r0, [r3, #0]
 8017142:	f000 b833 	b.w	80171ac <_free_r>
 8017146:	bf00      	nop
 8017148:	200000f8 	.word	0x200000f8

0801714c <memcpy>:
 801714c:	440a      	add	r2, r1
 801714e:	4291      	cmp	r1, r2
 8017150:	f100 33ff 	add.w	r3, r0, #4294967295
 8017154:	d100      	bne.n	8017158 <memcpy+0xc>
 8017156:	4770      	bx	lr
 8017158:	b510      	push	{r4, lr}
 801715a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801715e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017162:	4291      	cmp	r1, r2
 8017164:	d1f9      	bne.n	801715a <memcpy+0xe>
 8017166:	bd10      	pop	{r4, pc}

08017168 <memmove>:
 8017168:	4288      	cmp	r0, r1
 801716a:	b510      	push	{r4, lr}
 801716c:	eb01 0402 	add.w	r4, r1, r2
 8017170:	d902      	bls.n	8017178 <memmove+0x10>
 8017172:	4284      	cmp	r4, r0
 8017174:	4623      	mov	r3, r4
 8017176:	d807      	bhi.n	8017188 <memmove+0x20>
 8017178:	1e43      	subs	r3, r0, #1
 801717a:	42a1      	cmp	r1, r4
 801717c:	d008      	beq.n	8017190 <memmove+0x28>
 801717e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017182:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017186:	e7f8      	b.n	801717a <memmove+0x12>
 8017188:	4402      	add	r2, r0
 801718a:	4601      	mov	r1, r0
 801718c:	428a      	cmp	r2, r1
 801718e:	d100      	bne.n	8017192 <memmove+0x2a>
 8017190:	bd10      	pop	{r4, pc}
 8017192:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017196:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801719a:	e7f7      	b.n	801718c <memmove+0x24>

0801719c <memset>:
 801719c:	4402      	add	r2, r0
 801719e:	4603      	mov	r3, r0
 80171a0:	4293      	cmp	r3, r2
 80171a2:	d100      	bne.n	80171a6 <memset+0xa>
 80171a4:	4770      	bx	lr
 80171a6:	f803 1b01 	strb.w	r1, [r3], #1
 80171aa:	e7f9      	b.n	80171a0 <memset+0x4>

080171ac <_free_r>:
 80171ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80171ae:	2900      	cmp	r1, #0
 80171b0:	d048      	beq.n	8017244 <_free_r+0x98>
 80171b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80171b6:	9001      	str	r0, [sp, #4]
 80171b8:	2b00      	cmp	r3, #0
 80171ba:	f1a1 0404 	sub.w	r4, r1, #4
 80171be:	bfb8      	it	lt
 80171c0:	18e4      	addlt	r4, r4, r3
 80171c2:	f003 fcd1 	bl	801ab68 <__malloc_lock>
 80171c6:	4a20      	ldr	r2, [pc, #128]	; (8017248 <_free_r+0x9c>)
 80171c8:	9801      	ldr	r0, [sp, #4]
 80171ca:	6813      	ldr	r3, [r2, #0]
 80171cc:	4615      	mov	r5, r2
 80171ce:	b933      	cbnz	r3, 80171de <_free_r+0x32>
 80171d0:	6063      	str	r3, [r4, #4]
 80171d2:	6014      	str	r4, [r2, #0]
 80171d4:	b003      	add	sp, #12
 80171d6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80171da:	f003 bccb 	b.w	801ab74 <__malloc_unlock>
 80171de:	42a3      	cmp	r3, r4
 80171e0:	d90b      	bls.n	80171fa <_free_r+0x4e>
 80171e2:	6821      	ldr	r1, [r4, #0]
 80171e4:	1862      	adds	r2, r4, r1
 80171e6:	4293      	cmp	r3, r2
 80171e8:	bf04      	itt	eq
 80171ea:	681a      	ldreq	r2, [r3, #0]
 80171ec:	685b      	ldreq	r3, [r3, #4]
 80171ee:	6063      	str	r3, [r4, #4]
 80171f0:	bf04      	itt	eq
 80171f2:	1852      	addeq	r2, r2, r1
 80171f4:	6022      	streq	r2, [r4, #0]
 80171f6:	602c      	str	r4, [r5, #0]
 80171f8:	e7ec      	b.n	80171d4 <_free_r+0x28>
 80171fa:	461a      	mov	r2, r3
 80171fc:	685b      	ldr	r3, [r3, #4]
 80171fe:	b10b      	cbz	r3, 8017204 <_free_r+0x58>
 8017200:	42a3      	cmp	r3, r4
 8017202:	d9fa      	bls.n	80171fa <_free_r+0x4e>
 8017204:	6811      	ldr	r1, [r2, #0]
 8017206:	1855      	adds	r5, r2, r1
 8017208:	42a5      	cmp	r5, r4
 801720a:	d10b      	bne.n	8017224 <_free_r+0x78>
 801720c:	6824      	ldr	r4, [r4, #0]
 801720e:	4421      	add	r1, r4
 8017210:	1854      	adds	r4, r2, r1
 8017212:	42a3      	cmp	r3, r4
 8017214:	6011      	str	r1, [r2, #0]
 8017216:	d1dd      	bne.n	80171d4 <_free_r+0x28>
 8017218:	681c      	ldr	r4, [r3, #0]
 801721a:	685b      	ldr	r3, [r3, #4]
 801721c:	6053      	str	r3, [r2, #4]
 801721e:	4421      	add	r1, r4
 8017220:	6011      	str	r1, [r2, #0]
 8017222:	e7d7      	b.n	80171d4 <_free_r+0x28>
 8017224:	d902      	bls.n	801722c <_free_r+0x80>
 8017226:	230c      	movs	r3, #12
 8017228:	6003      	str	r3, [r0, #0]
 801722a:	e7d3      	b.n	80171d4 <_free_r+0x28>
 801722c:	6825      	ldr	r5, [r4, #0]
 801722e:	1961      	adds	r1, r4, r5
 8017230:	428b      	cmp	r3, r1
 8017232:	bf04      	itt	eq
 8017234:	6819      	ldreq	r1, [r3, #0]
 8017236:	685b      	ldreq	r3, [r3, #4]
 8017238:	6063      	str	r3, [r4, #4]
 801723a:	bf04      	itt	eq
 801723c:	1949      	addeq	r1, r1, r5
 801723e:	6021      	streq	r1, [r4, #0]
 8017240:	6054      	str	r4, [r2, #4]
 8017242:	e7c7      	b.n	80171d4 <_free_r+0x28>
 8017244:	b003      	add	sp, #12
 8017246:	bd30      	pop	{r4, r5, pc}
 8017248:	20008590 	.word	0x20008590

0801724c <_malloc_r>:
 801724c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801724e:	1ccd      	adds	r5, r1, #3
 8017250:	f025 0503 	bic.w	r5, r5, #3
 8017254:	3508      	adds	r5, #8
 8017256:	2d0c      	cmp	r5, #12
 8017258:	bf38      	it	cc
 801725a:	250c      	movcc	r5, #12
 801725c:	2d00      	cmp	r5, #0
 801725e:	4606      	mov	r6, r0
 8017260:	db01      	blt.n	8017266 <_malloc_r+0x1a>
 8017262:	42a9      	cmp	r1, r5
 8017264:	d903      	bls.n	801726e <_malloc_r+0x22>
 8017266:	230c      	movs	r3, #12
 8017268:	6033      	str	r3, [r6, #0]
 801726a:	2000      	movs	r0, #0
 801726c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801726e:	f003 fc7b 	bl	801ab68 <__malloc_lock>
 8017272:	4921      	ldr	r1, [pc, #132]	; (80172f8 <_malloc_r+0xac>)
 8017274:	680a      	ldr	r2, [r1, #0]
 8017276:	4614      	mov	r4, r2
 8017278:	b99c      	cbnz	r4, 80172a2 <_malloc_r+0x56>
 801727a:	4f20      	ldr	r7, [pc, #128]	; (80172fc <_malloc_r+0xb0>)
 801727c:	683b      	ldr	r3, [r7, #0]
 801727e:	b923      	cbnz	r3, 801728a <_malloc_r+0x3e>
 8017280:	4621      	mov	r1, r4
 8017282:	4630      	mov	r0, r6
 8017284:	f000 ffae 	bl	80181e4 <_sbrk_r>
 8017288:	6038      	str	r0, [r7, #0]
 801728a:	4629      	mov	r1, r5
 801728c:	4630      	mov	r0, r6
 801728e:	f000 ffa9 	bl	80181e4 <_sbrk_r>
 8017292:	1c43      	adds	r3, r0, #1
 8017294:	d123      	bne.n	80172de <_malloc_r+0x92>
 8017296:	230c      	movs	r3, #12
 8017298:	6033      	str	r3, [r6, #0]
 801729a:	4630      	mov	r0, r6
 801729c:	f003 fc6a 	bl	801ab74 <__malloc_unlock>
 80172a0:	e7e3      	b.n	801726a <_malloc_r+0x1e>
 80172a2:	6823      	ldr	r3, [r4, #0]
 80172a4:	1b5b      	subs	r3, r3, r5
 80172a6:	d417      	bmi.n	80172d8 <_malloc_r+0x8c>
 80172a8:	2b0b      	cmp	r3, #11
 80172aa:	d903      	bls.n	80172b4 <_malloc_r+0x68>
 80172ac:	6023      	str	r3, [r4, #0]
 80172ae:	441c      	add	r4, r3
 80172b0:	6025      	str	r5, [r4, #0]
 80172b2:	e004      	b.n	80172be <_malloc_r+0x72>
 80172b4:	6863      	ldr	r3, [r4, #4]
 80172b6:	42a2      	cmp	r2, r4
 80172b8:	bf0c      	ite	eq
 80172ba:	600b      	streq	r3, [r1, #0]
 80172bc:	6053      	strne	r3, [r2, #4]
 80172be:	4630      	mov	r0, r6
 80172c0:	f003 fc58 	bl	801ab74 <__malloc_unlock>
 80172c4:	f104 000b 	add.w	r0, r4, #11
 80172c8:	1d23      	adds	r3, r4, #4
 80172ca:	f020 0007 	bic.w	r0, r0, #7
 80172ce:	1ac2      	subs	r2, r0, r3
 80172d0:	d0cc      	beq.n	801726c <_malloc_r+0x20>
 80172d2:	1a1b      	subs	r3, r3, r0
 80172d4:	50a3      	str	r3, [r4, r2]
 80172d6:	e7c9      	b.n	801726c <_malloc_r+0x20>
 80172d8:	4622      	mov	r2, r4
 80172da:	6864      	ldr	r4, [r4, #4]
 80172dc:	e7cc      	b.n	8017278 <_malloc_r+0x2c>
 80172de:	1cc4      	adds	r4, r0, #3
 80172e0:	f024 0403 	bic.w	r4, r4, #3
 80172e4:	42a0      	cmp	r0, r4
 80172e6:	d0e3      	beq.n	80172b0 <_malloc_r+0x64>
 80172e8:	1a21      	subs	r1, r4, r0
 80172ea:	4630      	mov	r0, r6
 80172ec:	f000 ff7a 	bl	80181e4 <_sbrk_r>
 80172f0:	3001      	adds	r0, #1
 80172f2:	d1dd      	bne.n	80172b0 <_malloc_r+0x64>
 80172f4:	e7cf      	b.n	8017296 <_malloc_r+0x4a>
 80172f6:	bf00      	nop
 80172f8:	20008590 	.word	0x20008590
 80172fc:	20008594 	.word	0x20008594

08017300 <__cvt>:
 8017300:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017304:	ec55 4b10 	vmov	r4, r5, d0
 8017308:	2d00      	cmp	r5, #0
 801730a:	460e      	mov	r6, r1
 801730c:	4619      	mov	r1, r3
 801730e:	462b      	mov	r3, r5
 8017310:	bfbb      	ittet	lt
 8017312:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8017316:	461d      	movlt	r5, r3
 8017318:	2300      	movge	r3, #0
 801731a:	232d      	movlt	r3, #45	; 0x2d
 801731c:	700b      	strb	r3, [r1, #0]
 801731e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017320:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8017324:	4691      	mov	r9, r2
 8017326:	f023 0820 	bic.w	r8, r3, #32
 801732a:	bfbc      	itt	lt
 801732c:	4622      	movlt	r2, r4
 801732e:	4614      	movlt	r4, r2
 8017330:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8017334:	d005      	beq.n	8017342 <__cvt+0x42>
 8017336:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801733a:	d100      	bne.n	801733e <__cvt+0x3e>
 801733c:	3601      	adds	r6, #1
 801733e:	2102      	movs	r1, #2
 8017340:	e000      	b.n	8017344 <__cvt+0x44>
 8017342:	2103      	movs	r1, #3
 8017344:	ab03      	add	r3, sp, #12
 8017346:	9301      	str	r3, [sp, #4]
 8017348:	ab02      	add	r3, sp, #8
 801734a:	9300      	str	r3, [sp, #0]
 801734c:	ec45 4b10 	vmov	d0, r4, r5
 8017350:	4653      	mov	r3, sl
 8017352:	4632      	mov	r2, r6
 8017354:	f002 f94c 	bl	80195f0 <_dtoa_r>
 8017358:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801735c:	4607      	mov	r7, r0
 801735e:	d102      	bne.n	8017366 <__cvt+0x66>
 8017360:	f019 0f01 	tst.w	r9, #1
 8017364:	d022      	beq.n	80173ac <__cvt+0xac>
 8017366:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801736a:	eb07 0906 	add.w	r9, r7, r6
 801736e:	d110      	bne.n	8017392 <__cvt+0x92>
 8017370:	783b      	ldrb	r3, [r7, #0]
 8017372:	2b30      	cmp	r3, #48	; 0x30
 8017374:	d10a      	bne.n	801738c <__cvt+0x8c>
 8017376:	2200      	movs	r2, #0
 8017378:	2300      	movs	r3, #0
 801737a:	4620      	mov	r0, r4
 801737c:	4629      	mov	r1, r5
 801737e:	f7e9 fbc3 	bl	8000b08 <__aeabi_dcmpeq>
 8017382:	b918      	cbnz	r0, 801738c <__cvt+0x8c>
 8017384:	f1c6 0601 	rsb	r6, r6, #1
 8017388:	f8ca 6000 	str.w	r6, [sl]
 801738c:	f8da 3000 	ldr.w	r3, [sl]
 8017390:	4499      	add	r9, r3
 8017392:	2200      	movs	r2, #0
 8017394:	2300      	movs	r3, #0
 8017396:	4620      	mov	r0, r4
 8017398:	4629      	mov	r1, r5
 801739a:	f7e9 fbb5 	bl	8000b08 <__aeabi_dcmpeq>
 801739e:	b108      	cbz	r0, 80173a4 <__cvt+0xa4>
 80173a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80173a4:	2230      	movs	r2, #48	; 0x30
 80173a6:	9b03      	ldr	r3, [sp, #12]
 80173a8:	454b      	cmp	r3, r9
 80173aa:	d307      	bcc.n	80173bc <__cvt+0xbc>
 80173ac:	9b03      	ldr	r3, [sp, #12]
 80173ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80173b0:	1bdb      	subs	r3, r3, r7
 80173b2:	4638      	mov	r0, r7
 80173b4:	6013      	str	r3, [r2, #0]
 80173b6:	b004      	add	sp, #16
 80173b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173bc:	1c59      	adds	r1, r3, #1
 80173be:	9103      	str	r1, [sp, #12]
 80173c0:	701a      	strb	r2, [r3, #0]
 80173c2:	e7f0      	b.n	80173a6 <__cvt+0xa6>

080173c4 <__exponent>:
 80173c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80173c6:	4603      	mov	r3, r0
 80173c8:	2900      	cmp	r1, #0
 80173ca:	bfb8      	it	lt
 80173cc:	4249      	neglt	r1, r1
 80173ce:	f803 2b02 	strb.w	r2, [r3], #2
 80173d2:	bfb4      	ite	lt
 80173d4:	222d      	movlt	r2, #45	; 0x2d
 80173d6:	222b      	movge	r2, #43	; 0x2b
 80173d8:	2909      	cmp	r1, #9
 80173da:	7042      	strb	r2, [r0, #1]
 80173dc:	dd2a      	ble.n	8017434 <__exponent+0x70>
 80173de:	f10d 0407 	add.w	r4, sp, #7
 80173e2:	46a4      	mov	ip, r4
 80173e4:	270a      	movs	r7, #10
 80173e6:	46a6      	mov	lr, r4
 80173e8:	460a      	mov	r2, r1
 80173ea:	fb91 f6f7 	sdiv	r6, r1, r7
 80173ee:	fb07 1516 	mls	r5, r7, r6, r1
 80173f2:	3530      	adds	r5, #48	; 0x30
 80173f4:	2a63      	cmp	r2, #99	; 0x63
 80173f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80173fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80173fe:	4631      	mov	r1, r6
 8017400:	dcf1      	bgt.n	80173e6 <__exponent+0x22>
 8017402:	3130      	adds	r1, #48	; 0x30
 8017404:	f1ae 0502 	sub.w	r5, lr, #2
 8017408:	f804 1c01 	strb.w	r1, [r4, #-1]
 801740c:	1c44      	adds	r4, r0, #1
 801740e:	4629      	mov	r1, r5
 8017410:	4561      	cmp	r1, ip
 8017412:	d30a      	bcc.n	801742a <__exponent+0x66>
 8017414:	f10d 0209 	add.w	r2, sp, #9
 8017418:	eba2 020e 	sub.w	r2, r2, lr
 801741c:	4565      	cmp	r5, ip
 801741e:	bf88      	it	hi
 8017420:	2200      	movhi	r2, #0
 8017422:	4413      	add	r3, r2
 8017424:	1a18      	subs	r0, r3, r0
 8017426:	b003      	add	sp, #12
 8017428:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801742a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801742e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8017432:	e7ed      	b.n	8017410 <__exponent+0x4c>
 8017434:	2330      	movs	r3, #48	; 0x30
 8017436:	3130      	adds	r1, #48	; 0x30
 8017438:	7083      	strb	r3, [r0, #2]
 801743a:	70c1      	strb	r1, [r0, #3]
 801743c:	1d03      	adds	r3, r0, #4
 801743e:	e7f1      	b.n	8017424 <__exponent+0x60>

08017440 <_printf_float>:
 8017440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017444:	ed2d 8b02 	vpush	{d8}
 8017448:	b08d      	sub	sp, #52	; 0x34
 801744a:	460c      	mov	r4, r1
 801744c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8017450:	4616      	mov	r6, r2
 8017452:	461f      	mov	r7, r3
 8017454:	4605      	mov	r5, r0
 8017456:	f003 fafb 	bl	801aa50 <_localeconv_r>
 801745a:	f8d0 a000 	ldr.w	sl, [r0]
 801745e:	4650      	mov	r0, sl
 8017460:	f7e8 fed0 	bl	8000204 <strlen>
 8017464:	2300      	movs	r3, #0
 8017466:	930a      	str	r3, [sp, #40]	; 0x28
 8017468:	6823      	ldr	r3, [r4, #0]
 801746a:	9305      	str	r3, [sp, #20]
 801746c:	f8d8 3000 	ldr.w	r3, [r8]
 8017470:	f894 b018 	ldrb.w	fp, [r4, #24]
 8017474:	3307      	adds	r3, #7
 8017476:	f023 0307 	bic.w	r3, r3, #7
 801747a:	f103 0208 	add.w	r2, r3, #8
 801747e:	f8c8 2000 	str.w	r2, [r8]
 8017482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017486:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801748a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801748e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8017492:	9307      	str	r3, [sp, #28]
 8017494:	f8cd 8018 	str.w	r8, [sp, #24]
 8017498:	ee08 0a10 	vmov	s16, r0
 801749c:	4b9f      	ldr	r3, [pc, #636]	; (801771c <_printf_float+0x2dc>)
 801749e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80174a2:	f04f 32ff 	mov.w	r2, #4294967295
 80174a6:	f7e9 fb61 	bl	8000b6c <__aeabi_dcmpun>
 80174aa:	bb88      	cbnz	r0, 8017510 <_printf_float+0xd0>
 80174ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80174b0:	4b9a      	ldr	r3, [pc, #616]	; (801771c <_printf_float+0x2dc>)
 80174b2:	f04f 32ff 	mov.w	r2, #4294967295
 80174b6:	f7e9 fb3b 	bl	8000b30 <__aeabi_dcmple>
 80174ba:	bb48      	cbnz	r0, 8017510 <_printf_float+0xd0>
 80174bc:	2200      	movs	r2, #0
 80174be:	2300      	movs	r3, #0
 80174c0:	4640      	mov	r0, r8
 80174c2:	4649      	mov	r1, r9
 80174c4:	f7e9 fb2a 	bl	8000b1c <__aeabi_dcmplt>
 80174c8:	b110      	cbz	r0, 80174d0 <_printf_float+0x90>
 80174ca:	232d      	movs	r3, #45	; 0x2d
 80174cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80174d0:	4b93      	ldr	r3, [pc, #588]	; (8017720 <_printf_float+0x2e0>)
 80174d2:	4894      	ldr	r0, [pc, #592]	; (8017724 <_printf_float+0x2e4>)
 80174d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80174d8:	bf94      	ite	ls
 80174da:	4698      	movls	r8, r3
 80174dc:	4680      	movhi	r8, r0
 80174de:	2303      	movs	r3, #3
 80174e0:	6123      	str	r3, [r4, #16]
 80174e2:	9b05      	ldr	r3, [sp, #20]
 80174e4:	f023 0204 	bic.w	r2, r3, #4
 80174e8:	6022      	str	r2, [r4, #0]
 80174ea:	f04f 0900 	mov.w	r9, #0
 80174ee:	9700      	str	r7, [sp, #0]
 80174f0:	4633      	mov	r3, r6
 80174f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80174f4:	4621      	mov	r1, r4
 80174f6:	4628      	mov	r0, r5
 80174f8:	f000 f9d8 	bl	80178ac <_printf_common>
 80174fc:	3001      	adds	r0, #1
 80174fe:	f040 8090 	bne.w	8017622 <_printf_float+0x1e2>
 8017502:	f04f 30ff 	mov.w	r0, #4294967295
 8017506:	b00d      	add	sp, #52	; 0x34
 8017508:	ecbd 8b02 	vpop	{d8}
 801750c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017510:	4642      	mov	r2, r8
 8017512:	464b      	mov	r3, r9
 8017514:	4640      	mov	r0, r8
 8017516:	4649      	mov	r1, r9
 8017518:	f7e9 fb28 	bl	8000b6c <__aeabi_dcmpun>
 801751c:	b140      	cbz	r0, 8017530 <_printf_float+0xf0>
 801751e:	464b      	mov	r3, r9
 8017520:	2b00      	cmp	r3, #0
 8017522:	bfbc      	itt	lt
 8017524:	232d      	movlt	r3, #45	; 0x2d
 8017526:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801752a:	487f      	ldr	r0, [pc, #508]	; (8017728 <_printf_float+0x2e8>)
 801752c:	4b7f      	ldr	r3, [pc, #508]	; (801772c <_printf_float+0x2ec>)
 801752e:	e7d1      	b.n	80174d4 <_printf_float+0x94>
 8017530:	6863      	ldr	r3, [r4, #4]
 8017532:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8017536:	9206      	str	r2, [sp, #24]
 8017538:	1c5a      	adds	r2, r3, #1
 801753a:	d13f      	bne.n	80175bc <_printf_float+0x17c>
 801753c:	2306      	movs	r3, #6
 801753e:	6063      	str	r3, [r4, #4]
 8017540:	9b05      	ldr	r3, [sp, #20]
 8017542:	6861      	ldr	r1, [r4, #4]
 8017544:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8017548:	2300      	movs	r3, #0
 801754a:	9303      	str	r3, [sp, #12]
 801754c:	ab0a      	add	r3, sp, #40	; 0x28
 801754e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8017552:	ab09      	add	r3, sp, #36	; 0x24
 8017554:	ec49 8b10 	vmov	d0, r8, r9
 8017558:	9300      	str	r3, [sp, #0]
 801755a:	6022      	str	r2, [r4, #0]
 801755c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8017560:	4628      	mov	r0, r5
 8017562:	f7ff fecd 	bl	8017300 <__cvt>
 8017566:	9b06      	ldr	r3, [sp, #24]
 8017568:	9909      	ldr	r1, [sp, #36]	; 0x24
 801756a:	2b47      	cmp	r3, #71	; 0x47
 801756c:	4680      	mov	r8, r0
 801756e:	d108      	bne.n	8017582 <_printf_float+0x142>
 8017570:	1cc8      	adds	r0, r1, #3
 8017572:	db02      	blt.n	801757a <_printf_float+0x13a>
 8017574:	6863      	ldr	r3, [r4, #4]
 8017576:	4299      	cmp	r1, r3
 8017578:	dd41      	ble.n	80175fe <_printf_float+0x1be>
 801757a:	f1ab 0b02 	sub.w	fp, fp, #2
 801757e:	fa5f fb8b 	uxtb.w	fp, fp
 8017582:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8017586:	d820      	bhi.n	80175ca <_printf_float+0x18a>
 8017588:	3901      	subs	r1, #1
 801758a:	465a      	mov	r2, fp
 801758c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8017590:	9109      	str	r1, [sp, #36]	; 0x24
 8017592:	f7ff ff17 	bl	80173c4 <__exponent>
 8017596:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017598:	1813      	adds	r3, r2, r0
 801759a:	2a01      	cmp	r2, #1
 801759c:	4681      	mov	r9, r0
 801759e:	6123      	str	r3, [r4, #16]
 80175a0:	dc02      	bgt.n	80175a8 <_printf_float+0x168>
 80175a2:	6822      	ldr	r2, [r4, #0]
 80175a4:	07d2      	lsls	r2, r2, #31
 80175a6:	d501      	bpl.n	80175ac <_printf_float+0x16c>
 80175a8:	3301      	adds	r3, #1
 80175aa:	6123      	str	r3, [r4, #16]
 80175ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80175b0:	2b00      	cmp	r3, #0
 80175b2:	d09c      	beq.n	80174ee <_printf_float+0xae>
 80175b4:	232d      	movs	r3, #45	; 0x2d
 80175b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80175ba:	e798      	b.n	80174ee <_printf_float+0xae>
 80175bc:	9a06      	ldr	r2, [sp, #24]
 80175be:	2a47      	cmp	r2, #71	; 0x47
 80175c0:	d1be      	bne.n	8017540 <_printf_float+0x100>
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d1bc      	bne.n	8017540 <_printf_float+0x100>
 80175c6:	2301      	movs	r3, #1
 80175c8:	e7b9      	b.n	801753e <_printf_float+0xfe>
 80175ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80175ce:	d118      	bne.n	8017602 <_printf_float+0x1c2>
 80175d0:	2900      	cmp	r1, #0
 80175d2:	6863      	ldr	r3, [r4, #4]
 80175d4:	dd0b      	ble.n	80175ee <_printf_float+0x1ae>
 80175d6:	6121      	str	r1, [r4, #16]
 80175d8:	b913      	cbnz	r3, 80175e0 <_printf_float+0x1a0>
 80175da:	6822      	ldr	r2, [r4, #0]
 80175dc:	07d0      	lsls	r0, r2, #31
 80175de:	d502      	bpl.n	80175e6 <_printf_float+0x1a6>
 80175e0:	3301      	adds	r3, #1
 80175e2:	440b      	add	r3, r1
 80175e4:	6123      	str	r3, [r4, #16]
 80175e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80175e8:	f04f 0900 	mov.w	r9, #0
 80175ec:	e7de      	b.n	80175ac <_printf_float+0x16c>
 80175ee:	b913      	cbnz	r3, 80175f6 <_printf_float+0x1b6>
 80175f0:	6822      	ldr	r2, [r4, #0]
 80175f2:	07d2      	lsls	r2, r2, #31
 80175f4:	d501      	bpl.n	80175fa <_printf_float+0x1ba>
 80175f6:	3302      	adds	r3, #2
 80175f8:	e7f4      	b.n	80175e4 <_printf_float+0x1a4>
 80175fa:	2301      	movs	r3, #1
 80175fc:	e7f2      	b.n	80175e4 <_printf_float+0x1a4>
 80175fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8017602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017604:	4299      	cmp	r1, r3
 8017606:	db05      	blt.n	8017614 <_printf_float+0x1d4>
 8017608:	6823      	ldr	r3, [r4, #0]
 801760a:	6121      	str	r1, [r4, #16]
 801760c:	07d8      	lsls	r0, r3, #31
 801760e:	d5ea      	bpl.n	80175e6 <_printf_float+0x1a6>
 8017610:	1c4b      	adds	r3, r1, #1
 8017612:	e7e7      	b.n	80175e4 <_printf_float+0x1a4>
 8017614:	2900      	cmp	r1, #0
 8017616:	bfd4      	ite	le
 8017618:	f1c1 0202 	rsble	r2, r1, #2
 801761c:	2201      	movgt	r2, #1
 801761e:	4413      	add	r3, r2
 8017620:	e7e0      	b.n	80175e4 <_printf_float+0x1a4>
 8017622:	6823      	ldr	r3, [r4, #0]
 8017624:	055a      	lsls	r2, r3, #21
 8017626:	d407      	bmi.n	8017638 <_printf_float+0x1f8>
 8017628:	6923      	ldr	r3, [r4, #16]
 801762a:	4642      	mov	r2, r8
 801762c:	4631      	mov	r1, r6
 801762e:	4628      	mov	r0, r5
 8017630:	47b8      	blx	r7
 8017632:	3001      	adds	r0, #1
 8017634:	d12c      	bne.n	8017690 <_printf_float+0x250>
 8017636:	e764      	b.n	8017502 <_printf_float+0xc2>
 8017638:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801763c:	f240 80e0 	bls.w	8017800 <_printf_float+0x3c0>
 8017640:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017644:	2200      	movs	r2, #0
 8017646:	2300      	movs	r3, #0
 8017648:	f7e9 fa5e 	bl	8000b08 <__aeabi_dcmpeq>
 801764c:	2800      	cmp	r0, #0
 801764e:	d034      	beq.n	80176ba <_printf_float+0x27a>
 8017650:	4a37      	ldr	r2, [pc, #220]	; (8017730 <_printf_float+0x2f0>)
 8017652:	2301      	movs	r3, #1
 8017654:	4631      	mov	r1, r6
 8017656:	4628      	mov	r0, r5
 8017658:	47b8      	blx	r7
 801765a:	3001      	adds	r0, #1
 801765c:	f43f af51 	beq.w	8017502 <_printf_float+0xc2>
 8017660:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017664:	429a      	cmp	r2, r3
 8017666:	db02      	blt.n	801766e <_printf_float+0x22e>
 8017668:	6823      	ldr	r3, [r4, #0]
 801766a:	07d8      	lsls	r0, r3, #31
 801766c:	d510      	bpl.n	8017690 <_printf_float+0x250>
 801766e:	ee18 3a10 	vmov	r3, s16
 8017672:	4652      	mov	r2, sl
 8017674:	4631      	mov	r1, r6
 8017676:	4628      	mov	r0, r5
 8017678:	47b8      	blx	r7
 801767a:	3001      	adds	r0, #1
 801767c:	f43f af41 	beq.w	8017502 <_printf_float+0xc2>
 8017680:	f04f 0800 	mov.w	r8, #0
 8017684:	f104 091a 	add.w	r9, r4, #26
 8017688:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801768a:	3b01      	subs	r3, #1
 801768c:	4543      	cmp	r3, r8
 801768e:	dc09      	bgt.n	80176a4 <_printf_float+0x264>
 8017690:	6823      	ldr	r3, [r4, #0]
 8017692:	079b      	lsls	r3, r3, #30
 8017694:	f100 8105 	bmi.w	80178a2 <_printf_float+0x462>
 8017698:	68e0      	ldr	r0, [r4, #12]
 801769a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801769c:	4298      	cmp	r0, r3
 801769e:	bfb8      	it	lt
 80176a0:	4618      	movlt	r0, r3
 80176a2:	e730      	b.n	8017506 <_printf_float+0xc6>
 80176a4:	2301      	movs	r3, #1
 80176a6:	464a      	mov	r2, r9
 80176a8:	4631      	mov	r1, r6
 80176aa:	4628      	mov	r0, r5
 80176ac:	47b8      	blx	r7
 80176ae:	3001      	adds	r0, #1
 80176b0:	f43f af27 	beq.w	8017502 <_printf_float+0xc2>
 80176b4:	f108 0801 	add.w	r8, r8, #1
 80176b8:	e7e6      	b.n	8017688 <_printf_float+0x248>
 80176ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176bc:	2b00      	cmp	r3, #0
 80176be:	dc39      	bgt.n	8017734 <_printf_float+0x2f4>
 80176c0:	4a1b      	ldr	r2, [pc, #108]	; (8017730 <_printf_float+0x2f0>)
 80176c2:	2301      	movs	r3, #1
 80176c4:	4631      	mov	r1, r6
 80176c6:	4628      	mov	r0, r5
 80176c8:	47b8      	blx	r7
 80176ca:	3001      	adds	r0, #1
 80176cc:	f43f af19 	beq.w	8017502 <_printf_float+0xc2>
 80176d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80176d4:	4313      	orrs	r3, r2
 80176d6:	d102      	bne.n	80176de <_printf_float+0x29e>
 80176d8:	6823      	ldr	r3, [r4, #0]
 80176da:	07d9      	lsls	r1, r3, #31
 80176dc:	d5d8      	bpl.n	8017690 <_printf_float+0x250>
 80176de:	ee18 3a10 	vmov	r3, s16
 80176e2:	4652      	mov	r2, sl
 80176e4:	4631      	mov	r1, r6
 80176e6:	4628      	mov	r0, r5
 80176e8:	47b8      	blx	r7
 80176ea:	3001      	adds	r0, #1
 80176ec:	f43f af09 	beq.w	8017502 <_printf_float+0xc2>
 80176f0:	f04f 0900 	mov.w	r9, #0
 80176f4:	f104 0a1a 	add.w	sl, r4, #26
 80176f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176fa:	425b      	negs	r3, r3
 80176fc:	454b      	cmp	r3, r9
 80176fe:	dc01      	bgt.n	8017704 <_printf_float+0x2c4>
 8017700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017702:	e792      	b.n	801762a <_printf_float+0x1ea>
 8017704:	2301      	movs	r3, #1
 8017706:	4652      	mov	r2, sl
 8017708:	4631      	mov	r1, r6
 801770a:	4628      	mov	r0, r5
 801770c:	47b8      	blx	r7
 801770e:	3001      	adds	r0, #1
 8017710:	f43f aef7 	beq.w	8017502 <_printf_float+0xc2>
 8017714:	f109 0901 	add.w	r9, r9, #1
 8017718:	e7ee      	b.n	80176f8 <_printf_float+0x2b8>
 801771a:	bf00      	nop
 801771c:	7fefffff 	.word	0x7fefffff
 8017720:	0801d848 	.word	0x0801d848
 8017724:	0801d84c 	.word	0x0801d84c
 8017728:	0801d854 	.word	0x0801d854
 801772c:	0801d850 	.word	0x0801d850
 8017730:	0801db91 	.word	0x0801db91
 8017734:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017736:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017738:	429a      	cmp	r2, r3
 801773a:	bfa8      	it	ge
 801773c:	461a      	movge	r2, r3
 801773e:	2a00      	cmp	r2, #0
 8017740:	4691      	mov	r9, r2
 8017742:	dc37      	bgt.n	80177b4 <_printf_float+0x374>
 8017744:	f04f 0b00 	mov.w	fp, #0
 8017748:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801774c:	f104 021a 	add.w	r2, r4, #26
 8017750:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8017752:	9305      	str	r3, [sp, #20]
 8017754:	eba3 0309 	sub.w	r3, r3, r9
 8017758:	455b      	cmp	r3, fp
 801775a:	dc33      	bgt.n	80177c4 <_printf_float+0x384>
 801775c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017760:	429a      	cmp	r2, r3
 8017762:	db3b      	blt.n	80177dc <_printf_float+0x39c>
 8017764:	6823      	ldr	r3, [r4, #0]
 8017766:	07da      	lsls	r2, r3, #31
 8017768:	d438      	bmi.n	80177dc <_printf_float+0x39c>
 801776a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801776c:	9b05      	ldr	r3, [sp, #20]
 801776e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8017770:	1ad3      	subs	r3, r2, r3
 8017772:	eba2 0901 	sub.w	r9, r2, r1
 8017776:	4599      	cmp	r9, r3
 8017778:	bfa8      	it	ge
 801777a:	4699      	movge	r9, r3
 801777c:	f1b9 0f00 	cmp.w	r9, #0
 8017780:	dc35      	bgt.n	80177ee <_printf_float+0x3ae>
 8017782:	f04f 0800 	mov.w	r8, #0
 8017786:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801778a:	f104 0a1a 	add.w	sl, r4, #26
 801778e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8017792:	1a9b      	subs	r3, r3, r2
 8017794:	eba3 0309 	sub.w	r3, r3, r9
 8017798:	4543      	cmp	r3, r8
 801779a:	f77f af79 	ble.w	8017690 <_printf_float+0x250>
 801779e:	2301      	movs	r3, #1
 80177a0:	4652      	mov	r2, sl
 80177a2:	4631      	mov	r1, r6
 80177a4:	4628      	mov	r0, r5
 80177a6:	47b8      	blx	r7
 80177a8:	3001      	adds	r0, #1
 80177aa:	f43f aeaa 	beq.w	8017502 <_printf_float+0xc2>
 80177ae:	f108 0801 	add.w	r8, r8, #1
 80177b2:	e7ec      	b.n	801778e <_printf_float+0x34e>
 80177b4:	4613      	mov	r3, r2
 80177b6:	4631      	mov	r1, r6
 80177b8:	4642      	mov	r2, r8
 80177ba:	4628      	mov	r0, r5
 80177bc:	47b8      	blx	r7
 80177be:	3001      	adds	r0, #1
 80177c0:	d1c0      	bne.n	8017744 <_printf_float+0x304>
 80177c2:	e69e      	b.n	8017502 <_printf_float+0xc2>
 80177c4:	2301      	movs	r3, #1
 80177c6:	4631      	mov	r1, r6
 80177c8:	4628      	mov	r0, r5
 80177ca:	9205      	str	r2, [sp, #20]
 80177cc:	47b8      	blx	r7
 80177ce:	3001      	adds	r0, #1
 80177d0:	f43f ae97 	beq.w	8017502 <_printf_float+0xc2>
 80177d4:	9a05      	ldr	r2, [sp, #20]
 80177d6:	f10b 0b01 	add.w	fp, fp, #1
 80177da:	e7b9      	b.n	8017750 <_printf_float+0x310>
 80177dc:	ee18 3a10 	vmov	r3, s16
 80177e0:	4652      	mov	r2, sl
 80177e2:	4631      	mov	r1, r6
 80177e4:	4628      	mov	r0, r5
 80177e6:	47b8      	blx	r7
 80177e8:	3001      	adds	r0, #1
 80177ea:	d1be      	bne.n	801776a <_printf_float+0x32a>
 80177ec:	e689      	b.n	8017502 <_printf_float+0xc2>
 80177ee:	9a05      	ldr	r2, [sp, #20]
 80177f0:	464b      	mov	r3, r9
 80177f2:	4442      	add	r2, r8
 80177f4:	4631      	mov	r1, r6
 80177f6:	4628      	mov	r0, r5
 80177f8:	47b8      	blx	r7
 80177fa:	3001      	adds	r0, #1
 80177fc:	d1c1      	bne.n	8017782 <_printf_float+0x342>
 80177fe:	e680      	b.n	8017502 <_printf_float+0xc2>
 8017800:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017802:	2a01      	cmp	r2, #1
 8017804:	dc01      	bgt.n	801780a <_printf_float+0x3ca>
 8017806:	07db      	lsls	r3, r3, #31
 8017808:	d538      	bpl.n	801787c <_printf_float+0x43c>
 801780a:	2301      	movs	r3, #1
 801780c:	4642      	mov	r2, r8
 801780e:	4631      	mov	r1, r6
 8017810:	4628      	mov	r0, r5
 8017812:	47b8      	blx	r7
 8017814:	3001      	adds	r0, #1
 8017816:	f43f ae74 	beq.w	8017502 <_printf_float+0xc2>
 801781a:	ee18 3a10 	vmov	r3, s16
 801781e:	4652      	mov	r2, sl
 8017820:	4631      	mov	r1, r6
 8017822:	4628      	mov	r0, r5
 8017824:	47b8      	blx	r7
 8017826:	3001      	adds	r0, #1
 8017828:	f43f ae6b 	beq.w	8017502 <_printf_float+0xc2>
 801782c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8017830:	2200      	movs	r2, #0
 8017832:	2300      	movs	r3, #0
 8017834:	f7e9 f968 	bl	8000b08 <__aeabi_dcmpeq>
 8017838:	b9d8      	cbnz	r0, 8017872 <_printf_float+0x432>
 801783a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801783c:	f108 0201 	add.w	r2, r8, #1
 8017840:	3b01      	subs	r3, #1
 8017842:	4631      	mov	r1, r6
 8017844:	4628      	mov	r0, r5
 8017846:	47b8      	blx	r7
 8017848:	3001      	adds	r0, #1
 801784a:	d10e      	bne.n	801786a <_printf_float+0x42a>
 801784c:	e659      	b.n	8017502 <_printf_float+0xc2>
 801784e:	2301      	movs	r3, #1
 8017850:	4652      	mov	r2, sl
 8017852:	4631      	mov	r1, r6
 8017854:	4628      	mov	r0, r5
 8017856:	47b8      	blx	r7
 8017858:	3001      	adds	r0, #1
 801785a:	f43f ae52 	beq.w	8017502 <_printf_float+0xc2>
 801785e:	f108 0801 	add.w	r8, r8, #1
 8017862:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017864:	3b01      	subs	r3, #1
 8017866:	4543      	cmp	r3, r8
 8017868:	dcf1      	bgt.n	801784e <_printf_float+0x40e>
 801786a:	464b      	mov	r3, r9
 801786c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8017870:	e6dc      	b.n	801762c <_printf_float+0x1ec>
 8017872:	f04f 0800 	mov.w	r8, #0
 8017876:	f104 0a1a 	add.w	sl, r4, #26
 801787a:	e7f2      	b.n	8017862 <_printf_float+0x422>
 801787c:	2301      	movs	r3, #1
 801787e:	4642      	mov	r2, r8
 8017880:	e7df      	b.n	8017842 <_printf_float+0x402>
 8017882:	2301      	movs	r3, #1
 8017884:	464a      	mov	r2, r9
 8017886:	4631      	mov	r1, r6
 8017888:	4628      	mov	r0, r5
 801788a:	47b8      	blx	r7
 801788c:	3001      	adds	r0, #1
 801788e:	f43f ae38 	beq.w	8017502 <_printf_float+0xc2>
 8017892:	f108 0801 	add.w	r8, r8, #1
 8017896:	68e3      	ldr	r3, [r4, #12]
 8017898:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801789a:	1a5b      	subs	r3, r3, r1
 801789c:	4543      	cmp	r3, r8
 801789e:	dcf0      	bgt.n	8017882 <_printf_float+0x442>
 80178a0:	e6fa      	b.n	8017698 <_printf_float+0x258>
 80178a2:	f04f 0800 	mov.w	r8, #0
 80178a6:	f104 0919 	add.w	r9, r4, #25
 80178aa:	e7f4      	b.n	8017896 <_printf_float+0x456>

080178ac <_printf_common>:
 80178ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80178b0:	4616      	mov	r6, r2
 80178b2:	4699      	mov	r9, r3
 80178b4:	688a      	ldr	r2, [r1, #8]
 80178b6:	690b      	ldr	r3, [r1, #16]
 80178b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80178bc:	4293      	cmp	r3, r2
 80178be:	bfb8      	it	lt
 80178c0:	4613      	movlt	r3, r2
 80178c2:	6033      	str	r3, [r6, #0]
 80178c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80178c8:	4607      	mov	r7, r0
 80178ca:	460c      	mov	r4, r1
 80178cc:	b10a      	cbz	r2, 80178d2 <_printf_common+0x26>
 80178ce:	3301      	adds	r3, #1
 80178d0:	6033      	str	r3, [r6, #0]
 80178d2:	6823      	ldr	r3, [r4, #0]
 80178d4:	0699      	lsls	r1, r3, #26
 80178d6:	bf42      	ittt	mi
 80178d8:	6833      	ldrmi	r3, [r6, #0]
 80178da:	3302      	addmi	r3, #2
 80178dc:	6033      	strmi	r3, [r6, #0]
 80178de:	6825      	ldr	r5, [r4, #0]
 80178e0:	f015 0506 	ands.w	r5, r5, #6
 80178e4:	d106      	bne.n	80178f4 <_printf_common+0x48>
 80178e6:	f104 0a19 	add.w	sl, r4, #25
 80178ea:	68e3      	ldr	r3, [r4, #12]
 80178ec:	6832      	ldr	r2, [r6, #0]
 80178ee:	1a9b      	subs	r3, r3, r2
 80178f0:	42ab      	cmp	r3, r5
 80178f2:	dc26      	bgt.n	8017942 <_printf_common+0x96>
 80178f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80178f8:	1e13      	subs	r3, r2, #0
 80178fa:	6822      	ldr	r2, [r4, #0]
 80178fc:	bf18      	it	ne
 80178fe:	2301      	movne	r3, #1
 8017900:	0692      	lsls	r2, r2, #26
 8017902:	d42b      	bmi.n	801795c <_printf_common+0xb0>
 8017904:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017908:	4649      	mov	r1, r9
 801790a:	4638      	mov	r0, r7
 801790c:	47c0      	blx	r8
 801790e:	3001      	adds	r0, #1
 8017910:	d01e      	beq.n	8017950 <_printf_common+0xa4>
 8017912:	6823      	ldr	r3, [r4, #0]
 8017914:	68e5      	ldr	r5, [r4, #12]
 8017916:	6832      	ldr	r2, [r6, #0]
 8017918:	f003 0306 	and.w	r3, r3, #6
 801791c:	2b04      	cmp	r3, #4
 801791e:	bf08      	it	eq
 8017920:	1aad      	subeq	r5, r5, r2
 8017922:	68a3      	ldr	r3, [r4, #8]
 8017924:	6922      	ldr	r2, [r4, #16]
 8017926:	bf0c      	ite	eq
 8017928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801792c:	2500      	movne	r5, #0
 801792e:	4293      	cmp	r3, r2
 8017930:	bfc4      	itt	gt
 8017932:	1a9b      	subgt	r3, r3, r2
 8017934:	18ed      	addgt	r5, r5, r3
 8017936:	2600      	movs	r6, #0
 8017938:	341a      	adds	r4, #26
 801793a:	42b5      	cmp	r5, r6
 801793c:	d11a      	bne.n	8017974 <_printf_common+0xc8>
 801793e:	2000      	movs	r0, #0
 8017940:	e008      	b.n	8017954 <_printf_common+0xa8>
 8017942:	2301      	movs	r3, #1
 8017944:	4652      	mov	r2, sl
 8017946:	4649      	mov	r1, r9
 8017948:	4638      	mov	r0, r7
 801794a:	47c0      	blx	r8
 801794c:	3001      	adds	r0, #1
 801794e:	d103      	bne.n	8017958 <_printf_common+0xac>
 8017950:	f04f 30ff 	mov.w	r0, #4294967295
 8017954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017958:	3501      	adds	r5, #1
 801795a:	e7c6      	b.n	80178ea <_printf_common+0x3e>
 801795c:	18e1      	adds	r1, r4, r3
 801795e:	1c5a      	adds	r2, r3, #1
 8017960:	2030      	movs	r0, #48	; 0x30
 8017962:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017966:	4422      	add	r2, r4
 8017968:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801796c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017970:	3302      	adds	r3, #2
 8017972:	e7c7      	b.n	8017904 <_printf_common+0x58>
 8017974:	2301      	movs	r3, #1
 8017976:	4622      	mov	r2, r4
 8017978:	4649      	mov	r1, r9
 801797a:	4638      	mov	r0, r7
 801797c:	47c0      	blx	r8
 801797e:	3001      	adds	r0, #1
 8017980:	d0e6      	beq.n	8017950 <_printf_common+0xa4>
 8017982:	3601      	adds	r6, #1
 8017984:	e7d9      	b.n	801793a <_printf_common+0x8e>
	...

08017988 <_printf_i>:
 8017988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801798c:	460c      	mov	r4, r1
 801798e:	4691      	mov	r9, r2
 8017990:	7e27      	ldrb	r7, [r4, #24]
 8017992:	990c      	ldr	r1, [sp, #48]	; 0x30
 8017994:	2f78      	cmp	r7, #120	; 0x78
 8017996:	4680      	mov	r8, r0
 8017998:	469a      	mov	sl, r3
 801799a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801799e:	d807      	bhi.n	80179b0 <_printf_i+0x28>
 80179a0:	2f62      	cmp	r7, #98	; 0x62
 80179a2:	d80a      	bhi.n	80179ba <_printf_i+0x32>
 80179a4:	2f00      	cmp	r7, #0
 80179a6:	f000 80d8 	beq.w	8017b5a <_printf_i+0x1d2>
 80179aa:	2f58      	cmp	r7, #88	; 0x58
 80179ac:	f000 80a3 	beq.w	8017af6 <_printf_i+0x16e>
 80179b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80179b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80179b8:	e03a      	b.n	8017a30 <_printf_i+0xa8>
 80179ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80179be:	2b15      	cmp	r3, #21
 80179c0:	d8f6      	bhi.n	80179b0 <_printf_i+0x28>
 80179c2:	a001      	add	r0, pc, #4	; (adr r0, 80179c8 <_printf_i+0x40>)
 80179c4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80179c8:	08017a21 	.word	0x08017a21
 80179cc:	08017a35 	.word	0x08017a35
 80179d0:	080179b1 	.word	0x080179b1
 80179d4:	080179b1 	.word	0x080179b1
 80179d8:	080179b1 	.word	0x080179b1
 80179dc:	080179b1 	.word	0x080179b1
 80179e0:	08017a35 	.word	0x08017a35
 80179e4:	080179b1 	.word	0x080179b1
 80179e8:	080179b1 	.word	0x080179b1
 80179ec:	080179b1 	.word	0x080179b1
 80179f0:	080179b1 	.word	0x080179b1
 80179f4:	08017b41 	.word	0x08017b41
 80179f8:	08017a65 	.word	0x08017a65
 80179fc:	08017b23 	.word	0x08017b23
 8017a00:	080179b1 	.word	0x080179b1
 8017a04:	080179b1 	.word	0x080179b1
 8017a08:	08017b63 	.word	0x08017b63
 8017a0c:	080179b1 	.word	0x080179b1
 8017a10:	08017a65 	.word	0x08017a65
 8017a14:	080179b1 	.word	0x080179b1
 8017a18:	080179b1 	.word	0x080179b1
 8017a1c:	08017b2b 	.word	0x08017b2b
 8017a20:	680b      	ldr	r3, [r1, #0]
 8017a22:	1d1a      	adds	r2, r3, #4
 8017a24:	681b      	ldr	r3, [r3, #0]
 8017a26:	600a      	str	r2, [r1, #0]
 8017a28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8017a2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017a30:	2301      	movs	r3, #1
 8017a32:	e0a3      	b.n	8017b7c <_printf_i+0x1f4>
 8017a34:	6825      	ldr	r5, [r4, #0]
 8017a36:	6808      	ldr	r0, [r1, #0]
 8017a38:	062e      	lsls	r6, r5, #24
 8017a3a:	f100 0304 	add.w	r3, r0, #4
 8017a3e:	d50a      	bpl.n	8017a56 <_printf_i+0xce>
 8017a40:	6805      	ldr	r5, [r0, #0]
 8017a42:	600b      	str	r3, [r1, #0]
 8017a44:	2d00      	cmp	r5, #0
 8017a46:	da03      	bge.n	8017a50 <_printf_i+0xc8>
 8017a48:	232d      	movs	r3, #45	; 0x2d
 8017a4a:	426d      	negs	r5, r5
 8017a4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017a50:	485e      	ldr	r0, [pc, #376]	; (8017bcc <_printf_i+0x244>)
 8017a52:	230a      	movs	r3, #10
 8017a54:	e019      	b.n	8017a8a <_printf_i+0x102>
 8017a56:	f015 0f40 	tst.w	r5, #64	; 0x40
 8017a5a:	6805      	ldr	r5, [r0, #0]
 8017a5c:	600b      	str	r3, [r1, #0]
 8017a5e:	bf18      	it	ne
 8017a60:	b22d      	sxthne	r5, r5
 8017a62:	e7ef      	b.n	8017a44 <_printf_i+0xbc>
 8017a64:	680b      	ldr	r3, [r1, #0]
 8017a66:	6825      	ldr	r5, [r4, #0]
 8017a68:	1d18      	adds	r0, r3, #4
 8017a6a:	6008      	str	r0, [r1, #0]
 8017a6c:	0628      	lsls	r0, r5, #24
 8017a6e:	d501      	bpl.n	8017a74 <_printf_i+0xec>
 8017a70:	681d      	ldr	r5, [r3, #0]
 8017a72:	e002      	b.n	8017a7a <_printf_i+0xf2>
 8017a74:	0669      	lsls	r1, r5, #25
 8017a76:	d5fb      	bpl.n	8017a70 <_printf_i+0xe8>
 8017a78:	881d      	ldrh	r5, [r3, #0]
 8017a7a:	4854      	ldr	r0, [pc, #336]	; (8017bcc <_printf_i+0x244>)
 8017a7c:	2f6f      	cmp	r7, #111	; 0x6f
 8017a7e:	bf0c      	ite	eq
 8017a80:	2308      	moveq	r3, #8
 8017a82:	230a      	movne	r3, #10
 8017a84:	2100      	movs	r1, #0
 8017a86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017a8a:	6866      	ldr	r6, [r4, #4]
 8017a8c:	60a6      	str	r6, [r4, #8]
 8017a8e:	2e00      	cmp	r6, #0
 8017a90:	bfa2      	ittt	ge
 8017a92:	6821      	ldrge	r1, [r4, #0]
 8017a94:	f021 0104 	bicge.w	r1, r1, #4
 8017a98:	6021      	strge	r1, [r4, #0]
 8017a9a:	b90d      	cbnz	r5, 8017aa0 <_printf_i+0x118>
 8017a9c:	2e00      	cmp	r6, #0
 8017a9e:	d04d      	beq.n	8017b3c <_printf_i+0x1b4>
 8017aa0:	4616      	mov	r6, r2
 8017aa2:	fbb5 f1f3 	udiv	r1, r5, r3
 8017aa6:	fb03 5711 	mls	r7, r3, r1, r5
 8017aaa:	5dc7      	ldrb	r7, [r0, r7]
 8017aac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017ab0:	462f      	mov	r7, r5
 8017ab2:	42bb      	cmp	r3, r7
 8017ab4:	460d      	mov	r5, r1
 8017ab6:	d9f4      	bls.n	8017aa2 <_printf_i+0x11a>
 8017ab8:	2b08      	cmp	r3, #8
 8017aba:	d10b      	bne.n	8017ad4 <_printf_i+0x14c>
 8017abc:	6823      	ldr	r3, [r4, #0]
 8017abe:	07df      	lsls	r7, r3, #31
 8017ac0:	d508      	bpl.n	8017ad4 <_printf_i+0x14c>
 8017ac2:	6923      	ldr	r3, [r4, #16]
 8017ac4:	6861      	ldr	r1, [r4, #4]
 8017ac6:	4299      	cmp	r1, r3
 8017ac8:	bfde      	ittt	le
 8017aca:	2330      	movle	r3, #48	; 0x30
 8017acc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017ad0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017ad4:	1b92      	subs	r2, r2, r6
 8017ad6:	6122      	str	r2, [r4, #16]
 8017ad8:	f8cd a000 	str.w	sl, [sp]
 8017adc:	464b      	mov	r3, r9
 8017ade:	aa03      	add	r2, sp, #12
 8017ae0:	4621      	mov	r1, r4
 8017ae2:	4640      	mov	r0, r8
 8017ae4:	f7ff fee2 	bl	80178ac <_printf_common>
 8017ae8:	3001      	adds	r0, #1
 8017aea:	d14c      	bne.n	8017b86 <_printf_i+0x1fe>
 8017aec:	f04f 30ff 	mov.w	r0, #4294967295
 8017af0:	b004      	add	sp, #16
 8017af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017af6:	4835      	ldr	r0, [pc, #212]	; (8017bcc <_printf_i+0x244>)
 8017af8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017afc:	6823      	ldr	r3, [r4, #0]
 8017afe:	680e      	ldr	r6, [r1, #0]
 8017b00:	061f      	lsls	r7, r3, #24
 8017b02:	f856 5b04 	ldr.w	r5, [r6], #4
 8017b06:	600e      	str	r6, [r1, #0]
 8017b08:	d514      	bpl.n	8017b34 <_printf_i+0x1ac>
 8017b0a:	07d9      	lsls	r1, r3, #31
 8017b0c:	bf44      	itt	mi
 8017b0e:	f043 0320 	orrmi.w	r3, r3, #32
 8017b12:	6023      	strmi	r3, [r4, #0]
 8017b14:	b91d      	cbnz	r5, 8017b1e <_printf_i+0x196>
 8017b16:	6823      	ldr	r3, [r4, #0]
 8017b18:	f023 0320 	bic.w	r3, r3, #32
 8017b1c:	6023      	str	r3, [r4, #0]
 8017b1e:	2310      	movs	r3, #16
 8017b20:	e7b0      	b.n	8017a84 <_printf_i+0xfc>
 8017b22:	6823      	ldr	r3, [r4, #0]
 8017b24:	f043 0320 	orr.w	r3, r3, #32
 8017b28:	6023      	str	r3, [r4, #0]
 8017b2a:	2378      	movs	r3, #120	; 0x78
 8017b2c:	4828      	ldr	r0, [pc, #160]	; (8017bd0 <_printf_i+0x248>)
 8017b2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8017b32:	e7e3      	b.n	8017afc <_printf_i+0x174>
 8017b34:	065e      	lsls	r6, r3, #25
 8017b36:	bf48      	it	mi
 8017b38:	b2ad      	uxthmi	r5, r5
 8017b3a:	e7e6      	b.n	8017b0a <_printf_i+0x182>
 8017b3c:	4616      	mov	r6, r2
 8017b3e:	e7bb      	b.n	8017ab8 <_printf_i+0x130>
 8017b40:	680b      	ldr	r3, [r1, #0]
 8017b42:	6826      	ldr	r6, [r4, #0]
 8017b44:	6960      	ldr	r0, [r4, #20]
 8017b46:	1d1d      	adds	r5, r3, #4
 8017b48:	600d      	str	r5, [r1, #0]
 8017b4a:	0635      	lsls	r5, r6, #24
 8017b4c:	681b      	ldr	r3, [r3, #0]
 8017b4e:	d501      	bpl.n	8017b54 <_printf_i+0x1cc>
 8017b50:	6018      	str	r0, [r3, #0]
 8017b52:	e002      	b.n	8017b5a <_printf_i+0x1d2>
 8017b54:	0671      	lsls	r1, r6, #25
 8017b56:	d5fb      	bpl.n	8017b50 <_printf_i+0x1c8>
 8017b58:	8018      	strh	r0, [r3, #0]
 8017b5a:	2300      	movs	r3, #0
 8017b5c:	6123      	str	r3, [r4, #16]
 8017b5e:	4616      	mov	r6, r2
 8017b60:	e7ba      	b.n	8017ad8 <_printf_i+0x150>
 8017b62:	680b      	ldr	r3, [r1, #0]
 8017b64:	1d1a      	adds	r2, r3, #4
 8017b66:	600a      	str	r2, [r1, #0]
 8017b68:	681e      	ldr	r6, [r3, #0]
 8017b6a:	6862      	ldr	r2, [r4, #4]
 8017b6c:	2100      	movs	r1, #0
 8017b6e:	4630      	mov	r0, r6
 8017b70:	f7e8 fb56 	bl	8000220 <memchr>
 8017b74:	b108      	cbz	r0, 8017b7a <_printf_i+0x1f2>
 8017b76:	1b80      	subs	r0, r0, r6
 8017b78:	6060      	str	r0, [r4, #4]
 8017b7a:	6863      	ldr	r3, [r4, #4]
 8017b7c:	6123      	str	r3, [r4, #16]
 8017b7e:	2300      	movs	r3, #0
 8017b80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017b84:	e7a8      	b.n	8017ad8 <_printf_i+0x150>
 8017b86:	6923      	ldr	r3, [r4, #16]
 8017b88:	4632      	mov	r2, r6
 8017b8a:	4649      	mov	r1, r9
 8017b8c:	4640      	mov	r0, r8
 8017b8e:	47d0      	blx	sl
 8017b90:	3001      	adds	r0, #1
 8017b92:	d0ab      	beq.n	8017aec <_printf_i+0x164>
 8017b94:	6823      	ldr	r3, [r4, #0]
 8017b96:	079b      	lsls	r3, r3, #30
 8017b98:	d413      	bmi.n	8017bc2 <_printf_i+0x23a>
 8017b9a:	68e0      	ldr	r0, [r4, #12]
 8017b9c:	9b03      	ldr	r3, [sp, #12]
 8017b9e:	4298      	cmp	r0, r3
 8017ba0:	bfb8      	it	lt
 8017ba2:	4618      	movlt	r0, r3
 8017ba4:	e7a4      	b.n	8017af0 <_printf_i+0x168>
 8017ba6:	2301      	movs	r3, #1
 8017ba8:	4632      	mov	r2, r6
 8017baa:	4649      	mov	r1, r9
 8017bac:	4640      	mov	r0, r8
 8017bae:	47d0      	blx	sl
 8017bb0:	3001      	adds	r0, #1
 8017bb2:	d09b      	beq.n	8017aec <_printf_i+0x164>
 8017bb4:	3501      	adds	r5, #1
 8017bb6:	68e3      	ldr	r3, [r4, #12]
 8017bb8:	9903      	ldr	r1, [sp, #12]
 8017bba:	1a5b      	subs	r3, r3, r1
 8017bbc:	42ab      	cmp	r3, r5
 8017bbe:	dcf2      	bgt.n	8017ba6 <_printf_i+0x21e>
 8017bc0:	e7eb      	b.n	8017b9a <_printf_i+0x212>
 8017bc2:	2500      	movs	r5, #0
 8017bc4:	f104 0619 	add.w	r6, r4, #25
 8017bc8:	e7f5      	b.n	8017bb6 <_printf_i+0x22e>
 8017bca:	bf00      	nop
 8017bcc:	0801d858 	.word	0x0801d858
 8017bd0:	0801d869 	.word	0x0801d869

08017bd4 <_scanf_float>:
 8017bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017bd8:	b087      	sub	sp, #28
 8017bda:	4617      	mov	r7, r2
 8017bdc:	9303      	str	r3, [sp, #12]
 8017bde:	688b      	ldr	r3, [r1, #8]
 8017be0:	1e5a      	subs	r2, r3, #1
 8017be2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8017be6:	bf83      	ittte	hi
 8017be8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017bec:	195b      	addhi	r3, r3, r5
 8017bee:	9302      	strhi	r3, [sp, #8]
 8017bf0:	2300      	movls	r3, #0
 8017bf2:	bf86      	itte	hi
 8017bf4:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017bf8:	608b      	strhi	r3, [r1, #8]
 8017bfa:	9302      	strls	r3, [sp, #8]
 8017bfc:	680b      	ldr	r3, [r1, #0]
 8017bfe:	468b      	mov	fp, r1
 8017c00:	2500      	movs	r5, #0
 8017c02:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8017c06:	f84b 3b1c 	str.w	r3, [fp], #28
 8017c0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8017c0e:	4680      	mov	r8, r0
 8017c10:	460c      	mov	r4, r1
 8017c12:	465e      	mov	r6, fp
 8017c14:	46aa      	mov	sl, r5
 8017c16:	46a9      	mov	r9, r5
 8017c18:	9501      	str	r5, [sp, #4]
 8017c1a:	68a2      	ldr	r2, [r4, #8]
 8017c1c:	b152      	cbz	r2, 8017c34 <_scanf_float+0x60>
 8017c1e:	683b      	ldr	r3, [r7, #0]
 8017c20:	781b      	ldrb	r3, [r3, #0]
 8017c22:	2b4e      	cmp	r3, #78	; 0x4e
 8017c24:	d864      	bhi.n	8017cf0 <_scanf_float+0x11c>
 8017c26:	2b40      	cmp	r3, #64	; 0x40
 8017c28:	d83c      	bhi.n	8017ca4 <_scanf_float+0xd0>
 8017c2a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8017c2e:	b2c8      	uxtb	r0, r1
 8017c30:	280e      	cmp	r0, #14
 8017c32:	d93a      	bls.n	8017caa <_scanf_float+0xd6>
 8017c34:	f1b9 0f00 	cmp.w	r9, #0
 8017c38:	d003      	beq.n	8017c42 <_scanf_float+0x6e>
 8017c3a:	6823      	ldr	r3, [r4, #0]
 8017c3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8017c40:	6023      	str	r3, [r4, #0]
 8017c42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017c46:	f1ba 0f01 	cmp.w	sl, #1
 8017c4a:	f200 8113 	bhi.w	8017e74 <_scanf_float+0x2a0>
 8017c4e:	455e      	cmp	r6, fp
 8017c50:	f200 8105 	bhi.w	8017e5e <_scanf_float+0x28a>
 8017c54:	2501      	movs	r5, #1
 8017c56:	4628      	mov	r0, r5
 8017c58:	b007      	add	sp, #28
 8017c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017c5e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8017c62:	2a0d      	cmp	r2, #13
 8017c64:	d8e6      	bhi.n	8017c34 <_scanf_float+0x60>
 8017c66:	a101      	add	r1, pc, #4	; (adr r1, 8017c6c <_scanf_float+0x98>)
 8017c68:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8017c6c:	08017dab 	.word	0x08017dab
 8017c70:	08017c35 	.word	0x08017c35
 8017c74:	08017c35 	.word	0x08017c35
 8017c78:	08017c35 	.word	0x08017c35
 8017c7c:	08017e0b 	.word	0x08017e0b
 8017c80:	08017de3 	.word	0x08017de3
 8017c84:	08017c35 	.word	0x08017c35
 8017c88:	08017c35 	.word	0x08017c35
 8017c8c:	08017db9 	.word	0x08017db9
 8017c90:	08017c35 	.word	0x08017c35
 8017c94:	08017c35 	.word	0x08017c35
 8017c98:	08017c35 	.word	0x08017c35
 8017c9c:	08017c35 	.word	0x08017c35
 8017ca0:	08017d71 	.word	0x08017d71
 8017ca4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8017ca8:	e7db      	b.n	8017c62 <_scanf_float+0x8e>
 8017caa:	290e      	cmp	r1, #14
 8017cac:	d8c2      	bhi.n	8017c34 <_scanf_float+0x60>
 8017cae:	a001      	add	r0, pc, #4	; (adr r0, 8017cb4 <_scanf_float+0xe0>)
 8017cb0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8017cb4:	08017d63 	.word	0x08017d63
 8017cb8:	08017c35 	.word	0x08017c35
 8017cbc:	08017d63 	.word	0x08017d63
 8017cc0:	08017df7 	.word	0x08017df7
 8017cc4:	08017c35 	.word	0x08017c35
 8017cc8:	08017d11 	.word	0x08017d11
 8017ccc:	08017d4d 	.word	0x08017d4d
 8017cd0:	08017d4d 	.word	0x08017d4d
 8017cd4:	08017d4d 	.word	0x08017d4d
 8017cd8:	08017d4d 	.word	0x08017d4d
 8017cdc:	08017d4d 	.word	0x08017d4d
 8017ce0:	08017d4d 	.word	0x08017d4d
 8017ce4:	08017d4d 	.word	0x08017d4d
 8017ce8:	08017d4d 	.word	0x08017d4d
 8017cec:	08017d4d 	.word	0x08017d4d
 8017cf0:	2b6e      	cmp	r3, #110	; 0x6e
 8017cf2:	d809      	bhi.n	8017d08 <_scanf_float+0x134>
 8017cf4:	2b60      	cmp	r3, #96	; 0x60
 8017cf6:	d8b2      	bhi.n	8017c5e <_scanf_float+0x8a>
 8017cf8:	2b54      	cmp	r3, #84	; 0x54
 8017cfa:	d077      	beq.n	8017dec <_scanf_float+0x218>
 8017cfc:	2b59      	cmp	r3, #89	; 0x59
 8017cfe:	d199      	bne.n	8017c34 <_scanf_float+0x60>
 8017d00:	2d07      	cmp	r5, #7
 8017d02:	d197      	bne.n	8017c34 <_scanf_float+0x60>
 8017d04:	2508      	movs	r5, #8
 8017d06:	e029      	b.n	8017d5c <_scanf_float+0x188>
 8017d08:	2b74      	cmp	r3, #116	; 0x74
 8017d0a:	d06f      	beq.n	8017dec <_scanf_float+0x218>
 8017d0c:	2b79      	cmp	r3, #121	; 0x79
 8017d0e:	e7f6      	b.n	8017cfe <_scanf_float+0x12a>
 8017d10:	6821      	ldr	r1, [r4, #0]
 8017d12:	05c8      	lsls	r0, r1, #23
 8017d14:	d51a      	bpl.n	8017d4c <_scanf_float+0x178>
 8017d16:	9b02      	ldr	r3, [sp, #8]
 8017d18:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8017d1c:	6021      	str	r1, [r4, #0]
 8017d1e:	f109 0901 	add.w	r9, r9, #1
 8017d22:	b11b      	cbz	r3, 8017d2c <_scanf_float+0x158>
 8017d24:	3b01      	subs	r3, #1
 8017d26:	3201      	adds	r2, #1
 8017d28:	9302      	str	r3, [sp, #8]
 8017d2a:	60a2      	str	r2, [r4, #8]
 8017d2c:	68a3      	ldr	r3, [r4, #8]
 8017d2e:	3b01      	subs	r3, #1
 8017d30:	60a3      	str	r3, [r4, #8]
 8017d32:	6923      	ldr	r3, [r4, #16]
 8017d34:	3301      	adds	r3, #1
 8017d36:	6123      	str	r3, [r4, #16]
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	3b01      	subs	r3, #1
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	607b      	str	r3, [r7, #4]
 8017d40:	f340 8084 	ble.w	8017e4c <_scanf_float+0x278>
 8017d44:	683b      	ldr	r3, [r7, #0]
 8017d46:	3301      	adds	r3, #1
 8017d48:	603b      	str	r3, [r7, #0]
 8017d4a:	e766      	b.n	8017c1a <_scanf_float+0x46>
 8017d4c:	eb1a 0f05 	cmn.w	sl, r5
 8017d50:	f47f af70 	bne.w	8017c34 <_scanf_float+0x60>
 8017d54:	6822      	ldr	r2, [r4, #0]
 8017d56:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8017d5a:	6022      	str	r2, [r4, #0]
 8017d5c:	f806 3b01 	strb.w	r3, [r6], #1
 8017d60:	e7e4      	b.n	8017d2c <_scanf_float+0x158>
 8017d62:	6822      	ldr	r2, [r4, #0]
 8017d64:	0610      	lsls	r0, r2, #24
 8017d66:	f57f af65 	bpl.w	8017c34 <_scanf_float+0x60>
 8017d6a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8017d6e:	e7f4      	b.n	8017d5a <_scanf_float+0x186>
 8017d70:	f1ba 0f00 	cmp.w	sl, #0
 8017d74:	d10e      	bne.n	8017d94 <_scanf_float+0x1c0>
 8017d76:	f1b9 0f00 	cmp.w	r9, #0
 8017d7a:	d10e      	bne.n	8017d9a <_scanf_float+0x1c6>
 8017d7c:	6822      	ldr	r2, [r4, #0]
 8017d7e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8017d82:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8017d86:	d108      	bne.n	8017d9a <_scanf_float+0x1c6>
 8017d88:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8017d8c:	6022      	str	r2, [r4, #0]
 8017d8e:	f04f 0a01 	mov.w	sl, #1
 8017d92:	e7e3      	b.n	8017d5c <_scanf_float+0x188>
 8017d94:	f1ba 0f02 	cmp.w	sl, #2
 8017d98:	d055      	beq.n	8017e46 <_scanf_float+0x272>
 8017d9a:	2d01      	cmp	r5, #1
 8017d9c:	d002      	beq.n	8017da4 <_scanf_float+0x1d0>
 8017d9e:	2d04      	cmp	r5, #4
 8017da0:	f47f af48 	bne.w	8017c34 <_scanf_float+0x60>
 8017da4:	3501      	adds	r5, #1
 8017da6:	b2ed      	uxtb	r5, r5
 8017da8:	e7d8      	b.n	8017d5c <_scanf_float+0x188>
 8017daa:	f1ba 0f01 	cmp.w	sl, #1
 8017dae:	f47f af41 	bne.w	8017c34 <_scanf_float+0x60>
 8017db2:	f04f 0a02 	mov.w	sl, #2
 8017db6:	e7d1      	b.n	8017d5c <_scanf_float+0x188>
 8017db8:	b97d      	cbnz	r5, 8017dda <_scanf_float+0x206>
 8017dba:	f1b9 0f00 	cmp.w	r9, #0
 8017dbe:	f47f af3c 	bne.w	8017c3a <_scanf_float+0x66>
 8017dc2:	6822      	ldr	r2, [r4, #0]
 8017dc4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8017dc8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8017dcc:	f47f af39 	bne.w	8017c42 <_scanf_float+0x6e>
 8017dd0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8017dd4:	6022      	str	r2, [r4, #0]
 8017dd6:	2501      	movs	r5, #1
 8017dd8:	e7c0      	b.n	8017d5c <_scanf_float+0x188>
 8017dda:	2d03      	cmp	r5, #3
 8017ddc:	d0e2      	beq.n	8017da4 <_scanf_float+0x1d0>
 8017dde:	2d05      	cmp	r5, #5
 8017de0:	e7de      	b.n	8017da0 <_scanf_float+0x1cc>
 8017de2:	2d02      	cmp	r5, #2
 8017de4:	f47f af26 	bne.w	8017c34 <_scanf_float+0x60>
 8017de8:	2503      	movs	r5, #3
 8017dea:	e7b7      	b.n	8017d5c <_scanf_float+0x188>
 8017dec:	2d06      	cmp	r5, #6
 8017dee:	f47f af21 	bne.w	8017c34 <_scanf_float+0x60>
 8017df2:	2507      	movs	r5, #7
 8017df4:	e7b2      	b.n	8017d5c <_scanf_float+0x188>
 8017df6:	6822      	ldr	r2, [r4, #0]
 8017df8:	0591      	lsls	r1, r2, #22
 8017dfa:	f57f af1b 	bpl.w	8017c34 <_scanf_float+0x60>
 8017dfe:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8017e02:	6022      	str	r2, [r4, #0]
 8017e04:	f8cd 9004 	str.w	r9, [sp, #4]
 8017e08:	e7a8      	b.n	8017d5c <_scanf_float+0x188>
 8017e0a:	6822      	ldr	r2, [r4, #0]
 8017e0c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8017e10:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8017e14:	d006      	beq.n	8017e24 <_scanf_float+0x250>
 8017e16:	0550      	lsls	r0, r2, #21
 8017e18:	f57f af0c 	bpl.w	8017c34 <_scanf_float+0x60>
 8017e1c:	f1b9 0f00 	cmp.w	r9, #0
 8017e20:	f43f af0f 	beq.w	8017c42 <_scanf_float+0x6e>
 8017e24:	0591      	lsls	r1, r2, #22
 8017e26:	bf58      	it	pl
 8017e28:	9901      	ldrpl	r1, [sp, #4]
 8017e2a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8017e2e:	bf58      	it	pl
 8017e30:	eba9 0101 	subpl.w	r1, r9, r1
 8017e34:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8017e38:	bf58      	it	pl
 8017e3a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8017e3e:	6022      	str	r2, [r4, #0]
 8017e40:	f04f 0900 	mov.w	r9, #0
 8017e44:	e78a      	b.n	8017d5c <_scanf_float+0x188>
 8017e46:	f04f 0a03 	mov.w	sl, #3
 8017e4a:	e787      	b.n	8017d5c <_scanf_float+0x188>
 8017e4c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017e50:	4639      	mov	r1, r7
 8017e52:	4640      	mov	r0, r8
 8017e54:	4798      	blx	r3
 8017e56:	2800      	cmp	r0, #0
 8017e58:	f43f aedf 	beq.w	8017c1a <_scanf_float+0x46>
 8017e5c:	e6ea      	b.n	8017c34 <_scanf_float+0x60>
 8017e5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017e62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8017e66:	463a      	mov	r2, r7
 8017e68:	4640      	mov	r0, r8
 8017e6a:	4798      	blx	r3
 8017e6c:	6923      	ldr	r3, [r4, #16]
 8017e6e:	3b01      	subs	r3, #1
 8017e70:	6123      	str	r3, [r4, #16]
 8017e72:	e6ec      	b.n	8017c4e <_scanf_float+0x7a>
 8017e74:	1e6b      	subs	r3, r5, #1
 8017e76:	2b06      	cmp	r3, #6
 8017e78:	d825      	bhi.n	8017ec6 <_scanf_float+0x2f2>
 8017e7a:	2d02      	cmp	r5, #2
 8017e7c:	d836      	bhi.n	8017eec <_scanf_float+0x318>
 8017e7e:	455e      	cmp	r6, fp
 8017e80:	f67f aee8 	bls.w	8017c54 <_scanf_float+0x80>
 8017e84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017e88:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8017e8c:	463a      	mov	r2, r7
 8017e8e:	4640      	mov	r0, r8
 8017e90:	4798      	blx	r3
 8017e92:	6923      	ldr	r3, [r4, #16]
 8017e94:	3b01      	subs	r3, #1
 8017e96:	6123      	str	r3, [r4, #16]
 8017e98:	e7f1      	b.n	8017e7e <_scanf_float+0x2aa>
 8017e9a:	9802      	ldr	r0, [sp, #8]
 8017e9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017ea0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8017ea4:	9002      	str	r0, [sp, #8]
 8017ea6:	463a      	mov	r2, r7
 8017ea8:	4640      	mov	r0, r8
 8017eaa:	4798      	blx	r3
 8017eac:	6923      	ldr	r3, [r4, #16]
 8017eae:	3b01      	subs	r3, #1
 8017eb0:	6123      	str	r3, [r4, #16]
 8017eb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017eb6:	fa5f fa8a 	uxtb.w	sl, sl
 8017eba:	f1ba 0f02 	cmp.w	sl, #2
 8017ebe:	d1ec      	bne.n	8017e9a <_scanf_float+0x2c6>
 8017ec0:	3d03      	subs	r5, #3
 8017ec2:	b2ed      	uxtb	r5, r5
 8017ec4:	1b76      	subs	r6, r6, r5
 8017ec6:	6823      	ldr	r3, [r4, #0]
 8017ec8:	05da      	lsls	r2, r3, #23
 8017eca:	d52f      	bpl.n	8017f2c <_scanf_float+0x358>
 8017ecc:	055b      	lsls	r3, r3, #21
 8017ece:	d510      	bpl.n	8017ef2 <_scanf_float+0x31e>
 8017ed0:	455e      	cmp	r6, fp
 8017ed2:	f67f aebf 	bls.w	8017c54 <_scanf_float+0x80>
 8017ed6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017eda:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8017ede:	463a      	mov	r2, r7
 8017ee0:	4640      	mov	r0, r8
 8017ee2:	4798      	blx	r3
 8017ee4:	6923      	ldr	r3, [r4, #16]
 8017ee6:	3b01      	subs	r3, #1
 8017ee8:	6123      	str	r3, [r4, #16]
 8017eea:	e7f1      	b.n	8017ed0 <_scanf_float+0x2fc>
 8017eec:	46aa      	mov	sl, r5
 8017eee:	9602      	str	r6, [sp, #8]
 8017ef0:	e7df      	b.n	8017eb2 <_scanf_float+0x2de>
 8017ef2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8017ef6:	6923      	ldr	r3, [r4, #16]
 8017ef8:	2965      	cmp	r1, #101	; 0x65
 8017efa:	f103 33ff 	add.w	r3, r3, #4294967295
 8017efe:	f106 35ff 	add.w	r5, r6, #4294967295
 8017f02:	6123      	str	r3, [r4, #16]
 8017f04:	d00c      	beq.n	8017f20 <_scanf_float+0x34c>
 8017f06:	2945      	cmp	r1, #69	; 0x45
 8017f08:	d00a      	beq.n	8017f20 <_scanf_float+0x34c>
 8017f0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017f0e:	463a      	mov	r2, r7
 8017f10:	4640      	mov	r0, r8
 8017f12:	4798      	blx	r3
 8017f14:	6923      	ldr	r3, [r4, #16]
 8017f16:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8017f1a:	3b01      	subs	r3, #1
 8017f1c:	1eb5      	subs	r5, r6, #2
 8017f1e:	6123      	str	r3, [r4, #16]
 8017f20:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017f24:	463a      	mov	r2, r7
 8017f26:	4640      	mov	r0, r8
 8017f28:	4798      	blx	r3
 8017f2a:	462e      	mov	r6, r5
 8017f2c:	6825      	ldr	r5, [r4, #0]
 8017f2e:	f015 0510 	ands.w	r5, r5, #16
 8017f32:	d158      	bne.n	8017fe6 <_scanf_float+0x412>
 8017f34:	7035      	strb	r5, [r6, #0]
 8017f36:	6823      	ldr	r3, [r4, #0]
 8017f38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8017f3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8017f40:	d11c      	bne.n	8017f7c <_scanf_float+0x3a8>
 8017f42:	9b01      	ldr	r3, [sp, #4]
 8017f44:	454b      	cmp	r3, r9
 8017f46:	eba3 0209 	sub.w	r2, r3, r9
 8017f4a:	d124      	bne.n	8017f96 <_scanf_float+0x3c2>
 8017f4c:	2200      	movs	r2, #0
 8017f4e:	4659      	mov	r1, fp
 8017f50:	4640      	mov	r0, r8
 8017f52:	f001 f873 	bl	801903c <_strtod_r>
 8017f56:	9b03      	ldr	r3, [sp, #12]
 8017f58:	6821      	ldr	r1, [r4, #0]
 8017f5a:	681b      	ldr	r3, [r3, #0]
 8017f5c:	f011 0f02 	tst.w	r1, #2
 8017f60:	ec57 6b10 	vmov	r6, r7, d0
 8017f64:	f103 0204 	add.w	r2, r3, #4
 8017f68:	d020      	beq.n	8017fac <_scanf_float+0x3d8>
 8017f6a:	9903      	ldr	r1, [sp, #12]
 8017f6c:	600a      	str	r2, [r1, #0]
 8017f6e:	681b      	ldr	r3, [r3, #0]
 8017f70:	e9c3 6700 	strd	r6, r7, [r3]
 8017f74:	68e3      	ldr	r3, [r4, #12]
 8017f76:	3301      	adds	r3, #1
 8017f78:	60e3      	str	r3, [r4, #12]
 8017f7a:	e66c      	b.n	8017c56 <_scanf_float+0x82>
 8017f7c:	9b04      	ldr	r3, [sp, #16]
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	d0e4      	beq.n	8017f4c <_scanf_float+0x378>
 8017f82:	9905      	ldr	r1, [sp, #20]
 8017f84:	230a      	movs	r3, #10
 8017f86:	462a      	mov	r2, r5
 8017f88:	3101      	adds	r1, #1
 8017f8a:	4640      	mov	r0, r8
 8017f8c:	f001 f8e0 	bl	8019150 <_strtol_r>
 8017f90:	9b04      	ldr	r3, [sp, #16]
 8017f92:	9e05      	ldr	r6, [sp, #20]
 8017f94:	1ac2      	subs	r2, r0, r3
 8017f96:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8017f9a:	429e      	cmp	r6, r3
 8017f9c:	bf28      	it	cs
 8017f9e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8017fa2:	4912      	ldr	r1, [pc, #72]	; (8017fec <_scanf_float+0x418>)
 8017fa4:	4630      	mov	r0, r6
 8017fa6:	f000 f977 	bl	8018298 <siprintf>
 8017faa:	e7cf      	b.n	8017f4c <_scanf_float+0x378>
 8017fac:	f011 0f04 	tst.w	r1, #4
 8017fb0:	9903      	ldr	r1, [sp, #12]
 8017fb2:	600a      	str	r2, [r1, #0]
 8017fb4:	d1db      	bne.n	8017f6e <_scanf_float+0x39a>
 8017fb6:	f8d3 8000 	ldr.w	r8, [r3]
 8017fba:	ee10 2a10 	vmov	r2, s0
 8017fbe:	ee10 0a10 	vmov	r0, s0
 8017fc2:	463b      	mov	r3, r7
 8017fc4:	4639      	mov	r1, r7
 8017fc6:	f7e8 fdd1 	bl	8000b6c <__aeabi_dcmpun>
 8017fca:	b128      	cbz	r0, 8017fd8 <_scanf_float+0x404>
 8017fcc:	4808      	ldr	r0, [pc, #32]	; (8017ff0 <_scanf_float+0x41c>)
 8017fce:	f000 f919 	bl	8018204 <nanf>
 8017fd2:	ed88 0a00 	vstr	s0, [r8]
 8017fd6:	e7cd      	b.n	8017f74 <_scanf_float+0x3a0>
 8017fd8:	4630      	mov	r0, r6
 8017fda:	4639      	mov	r1, r7
 8017fdc:	f7e8 fe24 	bl	8000c28 <__aeabi_d2f>
 8017fe0:	f8c8 0000 	str.w	r0, [r8]
 8017fe4:	e7c6      	b.n	8017f74 <_scanf_float+0x3a0>
 8017fe6:	2500      	movs	r5, #0
 8017fe8:	e635      	b.n	8017c56 <_scanf_float+0x82>
 8017fea:	bf00      	nop
 8017fec:	0801d87a 	.word	0x0801d87a
 8017ff0:	0801d90b 	.word	0x0801d90b

08017ff4 <iprintf>:
 8017ff4:	b40f      	push	{r0, r1, r2, r3}
 8017ff6:	4b0a      	ldr	r3, [pc, #40]	; (8018020 <iprintf+0x2c>)
 8017ff8:	b513      	push	{r0, r1, r4, lr}
 8017ffa:	681c      	ldr	r4, [r3, #0]
 8017ffc:	b124      	cbz	r4, 8018008 <iprintf+0x14>
 8017ffe:	69a3      	ldr	r3, [r4, #24]
 8018000:	b913      	cbnz	r3, 8018008 <iprintf+0x14>
 8018002:	4620      	mov	r0, r4
 8018004:	f7fe ffcc 	bl	8016fa0 <__sinit>
 8018008:	ab05      	add	r3, sp, #20
 801800a:	9a04      	ldr	r2, [sp, #16]
 801800c:	68a1      	ldr	r1, [r4, #8]
 801800e:	9301      	str	r3, [sp, #4]
 8018010:	4620      	mov	r0, r4
 8018012:	f003 fdfd 	bl	801bc10 <_vfiprintf_r>
 8018016:	b002      	add	sp, #8
 8018018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801801c:	b004      	add	sp, #16
 801801e:	4770      	bx	lr
 8018020:	200000f8 	.word	0x200000f8

08018024 <_puts_r>:
 8018024:	b570      	push	{r4, r5, r6, lr}
 8018026:	460e      	mov	r6, r1
 8018028:	4605      	mov	r5, r0
 801802a:	b118      	cbz	r0, 8018034 <_puts_r+0x10>
 801802c:	6983      	ldr	r3, [r0, #24]
 801802e:	b90b      	cbnz	r3, 8018034 <_puts_r+0x10>
 8018030:	f7fe ffb6 	bl	8016fa0 <__sinit>
 8018034:	69ab      	ldr	r3, [r5, #24]
 8018036:	68ac      	ldr	r4, [r5, #8]
 8018038:	b913      	cbnz	r3, 8018040 <_puts_r+0x1c>
 801803a:	4628      	mov	r0, r5
 801803c:	f7fe ffb0 	bl	8016fa0 <__sinit>
 8018040:	4b2c      	ldr	r3, [pc, #176]	; (80180f4 <_puts_r+0xd0>)
 8018042:	429c      	cmp	r4, r3
 8018044:	d120      	bne.n	8018088 <_puts_r+0x64>
 8018046:	686c      	ldr	r4, [r5, #4]
 8018048:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801804a:	07db      	lsls	r3, r3, #31
 801804c:	d405      	bmi.n	801805a <_puts_r+0x36>
 801804e:	89a3      	ldrh	r3, [r4, #12]
 8018050:	0598      	lsls	r0, r3, #22
 8018052:	d402      	bmi.n	801805a <_puts_r+0x36>
 8018054:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018056:	f7ff f866 	bl	8017126 <__retarget_lock_acquire_recursive>
 801805a:	89a3      	ldrh	r3, [r4, #12]
 801805c:	0719      	lsls	r1, r3, #28
 801805e:	d51d      	bpl.n	801809c <_puts_r+0x78>
 8018060:	6923      	ldr	r3, [r4, #16]
 8018062:	b1db      	cbz	r3, 801809c <_puts_r+0x78>
 8018064:	3e01      	subs	r6, #1
 8018066:	68a3      	ldr	r3, [r4, #8]
 8018068:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801806c:	3b01      	subs	r3, #1
 801806e:	60a3      	str	r3, [r4, #8]
 8018070:	bb39      	cbnz	r1, 80180c2 <_puts_r+0x9e>
 8018072:	2b00      	cmp	r3, #0
 8018074:	da38      	bge.n	80180e8 <_puts_r+0xc4>
 8018076:	4622      	mov	r2, r4
 8018078:	210a      	movs	r1, #10
 801807a:	4628      	mov	r0, r5
 801807c:	f001 f92c 	bl	80192d8 <__swbuf_r>
 8018080:	3001      	adds	r0, #1
 8018082:	d011      	beq.n	80180a8 <_puts_r+0x84>
 8018084:	250a      	movs	r5, #10
 8018086:	e011      	b.n	80180ac <_puts_r+0x88>
 8018088:	4b1b      	ldr	r3, [pc, #108]	; (80180f8 <_puts_r+0xd4>)
 801808a:	429c      	cmp	r4, r3
 801808c:	d101      	bne.n	8018092 <_puts_r+0x6e>
 801808e:	68ac      	ldr	r4, [r5, #8]
 8018090:	e7da      	b.n	8018048 <_puts_r+0x24>
 8018092:	4b1a      	ldr	r3, [pc, #104]	; (80180fc <_puts_r+0xd8>)
 8018094:	429c      	cmp	r4, r3
 8018096:	bf08      	it	eq
 8018098:	68ec      	ldreq	r4, [r5, #12]
 801809a:	e7d5      	b.n	8018048 <_puts_r+0x24>
 801809c:	4621      	mov	r1, r4
 801809e:	4628      	mov	r0, r5
 80180a0:	f001 f97e 	bl	80193a0 <__swsetup_r>
 80180a4:	2800      	cmp	r0, #0
 80180a6:	d0dd      	beq.n	8018064 <_puts_r+0x40>
 80180a8:	f04f 35ff 	mov.w	r5, #4294967295
 80180ac:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80180ae:	07da      	lsls	r2, r3, #31
 80180b0:	d405      	bmi.n	80180be <_puts_r+0x9a>
 80180b2:	89a3      	ldrh	r3, [r4, #12]
 80180b4:	059b      	lsls	r3, r3, #22
 80180b6:	d402      	bmi.n	80180be <_puts_r+0x9a>
 80180b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80180ba:	f7ff f835 	bl	8017128 <__retarget_lock_release_recursive>
 80180be:	4628      	mov	r0, r5
 80180c0:	bd70      	pop	{r4, r5, r6, pc}
 80180c2:	2b00      	cmp	r3, #0
 80180c4:	da04      	bge.n	80180d0 <_puts_r+0xac>
 80180c6:	69a2      	ldr	r2, [r4, #24]
 80180c8:	429a      	cmp	r2, r3
 80180ca:	dc06      	bgt.n	80180da <_puts_r+0xb6>
 80180cc:	290a      	cmp	r1, #10
 80180ce:	d004      	beq.n	80180da <_puts_r+0xb6>
 80180d0:	6823      	ldr	r3, [r4, #0]
 80180d2:	1c5a      	adds	r2, r3, #1
 80180d4:	6022      	str	r2, [r4, #0]
 80180d6:	7019      	strb	r1, [r3, #0]
 80180d8:	e7c5      	b.n	8018066 <_puts_r+0x42>
 80180da:	4622      	mov	r2, r4
 80180dc:	4628      	mov	r0, r5
 80180de:	f001 f8fb 	bl	80192d8 <__swbuf_r>
 80180e2:	3001      	adds	r0, #1
 80180e4:	d1bf      	bne.n	8018066 <_puts_r+0x42>
 80180e6:	e7df      	b.n	80180a8 <_puts_r+0x84>
 80180e8:	6823      	ldr	r3, [r4, #0]
 80180ea:	250a      	movs	r5, #10
 80180ec:	1c5a      	adds	r2, r3, #1
 80180ee:	6022      	str	r2, [r4, #0]
 80180f0:	701d      	strb	r5, [r3, #0]
 80180f2:	e7db      	b.n	80180ac <_puts_r+0x88>
 80180f4:	0801d804 	.word	0x0801d804
 80180f8:	0801d824 	.word	0x0801d824
 80180fc:	0801d7e4 	.word	0x0801d7e4

08018100 <puts>:
 8018100:	4b02      	ldr	r3, [pc, #8]	; (801810c <puts+0xc>)
 8018102:	4601      	mov	r1, r0
 8018104:	6818      	ldr	r0, [r3, #0]
 8018106:	f7ff bf8d 	b.w	8018024 <_puts_r>
 801810a:	bf00      	nop
 801810c:	200000f8 	.word	0x200000f8

08018110 <cleanup_glue>:
 8018110:	b538      	push	{r3, r4, r5, lr}
 8018112:	460c      	mov	r4, r1
 8018114:	6809      	ldr	r1, [r1, #0]
 8018116:	4605      	mov	r5, r0
 8018118:	b109      	cbz	r1, 801811e <cleanup_glue+0xe>
 801811a:	f7ff fff9 	bl	8018110 <cleanup_glue>
 801811e:	4621      	mov	r1, r4
 8018120:	4628      	mov	r0, r5
 8018122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018126:	f7ff b841 	b.w	80171ac <_free_r>
	...

0801812c <_reclaim_reent>:
 801812c:	4b2c      	ldr	r3, [pc, #176]	; (80181e0 <_reclaim_reent+0xb4>)
 801812e:	681b      	ldr	r3, [r3, #0]
 8018130:	4283      	cmp	r3, r0
 8018132:	b570      	push	{r4, r5, r6, lr}
 8018134:	4604      	mov	r4, r0
 8018136:	d051      	beq.n	80181dc <_reclaim_reent+0xb0>
 8018138:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801813a:	b143      	cbz	r3, 801814e <_reclaim_reent+0x22>
 801813c:	68db      	ldr	r3, [r3, #12]
 801813e:	2b00      	cmp	r3, #0
 8018140:	d14a      	bne.n	80181d8 <_reclaim_reent+0xac>
 8018142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8018144:	6819      	ldr	r1, [r3, #0]
 8018146:	b111      	cbz	r1, 801814e <_reclaim_reent+0x22>
 8018148:	4620      	mov	r0, r4
 801814a:	f7ff f82f 	bl	80171ac <_free_r>
 801814e:	6961      	ldr	r1, [r4, #20]
 8018150:	b111      	cbz	r1, 8018158 <_reclaim_reent+0x2c>
 8018152:	4620      	mov	r0, r4
 8018154:	f7ff f82a 	bl	80171ac <_free_r>
 8018158:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801815a:	b111      	cbz	r1, 8018162 <_reclaim_reent+0x36>
 801815c:	4620      	mov	r0, r4
 801815e:	f7ff f825 	bl	80171ac <_free_r>
 8018162:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018164:	b111      	cbz	r1, 801816c <_reclaim_reent+0x40>
 8018166:	4620      	mov	r0, r4
 8018168:	f7ff f820 	bl	80171ac <_free_r>
 801816c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801816e:	b111      	cbz	r1, 8018176 <_reclaim_reent+0x4a>
 8018170:	4620      	mov	r0, r4
 8018172:	f7ff f81b 	bl	80171ac <_free_r>
 8018176:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8018178:	b111      	cbz	r1, 8018180 <_reclaim_reent+0x54>
 801817a:	4620      	mov	r0, r4
 801817c:	f7ff f816 	bl	80171ac <_free_r>
 8018180:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8018182:	b111      	cbz	r1, 801818a <_reclaim_reent+0x5e>
 8018184:	4620      	mov	r0, r4
 8018186:	f7ff f811 	bl	80171ac <_free_r>
 801818a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801818c:	b111      	cbz	r1, 8018194 <_reclaim_reent+0x68>
 801818e:	4620      	mov	r0, r4
 8018190:	f7ff f80c 	bl	80171ac <_free_r>
 8018194:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018196:	b111      	cbz	r1, 801819e <_reclaim_reent+0x72>
 8018198:	4620      	mov	r0, r4
 801819a:	f7ff f807 	bl	80171ac <_free_r>
 801819e:	69a3      	ldr	r3, [r4, #24]
 80181a0:	b1e3      	cbz	r3, 80181dc <_reclaim_reent+0xb0>
 80181a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80181a4:	4620      	mov	r0, r4
 80181a6:	4798      	blx	r3
 80181a8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80181aa:	b1b9      	cbz	r1, 80181dc <_reclaim_reent+0xb0>
 80181ac:	4620      	mov	r0, r4
 80181ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80181b2:	f7ff bfad 	b.w	8018110 <cleanup_glue>
 80181b6:	5949      	ldr	r1, [r1, r5]
 80181b8:	b941      	cbnz	r1, 80181cc <_reclaim_reent+0xa0>
 80181ba:	3504      	adds	r5, #4
 80181bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80181be:	2d80      	cmp	r5, #128	; 0x80
 80181c0:	68d9      	ldr	r1, [r3, #12]
 80181c2:	d1f8      	bne.n	80181b6 <_reclaim_reent+0x8a>
 80181c4:	4620      	mov	r0, r4
 80181c6:	f7fe fff1 	bl	80171ac <_free_r>
 80181ca:	e7ba      	b.n	8018142 <_reclaim_reent+0x16>
 80181cc:	680e      	ldr	r6, [r1, #0]
 80181ce:	4620      	mov	r0, r4
 80181d0:	f7fe ffec 	bl	80171ac <_free_r>
 80181d4:	4631      	mov	r1, r6
 80181d6:	e7ef      	b.n	80181b8 <_reclaim_reent+0x8c>
 80181d8:	2500      	movs	r5, #0
 80181da:	e7ef      	b.n	80181bc <_reclaim_reent+0x90>
 80181dc:	bd70      	pop	{r4, r5, r6, pc}
 80181de:	bf00      	nop
 80181e0:	200000f8 	.word	0x200000f8

080181e4 <_sbrk_r>:
 80181e4:	b538      	push	{r3, r4, r5, lr}
 80181e6:	4d06      	ldr	r5, [pc, #24]	; (8018200 <_sbrk_r+0x1c>)
 80181e8:	2300      	movs	r3, #0
 80181ea:	4604      	mov	r4, r0
 80181ec:	4608      	mov	r0, r1
 80181ee:	602b      	str	r3, [r5, #0]
 80181f0:	f004 f880 	bl	801c2f4 <_sbrk>
 80181f4:	1c43      	adds	r3, r0, #1
 80181f6:	d102      	bne.n	80181fe <_sbrk_r+0x1a>
 80181f8:	682b      	ldr	r3, [r5, #0]
 80181fa:	b103      	cbz	r3, 80181fe <_sbrk_r+0x1a>
 80181fc:	6023      	str	r3, [r4, #0]
 80181fe:	bd38      	pop	{r3, r4, r5, pc}
 8018200:	2000d0c8 	.word	0x2000d0c8

08018204 <nanf>:
 8018204:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801820c <nanf+0x8>
 8018208:	4770      	bx	lr
 801820a:	bf00      	nop
 801820c:	7fc00000 	.word	0x7fc00000

08018210 <_raise_r>:
 8018210:	291f      	cmp	r1, #31
 8018212:	b538      	push	{r3, r4, r5, lr}
 8018214:	4604      	mov	r4, r0
 8018216:	460d      	mov	r5, r1
 8018218:	d904      	bls.n	8018224 <_raise_r+0x14>
 801821a:	2316      	movs	r3, #22
 801821c:	6003      	str	r3, [r0, #0]
 801821e:	f04f 30ff 	mov.w	r0, #4294967295
 8018222:	bd38      	pop	{r3, r4, r5, pc}
 8018224:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8018226:	b112      	cbz	r2, 801822e <_raise_r+0x1e>
 8018228:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801822c:	b94b      	cbnz	r3, 8018242 <_raise_r+0x32>
 801822e:	4620      	mov	r0, r4
 8018230:	f000 f830 	bl	8018294 <_getpid_r>
 8018234:	462a      	mov	r2, r5
 8018236:	4601      	mov	r1, r0
 8018238:	4620      	mov	r0, r4
 801823a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801823e:	f000 b817 	b.w	8018270 <_kill_r>
 8018242:	2b01      	cmp	r3, #1
 8018244:	d00a      	beq.n	801825c <_raise_r+0x4c>
 8018246:	1c59      	adds	r1, r3, #1
 8018248:	d103      	bne.n	8018252 <_raise_r+0x42>
 801824a:	2316      	movs	r3, #22
 801824c:	6003      	str	r3, [r0, #0]
 801824e:	2001      	movs	r0, #1
 8018250:	e7e7      	b.n	8018222 <_raise_r+0x12>
 8018252:	2400      	movs	r4, #0
 8018254:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8018258:	4628      	mov	r0, r5
 801825a:	4798      	blx	r3
 801825c:	2000      	movs	r0, #0
 801825e:	e7e0      	b.n	8018222 <_raise_r+0x12>

08018260 <raise>:
 8018260:	4b02      	ldr	r3, [pc, #8]	; (801826c <raise+0xc>)
 8018262:	4601      	mov	r1, r0
 8018264:	6818      	ldr	r0, [r3, #0]
 8018266:	f7ff bfd3 	b.w	8018210 <_raise_r>
 801826a:	bf00      	nop
 801826c:	200000f8 	.word	0x200000f8

08018270 <_kill_r>:
 8018270:	b538      	push	{r3, r4, r5, lr}
 8018272:	4d07      	ldr	r5, [pc, #28]	; (8018290 <_kill_r+0x20>)
 8018274:	2300      	movs	r3, #0
 8018276:	4604      	mov	r4, r0
 8018278:	4608      	mov	r0, r1
 801827a:	4611      	mov	r1, r2
 801827c:	602b      	str	r3, [r5, #0]
 801827e:	f004 f821 	bl	801c2c4 <_kill>
 8018282:	1c43      	adds	r3, r0, #1
 8018284:	d102      	bne.n	801828c <_kill_r+0x1c>
 8018286:	682b      	ldr	r3, [r5, #0]
 8018288:	b103      	cbz	r3, 801828c <_kill_r+0x1c>
 801828a:	6023      	str	r3, [r4, #0]
 801828c:	bd38      	pop	{r3, r4, r5, pc}
 801828e:	bf00      	nop
 8018290:	2000d0c8 	.word	0x2000d0c8

08018294 <_getpid_r>:
 8018294:	f004 b806 	b.w	801c2a4 <_getpid>

08018298 <siprintf>:
 8018298:	b40e      	push	{r1, r2, r3}
 801829a:	b500      	push	{lr}
 801829c:	b09c      	sub	sp, #112	; 0x70
 801829e:	ab1d      	add	r3, sp, #116	; 0x74
 80182a0:	9002      	str	r0, [sp, #8]
 80182a2:	9006      	str	r0, [sp, #24]
 80182a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80182a8:	4809      	ldr	r0, [pc, #36]	; (80182d0 <siprintf+0x38>)
 80182aa:	9107      	str	r1, [sp, #28]
 80182ac:	9104      	str	r1, [sp, #16]
 80182ae:	4909      	ldr	r1, [pc, #36]	; (80182d4 <siprintf+0x3c>)
 80182b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80182b4:	9105      	str	r1, [sp, #20]
 80182b6:	6800      	ldr	r0, [r0, #0]
 80182b8:	9301      	str	r3, [sp, #4]
 80182ba:	a902      	add	r1, sp, #8
 80182bc:	f003 f9ac 	bl	801b618 <_svfiprintf_r>
 80182c0:	9b02      	ldr	r3, [sp, #8]
 80182c2:	2200      	movs	r2, #0
 80182c4:	701a      	strb	r2, [r3, #0]
 80182c6:	b01c      	add	sp, #112	; 0x70
 80182c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80182cc:	b003      	add	sp, #12
 80182ce:	4770      	bx	lr
 80182d0:	200000f8 	.word	0x200000f8
 80182d4:	ffff0208 	.word	0xffff0208

080182d8 <siscanf>:
 80182d8:	b40e      	push	{r1, r2, r3}
 80182da:	b510      	push	{r4, lr}
 80182dc:	b09f      	sub	sp, #124	; 0x7c
 80182de:	ac21      	add	r4, sp, #132	; 0x84
 80182e0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80182e4:	f854 2b04 	ldr.w	r2, [r4], #4
 80182e8:	9201      	str	r2, [sp, #4]
 80182ea:	f8ad 101c 	strh.w	r1, [sp, #28]
 80182ee:	9004      	str	r0, [sp, #16]
 80182f0:	9008      	str	r0, [sp, #32]
 80182f2:	f7e7 ff87 	bl	8000204 <strlen>
 80182f6:	4b0c      	ldr	r3, [pc, #48]	; (8018328 <siscanf+0x50>)
 80182f8:	9005      	str	r0, [sp, #20]
 80182fa:	9009      	str	r0, [sp, #36]	; 0x24
 80182fc:	930d      	str	r3, [sp, #52]	; 0x34
 80182fe:	480b      	ldr	r0, [pc, #44]	; (801832c <siscanf+0x54>)
 8018300:	9a01      	ldr	r2, [sp, #4]
 8018302:	6800      	ldr	r0, [r0, #0]
 8018304:	9403      	str	r4, [sp, #12]
 8018306:	2300      	movs	r3, #0
 8018308:	9311      	str	r3, [sp, #68]	; 0x44
 801830a:	9316      	str	r3, [sp, #88]	; 0x58
 801830c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018310:	f8ad 301e 	strh.w	r3, [sp, #30]
 8018314:	a904      	add	r1, sp, #16
 8018316:	4623      	mov	r3, r4
 8018318:	f003 fad8 	bl	801b8cc <__ssvfiscanf_r>
 801831c:	b01f      	add	sp, #124	; 0x7c
 801831e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018322:	b003      	add	sp, #12
 8018324:	4770      	bx	lr
 8018326:	bf00      	nop
 8018328:	08018353 	.word	0x08018353
 801832c:	200000f8 	.word	0x200000f8

08018330 <__sread>:
 8018330:	b510      	push	{r4, lr}
 8018332:	460c      	mov	r4, r1
 8018334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018338:	f003 fee6 	bl	801c108 <_read_r>
 801833c:	2800      	cmp	r0, #0
 801833e:	bfab      	itete	ge
 8018340:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8018342:	89a3      	ldrhlt	r3, [r4, #12]
 8018344:	181b      	addge	r3, r3, r0
 8018346:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801834a:	bfac      	ite	ge
 801834c:	6563      	strge	r3, [r4, #84]	; 0x54
 801834e:	81a3      	strhlt	r3, [r4, #12]
 8018350:	bd10      	pop	{r4, pc}

08018352 <__seofread>:
 8018352:	2000      	movs	r0, #0
 8018354:	4770      	bx	lr

08018356 <__swrite>:
 8018356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801835a:	461f      	mov	r7, r3
 801835c:	898b      	ldrh	r3, [r1, #12]
 801835e:	05db      	lsls	r3, r3, #23
 8018360:	4605      	mov	r5, r0
 8018362:	460c      	mov	r4, r1
 8018364:	4616      	mov	r6, r2
 8018366:	d505      	bpl.n	8018374 <__swrite+0x1e>
 8018368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801836c:	2302      	movs	r3, #2
 801836e:	2200      	movs	r2, #0
 8018370:	f002 fb72 	bl	801aa58 <_lseek_r>
 8018374:	89a3      	ldrh	r3, [r4, #12]
 8018376:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801837a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801837e:	81a3      	strh	r3, [r4, #12]
 8018380:	4632      	mov	r2, r6
 8018382:	463b      	mov	r3, r7
 8018384:	4628      	mov	r0, r5
 8018386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801838a:	f000 bff7 	b.w	801937c <_write_r>

0801838e <__sseek>:
 801838e:	b510      	push	{r4, lr}
 8018390:	460c      	mov	r4, r1
 8018392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018396:	f002 fb5f 	bl	801aa58 <_lseek_r>
 801839a:	1c43      	adds	r3, r0, #1
 801839c:	89a3      	ldrh	r3, [r4, #12]
 801839e:	bf15      	itete	ne
 80183a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80183a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80183a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80183aa:	81a3      	strheq	r3, [r4, #12]
 80183ac:	bf18      	it	ne
 80183ae:	81a3      	strhne	r3, [r4, #12]
 80183b0:	bd10      	pop	{r4, pc}

080183b2 <__sclose>:
 80183b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80183b6:	f001 b87f 	b.w	80194b8 <_close_r>

080183ba <strcpy>:
 80183ba:	4603      	mov	r3, r0
 80183bc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80183c0:	f803 2b01 	strb.w	r2, [r3], #1
 80183c4:	2a00      	cmp	r2, #0
 80183c6:	d1f9      	bne.n	80183bc <strcpy+0x2>
 80183c8:	4770      	bx	lr

080183ca <strncmp>:
 80183ca:	b510      	push	{r4, lr}
 80183cc:	b16a      	cbz	r2, 80183ea <strncmp+0x20>
 80183ce:	3901      	subs	r1, #1
 80183d0:	1884      	adds	r4, r0, r2
 80183d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80183d6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80183da:	4293      	cmp	r3, r2
 80183dc:	d103      	bne.n	80183e6 <strncmp+0x1c>
 80183de:	42a0      	cmp	r0, r4
 80183e0:	d001      	beq.n	80183e6 <strncmp+0x1c>
 80183e2:	2b00      	cmp	r3, #0
 80183e4:	d1f5      	bne.n	80183d2 <strncmp+0x8>
 80183e6:	1a98      	subs	r0, r3, r2
 80183e8:	bd10      	pop	{r4, pc}
 80183ea:	4610      	mov	r0, r2
 80183ec:	e7fc      	b.n	80183e8 <strncmp+0x1e>

080183ee <sulp>:
 80183ee:	b570      	push	{r4, r5, r6, lr}
 80183f0:	4604      	mov	r4, r0
 80183f2:	460d      	mov	r5, r1
 80183f4:	ec45 4b10 	vmov	d0, r4, r5
 80183f8:	4616      	mov	r6, r2
 80183fa:	f002 ff2d 	bl	801b258 <__ulp>
 80183fe:	ec51 0b10 	vmov	r0, r1, d0
 8018402:	b17e      	cbz	r6, 8018424 <sulp+0x36>
 8018404:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8018408:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801840c:	2b00      	cmp	r3, #0
 801840e:	dd09      	ble.n	8018424 <sulp+0x36>
 8018410:	051b      	lsls	r3, r3, #20
 8018412:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8018416:	2400      	movs	r4, #0
 8018418:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801841c:	4622      	mov	r2, r4
 801841e:	462b      	mov	r3, r5
 8018420:	f7e8 f90a 	bl	8000638 <__aeabi_dmul>
 8018424:	bd70      	pop	{r4, r5, r6, pc}
	...

08018428 <_strtod_l>:
 8018428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801842c:	b0a3      	sub	sp, #140	; 0x8c
 801842e:	461f      	mov	r7, r3
 8018430:	2300      	movs	r3, #0
 8018432:	931e      	str	r3, [sp, #120]	; 0x78
 8018434:	4ba4      	ldr	r3, [pc, #656]	; (80186c8 <_strtod_l+0x2a0>)
 8018436:	9219      	str	r2, [sp, #100]	; 0x64
 8018438:	681b      	ldr	r3, [r3, #0]
 801843a:	9307      	str	r3, [sp, #28]
 801843c:	4604      	mov	r4, r0
 801843e:	4618      	mov	r0, r3
 8018440:	4688      	mov	r8, r1
 8018442:	f7e7 fedf 	bl	8000204 <strlen>
 8018446:	f04f 0a00 	mov.w	sl, #0
 801844a:	4605      	mov	r5, r0
 801844c:	f04f 0b00 	mov.w	fp, #0
 8018450:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8018454:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018456:	781a      	ldrb	r2, [r3, #0]
 8018458:	2a2b      	cmp	r2, #43	; 0x2b
 801845a:	d04c      	beq.n	80184f6 <_strtod_l+0xce>
 801845c:	d839      	bhi.n	80184d2 <_strtod_l+0xaa>
 801845e:	2a0d      	cmp	r2, #13
 8018460:	d832      	bhi.n	80184c8 <_strtod_l+0xa0>
 8018462:	2a08      	cmp	r2, #8
 8018464:	d832      	bhi.n	80184cc <_strtod_l+0xa4>
 8018466:	2a00      	cmp	r2, #0
 8018468:	d03c      	beq.n	80184e4 <_strtod_l+0xbc>
 801846a:	2300      	movs	r3, #0
 801846c:	930e      	str	r3, [sp, #56]	; 0x38
 801846e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8018470:	7833      	ldrb	r3, [r6, #0]
 8018472:	2b30      	cmp	r3, #48	; 0x30
 8018474:	f040 80b4 	bne.w	80185e0 <_strtod_l+0x1b8>
 8018478:	7873      	ldrb	r3, [r6, #1]
 801847a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801847e:	2b58      	cmp	r3, #88	; 0x58
 8018480:	d16c      	bne.n	801855c <_strtod_l+0x134>
 8018482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018484:	9301      	str	r3, [sp, #4]
 8018486:	ab1e      	add	r3, sp, #120	; 0x78
 8018488:	9702      	str	r7, [sp, #8]
 801848a:	9300      	str	r3, [sp, #0]
 801848c:	4a8f      	ldr	r2, [pc, #572]	; (80186cc <_strtod_l+0x2a4>)
 801848e:	ab1f      	add	r3, sp, #124	; 0x7c
 8018490:	a91d      	add	r1, sp, #116	; 0x74
 8018492:	4620      	mov	r0, r4
 8018494:	f001 ffd4 	bl	801a440 <__gethex>
 8018498:	f010 0707 	ands.w	r7, r0, #7
 801849c:	4605      	mov	r5, r0
 801849e:	d005      	beq.n	80184ac <_strtod_l+0x84>
 80184a0:	2f06      	cmp	r7, #6
 80184a2:	d12a      	bne.n	80184fa <_strtod_l+0xd2>
 80184a4:	3601      	adds	r6, #1
 80184a6:	2300      	movs	r3, #0
 80184a8:	961d      	str	r6, [sp, #116]	; 0x74
 80184aa:	930e      	str	r3, [sp, #56]	; 0x38
 80184ac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80184ae:	2b00      	cmp	r3, #0
 80184b0:	f040 8596 	bne.w	8018fe0 <_strtod_l+0xbb8>
 80184b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80184b6:	b1db      	cbz	r3, 80184f0 <_strtod_l+0xc8>
 80184b8:	4652      	mov	r2, sl
 80184ba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80184be:	ec43 2b10 	vmov	d0, r2, r3
 80184c2:	b023      	add	sp, #140	; 0x8c
 80184c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80184c8:	2a20      	cmp	r2, #32
 80184ca:	d1ce      	bne.n	801846a <_strtod_l+0x42>
 80184cc:	3301      	adds	r3, #1
 80184ce:	931d      	str	r3, [sp, #116]	; 0x74
 80184d0:	e7c0      	b.n	8018454 <_strtod_l+0x2c>
 80184d2:	2a2d      	cmp	r2, #45	; 0x2d
 80184d4:	d1c9      	bne.n	801846a <_strtod_l+0x42>
 80184d6:	2201      	movs	r2, #1
 80184d8:	920e      	str	r2, [sp, #56]	; 0x38
 80184da:	1c5a      	adds	r2, r3, #1
 80184dc:	921d      	str	r2, [sp, #116]	; 0x74
 80184de:	785b      	ldrb	r3, [r3, #1]
 80184e0:	2b00      	cmp	r3, #0
 80184e2:	d1c4      	bne.n	801846e <_strtod_l+0x46>
 80184e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80184e6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80184ea:	2b00      	cmp	r3, #0
 80184ec:	f040 8576 	bne.w	8018fdc <_strtod_l+0xbb4>
 80184f0:	4652      	mov	r2, sl
 80184f2:	465b      	mov	r3, fp
 80184f4:	e7e3      	b.n	80184be <_strtod_l+0x96>
 80184f6:	2200      	movs	r2, #0
 80184f8:	e7ee      	b.n	80184d8 <_strtod_l+0xb0>
 80184fa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80184fc:	b13a      	cbz	r2, 801850e <_strtod_l+0xe6>
 80184fe:	2135      	movs	r1, #53	; 0x35
 8018500:	a820      	add	r0, sp, #128	; 0x80
 8018502:	f002 ffb4 	bl	801b46e <__copybits>
 8018506:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018508:	4620      	mov	r0, r4
 801850a:	f002 fb79 	bl	801ac00 <_Bfree>
 801850e:	3f01      	subs	r7, #1
 8018510:	2f05      	cmp	r7, #5
 8018512:	d807      	bhi.n	8018524 <_strtod_l+0xfc>
 8018514:	e8df f007 	tbb	[pc, r7]
 8018518:	1d180b0e 	.word	0x1d180b0e
 801851c:	030e      	.short	0x030e
 801851e:	f04f 0b00 	mov.w	fp, #0
 8018522:	46da      	mov	sl, fp
 8018524:	0728      	lsls	r0, r5, #28
 8018526:	d5c1      	bpl.n	80184ac <_strtod_l+0x84>
 8018528:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801852c:	e7be      	b.n	80184ac <_strtod_l+0x84>
 801852e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8018532:	e7f7      	b.n	8018524 <_strtod_l+0xfc>
 8018534:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8018538:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801853a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801853e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8018542:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8018546:	e7ed      	b.n	8018524 <_strtod_l+0xfc>
 8018548:	f8df b184 	ldr.w	fp, [pc, #388]	; 80186d0 <_strtod_l+0x2a8>
 801854c:	f04f 0a00 	mov.w	sl, #0
 8018550:	e7e8      	b.n	8018524 <_strtod_l+0xfc>
 8018552:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8018556:	f04f 3aff 	mov.w	sl, #4294967295
 801855a:	e7e3      	b.n	8018524 <_strtod_l+0xfc>
 801855c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801855e:	1c5a      	adds	r2, r3, #1
 8018560:	921d      	str	r2, [sp, #116]	; 0x74
 8018562:	785b      	ldrb	r3, [r3, #1]
 8018564:	2b30      	cmp	r3, #48	; 0x30
 8018566:	d0f9      	beq.n	801855c <_strtod_l+0x134>
 8018568:	2b00      	cmp	r3, #0
 801856a:	d09f      	beq.n	80184ac <_strtod_l+0x84>
 801856c:	2301      	movs	r3, #1
 801856e:	f04f 0900 	mov.w	r9, #0
 8018572:	9304      	str	r3, [sp, #16]
 8018574:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018576:	930a      	str	r3, [sp, #40]	; 0x28
 8018578:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801857c:	464f      	mov	r7, r9
 801857e:	220a      	movs	r2, #10
 8018580:	981d      	ldr	r0, [sp, #116]	; 0x74
 8018582:	7806      	ldrb	r6, [r0, #0]
 8018584:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8018588:	b2d9      	uxtb	r1, r3
 801858a:	2909      	cmp	r1, #9
 801858c:	d92a      	bls.n	80185e4 <_strtod_l+0x1bc>
 801858e:	9907      	ldr	r1, [sp, #28]
 8018590:	462a      	mov	r2, r5
 8018592:	f7ff ff1a 	bl	80183ca <strncmp>
 8018596:	b398      	cbz	r0, 8018600 <_strtod_l+0x1d8>
 8018598:	2000      	movs	r0, #0
 801859a:	4633      	mov	r3, r6
 801859c:	463d      	mov	r5, r7
 801859e:	9007      	str	r0, [sp, #28]
 80185a0:	4602      	mov	r2, r0
 80185a2:	2b65      	cmp	r3, #101	; 0x65
 80185a4:	d001      	beq.n	80185aa <_strtod_l+0x182>
 80185a6:	2b45      	cmp	r3, #69	; 0x45
 80185a8:	d118      	bne.n	80185dc <_strtod_l+0x1b4>
 80185aa:	b91d      	cbnz	r5, 80185b4 <_strtod_l+0x18c>
 80185ac:	9b04      	ldr	r3, [sp, #16]
 80185ae:	4303      	orrs	r3, r0
 80185b0:	d098      	beq.n	80184e4 <_strtod_l+0xbc>
 80185b2:	2500      	movs	r5, #0
 80185b4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 80185b8:	f108 0301 	add.w	r3, r8, #1
 80185bc:	931d      	str	r3, [sp, #116]	; 0x74
 80185be:	f898 3001 	ldrb.w	r3, [r8, #1]
 80185c2:	2b2b      	cmp	r3, #43	; 0x2b
 80185c4:	d075      	beq.n	80186b2 <_strtod_l+0x28a>
 80185c6:	2b2d      	cmp	r3, #45	; 0x2d
 80185c8:	d07b      	beq.n	80186c2 <_strtod_l+0x29a>
 80185ca:	f04f 0c00 	mov.w	ip, #0
 80185ce:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80185d2:	2909      	cmp	r1, #9
 80185d4:	f240 8082 	bls.w	80186dc <_strtod_l+0x2b4>
 80185d8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80185dc:	2600      	movs	r6, #0
 80185de:	e09d      	b.n	801871c <_strtod_l+0x2f4>
 80185e0:	2300      	movs	r3, #0
 80185e2:	e7c4      	b.n	801856e <_strtod_l+0x146>
 80185e4:	2f08      	cmp	r7, #8
 80185e6:	bfd8      	it	le
 80185e8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80185ea:	f100 0001 	add.w	r0, r0, #1
 80185ee:	bfda      	itte	le
 80185f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80185f4:	9309      	strle	r3, [sp, #36]	; 0x24
 80185f6:	fb02 3909 	mlagt	r9, r2, r9, r3
 80185fa:	3701      	adds	r7, #1
 80185fc:	901d      	str	r0, [sp, #116]	; 0x74
 80185fe:	e7bf      	b.n	8018580 <_strtod_l+0x158>
 8018600:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018602:	195a      	adds	r2, r3, r5
 8018604:	921d      	str	r2, [sp, #116]	; 0x74
 8018606:	5d5b      	ldrb	r3, [r3, r5]
 8018608:	2f00      	cmp	r7, #0
 801860a:	d037      	beq.n	801867c <_strtod_l+0x254>
 801860c:	9007      	str	r0, [sp, #28]
 801860e:	463d      	mov	r5, r7
 8018610:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8018614:	2a09      	cmp	r2, #9
 8018616:	d912      	bls.n	801863e <_strtod_l+0x216>
 8018618:	2201      	movs	r2, #1
 801861a:	e7c2      	b.n	80185a2 <_strtod_l+0x17a>
 801861c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801861e:	1c5a      	adds	r2, r3, #1
 8018620:	921d      	str	r2, [sp, #116]	; 0x74
 8018622:	785b      	ldrb	r3, [r3, #1]
 8018624:	3001      	adds	r0, #1
 8018626:	2b30      	cmp	r3, #48	; 0x30
 8018628:	d0f8      	beq.n	801861c <_strtod_l+0x1f4>
 801862a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801862e:	2a08      	cmp	r2, #8
 8018630:	f200 84db 	bhi.w	8018fea <_strtod_l+0xbc2>
 8018634:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8018636:	9007      	str	r0, [sp, #28]
 8018638:	2000      	movs	r0, #0
 801863a:	920a      	str	r2, [sp, #40]	; 0x28
 801863c:	4605      	mov	r5, r0
 801863e:	3b30      	subs	r3, #48	; 0x30
 8018640:	f100 0201 	add.w	r2, r0, #1
 8018644:	d014      	beq.n	8018670 <_strtod_l+0x248>
 8018646:	9907      	ldr	r1, [sp, #28]
 8018648:	4411      	add	r1, r2
 801864a:	9107      	str	r1, [sp, #28]
 801864c:	462a      	mov	r2, r5
 801864e:	eb00 0e05 	add.w	lr, r0, r5
 8018652:	210a      	movs	r1, #10
 8018654:	4572      	cmp	r2, lr
 8018656:	d113      	bne.n	8018680 <_strtod_l+0x258>
 8018658:	182a      	adds	r2, r5, r0
 801865a:	2a08      	cmp	r2, #8
 801865c:	f105 0501 	add.w	r5, r5, #1
 8018660:	4405      	add	r5, r0
 8018662:	dc1c      	bgt.n	801869e <_strtod_l+0x276>
 8018664:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018666:	220a      	movs	r2, #10
 8018668:	fb02 3301 	mla	r3, r2, r1, r3
 801866c:	9309      	str	r3, [sp, #36]	; 0x24
 801866e:	2200      	movs	r2, #0
 8018670:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018672:	1c59      	adds	r1, r3, #1
 8018674:	911d      	str	r1, [sp, #116]	; 0x74
 8018676:	785b      	ldrb	r3, [r3, #1]
 8018678:	4610      	mov	r0, r2
 801867a:	e7c9      	b.n	8018610 <_strtod_l+0x1e8>
 801867c:	4638      	mov	r0, r7
 801867e:	e7d2      	b.n	8018626 <_strtod_l+0x1fe>
 8018680:	2a08      	cmp	r2, #8
 8018682:	dc04      	bgt.n	801868e <_strtod_l+0x266>
 8018684:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8018686:	434e      	muls	r6, r1
 8018688:	9609      	str	r6, [sp, #36]	; 0x24
 801868a:	3201      	adds	r2, #1
 801868c:	e7e2      	b.n	8018654 <_strtod_l+0x22c>
 801868e:	f102 0c01 	add.w	ip, r2, #1
 8018692:	f1bc 0f10 	cmp.w	ip, #16
 8018696:	bfd8      	it	le
 8018698:	fb01 f909 	mulle.w	r9, r1, r9
 801869c:	e7f5      	b.n	801868a <_strtod_l+0x262>
 801869e:	2d10      	cmp	r5, #16
 80186a0:	bfdc      	itt	le
 80186a2:	220a      	movle	r2, #10
 80186a4:	fb02 3909 	mlale	r9, r2, r9, r3
 80186a8:	e7e1      	b.n	801866e <_strtod_l+0x246>
 80186aa:	2300      	movs	r3, #0
 80186ac:	9307      	str	r3, [sp, #28]
 80186ae:	2201      	movs	r2, #1
 80186b0:	e77c      	b.n	80185ac <_strtod_l+0x184>
 80186b2:	f04f 0c00 	mov.w	ip, #0
 80186b6:	f108 0302 	add.w	r3, r8, #2
 80186ba:	931d      	str	r3, [sp, #116]	; 0x74
 80186bc:	f898 3002 	ldrb.w	r3, [r8, #2]
 80186c0:	e785      	b.n	80185ce <_strtod_l+0x1a6>
 80186c2:	f04f 0c01 	mov.w	ip, #1
 80186c6:	e7f6      	b.n	80186b6 <_strtod_l+0x28e>
 80186c8:	0801da0c 	.word	0x0801da0c
 80186cc:	0801d880 	.word	0x0801d880
 80186d0:	7ff00000 	.word	0x7ff00000
 80186d4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80186d6:	1c59      	adds	r1, r3, #1
 80186d8:	911d      	str	r1, [sp, #116]	; 0x74
 80186da:	785b      	ldrb	r3, [r3, #1]
 80186dc:	2b30      	cmp	r3, #48	; 0x30
 80186de:	d0f9      	beq.n	80186d4 <_strtod_l+0x2ac>
 80186e0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80186e4:	2908      	cmp	r1, #8
 80186e6:	f63f af79 	bhi.w	80185dc <_strtod_l+0x1b4>
 80186ea:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80186ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80186f0:	9308      	str	r3, [sp, #32]
 80186f2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80186f4:	1c59      	adds	r1, r3, #1
 80186f6:	911d      	str	r1, [sp, #116]	; 0x74
 80186f8:	785b      	ldrb	r3, [r3, #1]
 80186fa:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80186fe:	2e09      	cmp	r6, #9
 8018700:	d937      	bls.n	8018772 <_strtod_l+0x34a>
 8018702:	9e08      	ldr	r6, [sp, #32]
 8018704:	1b89      	subs	r1, r1, r6
 8018706:	2908      	cmp	r1, #8
 8018708:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801870c:	dc02      	bgt.n	8018714 <_strtod_l+0x2ec>
 801870e:	4576      	cmp	r6, lr
 8018710:	bfa8      	it	ge
 8018712:	4676      	movge	r6, lr
 8018714:	f1bc 0f00 	cmp.w	ip, #0
 8018718:	d000      	beq.n	801871c <_strtod_l+0x2f4>
 801871a:	4276      	negs	r6, r6
 801871c:	2d00      	cmp	r5, #0
 801871e:	d14f      	bne.n	80187c0 <_strtod_l+0x398>
 8018720:	9904      	ldr	r1, [sp, #16]
 8018722:	4301      	orrs	r1, r0
 8018724:	f47f aec2 	bne.w	80184ac <_strtod_l+0x84>
 8018728:	2a00      	cmp	r2, #0
 801872a:	f47f aedb 	bne.w	80184e4 <_strtod_l+0xbc>
 801872e:	2b69      	cmp	r3, #105	; 0x69
 8018730:	d027      	beq.n	8018782 <_strtod_l+0x35a>
 8018732:	dc24      	bgt.n	801877e <_strtod_l+0x356>
 8018734:	2b49      	cmp	r3, #73	; 0x49
 8018736:	d024      	beq.n	8018782 <_strtod_l+0x35a>
 8018738:	2b4e      	cmp	r3, #78	; 0x4e
 801873a:	f47f aed3 	bne.w	80184e4 <_strtod_l+0xbc>
 801873e:	499e      	ldr	r1, [pc, #632]	; (80189b8 <_strtod_l+0x590>)
 8018740:	a81d      	add	r0, sp, #116	; 0x74
 8018742:	f002 f8d5 	bl	801a8f0 <__match>
 8018746:	2800      	cmp	r0, #0
 8018748:	f43f aecc 	beq.w	80184e4 <_strtod_l+0xbc>
 801874c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801874e:	781b      	ldrb	r3, [r3, #0]
 8018750:	2b28      	cmp	r3, #40	; 0x28
 8018752:	d12d      	bne.n	80187b0 <_strtod_l+0x388>
 8018754:	4999      	ldr	r1, [pc, #612]	; (80189bc <_strtod_l+0x594>)
 8018756:	aa20      	add	r2, sp, #128	; 0x80
 8018758:	a81d      	add	r0, sp, #116	; 0x74
 801875a:	f002 f8dd 	bl	801a918 <__hexnan>
 801875e:	2805      	cmp	r0, #5
 8018760:	d126      	bne.n	80187b0 <_strtod_l+0x388>
 8018762:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018764:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8018768:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801876c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8018770:	e69c      	b.n	80184ac <_strtod_l+0x84>
 8018772:	210a      	movs	r1, #10
 8018774:	fb01 3e0e 	mla	lr, r1, lr, r3
 8018778:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801877c:	e7b9      	b.n	80186f2 <_strtod_l+0x2ca>
 801877e:	2b6e      	cmp	r3, #110	; 0x6e
 8018780:	e7db      	b.n	801873a <_strtod_l+0x312>
 8018782:	498f      	ldr	r1, [pc, #572]	; (80189c0 <_strtod_l+0x598>)
 8018784:	a81d      	add	r0, sp, #116	; 0x74
 8018786:	f002 f8b3 	bl	801a8f0 <__match>
 801878a:	2800      	cmp	r0, #0
 801878c:	f43f aeaa 	beq.w	80184e4 <_strtod_l+0xbc>
 8018790:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018792:	498c      	ldr	r1, [pc, #560]	; (80189c4 <_strtod_l+0x59c>)
 8018794:	3b01      	subs	r3, #1
 8018796:	a81d      	add	r0, sp, #116	; 0x74
 8018798:	931d      	str	r3, [sp, #116]	; 0x74
 801879a:	f002 f8a9 	bl	801a8f0 <__match>
 801879e:	b910      	cbnz	r0, 80187a6 <_strtod_l+0x37e>
 80187a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80187a2:	3301      	adds	r3, #1
 80187a4:	931d      	str	r3, [sp, #116]	; 0x74
 80187a6:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80189d4 <_strtod_l+0x5ac>
 80187aa:	f04f 0a00 	mov.w	sl, #0
 80187ae:	e67d      	b.n	80184ac <_strtod_l+0x84>
 80187b0:	4885      	ldr	r0, [pc, #532]	; (80189c8 <_strtod_l+0x5a0>)
 80187b2:	f7fe fa75 	bl	8016ca0 <nan>
 80187b6:	ed8d 0b04 	vstr	d0, [sp, #16]
 80187ba:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80187be:	e675      	b.n	80184ac <_strtod_l+0x84>
 80187c0:	9b07      	ldr	r3, [sp, #28]
 80187c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80187c4:	1af3      	subs	r3, r6, r3
 80187c6:	2f00      	cmp	r7, #0
 80187c8:	bf08      	it	eq
 80187ca:	462f      	moveq	r7, r5
 80187cc:	2d10      	cmp	r5, #16
 80187ce:	9308      	str	r3, [sp, #32]
 80187d0:	46a8      	mov	r8, r5
 80187d2:	bfa8      	it	ge
 80187d4:	f04f 0810 	movge.w	r8, #16
 80187d8:	f7e7 feb4 	bl	8000544 <__aeabi_ui2d>
 80187dc:	2d09      	cmp	r5, #9
 80187de:	4682      	mov	sl, r0
 80187e0:	468b      	mov	fp, r1
 80187e2:	dd13      	ble.n	801880c <_strtod_l+0x3e4>
 80187e4:	4b79      	ldr	r3, [pc, #484]	; (80189cc <_strtod_l+0x5a4>)
 80187e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80187ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80187ee:	f7e7 ff23 	bl	8000638 <__aeabi_dmul>
 80187f2:	4682      	mov	sl, r0
 80187f4:	4648      	mov	r0, r9
 80187f6:	468b      	mov	fp, r1
 80187f8:	f7e7 fea4 	bl	8000544 <__aeabi_ui2d>
 80187fc:	4602      	mov	r2, r0
 80187fe:	460b      	mov	r3, r1
 8018800:	4650      	mov	r0, sl
 8018802:	4659      	mov	r1, fp
 8018804:	f7e7 fd62 	bl	80002cc <__adddf3>
 8018808:	4682      	mov	sl, r0
 801880a:	468b      	mov	fp, r1
 801880c:	2d0f      	cmp	r5, #15
 801880e:	dc38      	bgt.n	8018882 <_strtod_l+0x45a>
 8018810:	9b08      	ldr	r3, [sp, #32]
 8018812:	2b00      	cmp	r3, #0
 8018814:	f43f ae4a 	beq.w	80184ac <_strtod_l+0x84>
 8018818:	dd24      	ble.n	8018864 <_strtod_l+0x43c>
 801881a:	2b16      	cmp	r3, #22
 801881c:	dc0b      	bgt.n	8018836 <_strtod_l+0x40e>
 801881e:	4d6b      	ldr	r5, [pc, #428]	; (80189cc <_strtod_l+0x5a4>)
 8018820:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8018824:	e9d5 0100 	ldrd	r0, r1, [r5]
 8018828:	4652      	mov	r2, sl
 801882a:	465b      	mov	r3, fp
 801882c:	f7e7 ff04 	bl	8000638 <__aeabi_dmul>
 8018830:	4682      	mov	sl, r0
 8018832:	468b      	mov	fp, r1
 8018834:	e63a      	b.n	80184ac <_strtod_l+0x84>
 8018836:	9a08      	ldr	r2, [sp, #32]
 8018838:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801883c:	4293      	cmp	r3, r2
 801883e:	db20      	blt.n	8018882 <_strtod_l+0x45a>
 8018840:	4c62      	ldr	r4, [pc, #392]	; (80189cc <_strtod_l+0x5a4>)
 8018842:	f1c5 050f 	rsb	r5, r5, #15
 8018846:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801884a:	4652      	mov	r2, sl
 801884c:	465b      	mov	r3, fp
 801884e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018852:	f7e7 fef1 	bl	8000638 <__aeabi_dmul>
 8018856:	9b08      	ldr	r3, [sp, #32]
 8018858:	1b5d      	subs	r5, r3, r5
 801885a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801885e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018862:	e7e3      	b.n	801882c <_strtod_l+0x404>
 8018864:	9b08      	ldr	r3, [sp, #32]
 8018866:	3316      	adds	r3, #22
 8018868:	db0b      	blt.n	8018882 <_strtod_l+0x45a>
 801886a:	9b07      	ldr	r3, [sp, #28]
 801886c:	4a57      	ldr	r2, [pc, #348]	; (80189cc <_strtod_l+0x5a4>)
 801886e:	1b9e      	subs	r6, r3, r6
 8018870:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8018874:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018878:	4650      	mov	r0, sl
 801887a:	4659      	mov	r1, fp
 801887c:	f7e8 f806 	bl	800088c <__aeabi_ddiv>
 8018880:	e7d6      	b.n	8018830 <_strtod_l+0x408>
 8018882:	9b08      	ldr	r3, [sp, #32]
 8018884:	eba5 0808 	sub.w	r8, r5, r8
 8018888:	4498      	add	r8, r3
 801888a:	f1b8 0f00 	cmp.w	r8, #0
 801888e:	dd71      	ble.n	8018974 <_strtod_l+0x54c>
 8018890:	f018 030f 	ands.w	r3, r8, #15
 8018894:	d00a      	beq.n	80188ac <_strtod_l+0x484>
 8018896:	494d      	ldr	r1, [pc, #308]	; (80189cc <_strtod_l+0x5a4>)
 8018898:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801889c:	4652      	mov	r2, sl
 801889e:	465b      	mov	r3, fp
 80188a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80188a4:	f7e7 fec8 	bl	8000638 <__aeabi_dmul>
 80188a8:	4682      	mov	sl, r0
 80188aa:	468b      	mov	fp, r1
 80188ac:	f038 080f 	bics.w	r8, r8, #15
 80188b0:	d04d      	beq.n	801894e <_strtod_l+0x526>
 80188b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80188b6:	dd22      	ble.n	80188fe <_strtod_l+0x4d6>
 80188b8:	2500      	movs	r5, #0
 80188ba:	462e      	mov	r6, r5
 80188bc:	9509      	str	r5, [sp, #36]	; 0x24
 80188be:	9507      	str	r5, [sp, #28]
 80188c0:	2322      	movs	r3, #34	; 0x22
 80188c2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80189d4 <_strtod_l+0x5ac>
 80188c6:	6023      	str	r3, [r4, #0]
 80188c8:	f04f 0a00 	mov.w	sl, #0
 80188cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80188ce:	2b00      	cmp	r3, #0
 80188d0:	f43f adec 	beq.w	80184ac <_strtod_l+0x84>
 80188d4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80188d6:	4620      	mov	r0, r4
 80188d8:	f002 f992 	bl	801ac00 <_Bfree>
 80188dc:	9907      	ldr	r1, [sp, #28]
 80188de:	4620      	mov	r0, r4
 80188e0:	f002 f98e 	bl	801ac00 <_Bfree>
 80188e4:	4631      	mov	r1, r6
 80188e6:	4620      	mov	r0, r4
 80188e8:	f002 f98a 	bl	801ac00 <_Bfree>
 80188ec:	9909      	ldr	r1, [sp, #36]	; 0x24
 80188ee:	4620      	mov	r0, r4
 80188f0:	f002 f986 	bl	801ac00 <_Bfree>
 80188f4:	4629      	mov	r1, r5
 80188f6:	4620      	mov	r0, r4
 80188f8:	f002 f982 	bl	801ac00 <_Bfree>
 80188fc:	e5d6      	b.n	80184ac <_strtod_l+0x84>
 80188fe:	2300      	movs	r3, #0
 8018900:	ea4f 1828 	mov.w	r8, r8, asr #4
 8018904:	4650      	mov	r0, sl
 8018906:	4659      	mov	r1, fp
 8018908:	4699      	mov	r9, r3
 801890a:	f1b8 0f01 	cmp.w	r8, #1
 801890e:	dc21      	bgt.n	8018954 <_strtod_l+0x52c>
 8018910:	b10b      	cbz	r3, 8018916 <_strtod_l+0x4ee>
 8018912:	4682      	mov	sl, r0
 8018914:	468b      	mov	fp, r1
 8018916:	4b2e      	ldr	r3, [pc, #184]	; (80189d0 <_strtod_l+0x5a8>)
 8018918:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801891c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8018920:	4652      	mov	r2, sl
 8018922:	465b      	mov	r3, fp
 8018924:	e9d9 0100 	ldrd	r0, r1, [r9]
 8018928:	f7e7 fe86 	bl	8000638 <__aeabi_dmul>
 801892c:	4b29      	ldr	r3, [pc, #164]	; (80189d4 <_strtod_l+0x5ac>)
 801892e:	460a      	mov	r2, r1
 8018930:	400b      	ands	r3, r1
 8018932:	4929      	ldr	r1, [pc, #164]	; (80189d8 <_strtod_l+0x5b0>)
 8018934:	428b      	cmp	r3, r1
 8018936:	4682      	mov	sl, r0
 8018938:	d8be      	bhi.n	80188b8 <_strtod_l+0x490>
 801893a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801893e:	428b      	cmp	r3, r1
 8018940:	bf86      	itte	hi
 8018942:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80189dc <_strtod_l+0x5b4>
 8018946:	f04f 3aff 	movhi.w	sl, #4294967295
 801894a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801894e:	2300      	movs	r3, #0
 8018950:	9304      	str	r3, [sp, #16]
 8018952:	e081      	b.n	8018a58 <_strtod_l+0x630>
 8018954:	f018 0f01 	tst.w	r8, #1
 8018958:	d007      	beq.n	801896a <_strtod_l+0x542>
 801895a:	4b1d      	ldr	r3, [pc, #116]	; (80189d0 <_strtod_l+0x5a8>)
 801895c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8018960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018964:	f7e7 fe68 	bl	8000638 <__aeabi_dmul>
 8018968:	2301      	movs	r3, #1
 801896a:	f109 0901 	add.w	r9, r9, #1
 801896e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8018972:	e7ca      	b.n	801890a <_strtod_l+0x4e2>
 8018974:	d0eb      	beq.n	801894e <_strtod_l+0x526>
 8018976:	f1c8 0800 	rsb	r8, r8, #0
 801897a:	f018 020f 	ands.w	r2, r8, #15
 801897e:	d00a      	beq.n	8018996 <_strtod_l+0x56e>
 8018980:	4b12      	ldr	r3, [pc, #72]	; (80189cc <_strtod_l+0x5a4>)
 8018982:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018986:	4650      	mov	r0, sl
 8018988:	4659      	mov	r1, fp
 801898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801898e:	f7e7 ff7d 	bl	800088c <__aeabi_ddiv>
 8018992:	4682      	mov	sl, r0
 8018994:	468b      	mov	fp, r1
 8018996:	ea5f 1828 	movs.w	r8, r8, asr #4
 801899a:	d0d8      	beq.n	801894e <_strtod_l+0x526>
 801899c:	f1b8 0f1f 	cmp.w	r8, #31
 80189a0:	dd1e      	ble.n	80189e0 <_strtod_l+0x5b8>
 80189a2:	2500      	movs	r5, #0
 80189a4:	462e      	mov	r6, r5
 80189a6:	9509      	str	r5, [sp, #36]	; 0x24
 80189a8:	9507      	str	r5, [sp, #28]
 80189aa:	2322      	movs	r3, #34	; 0x22
 80189ac:	f04f 0a00 	mov.w	sl, #0
 80189b0:	f04f 0b00 	mov.w	fp, #0
 80189b4:	6023      	str	r3, [r4, #0]
 80189b6:	e789      	b.n	80188cc <_strtod_l+0x4a4>
 80189b8:	0801d855 	.word	0x0801d855
 80189bc:	0801d894 	.word	0x0801d894
 80189c0:	0801d84d 	.word	0x0801d84d
 80189c4:	0801d90f 	.word	0x0801d90f
 80189c8:	0801d90b 	.word	0x0801d90b
 80189cc:	0801daa8 	.word	0x0801daa8
 80189d0:	0801da80 	.word	0x0801da80
 80189d4:	7ff00000 	.word	0x7ff00000
 80189d8:	7ca00000 	.word	0x7ca00000
 80189dc:	7fefffff 	.word	0x7fefffff
 80189e0:	f018 0310 	ands.w	r3, r8, #16
 80189e4:	bf18      	it	ne
 80189e6:	236a      	movne	r3, #106	; 0x6a
 80189e8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8018da0 <_strtod_l+0x978>
 80189ec:	9304      	str	r3, [sp, #16]
 80189ee:	4650      	mov	r0, sl
 80189f0:	4659      	mov	r1, fp
 80189f2:	2300      	movs	r3, #0
 80189f4:	f018 0f01 	tst.w	r8, #1
 80189f8:	d004      	beq.n	8018a04 <_strtod_l+0x5dc>
 80189fa:	e9d9 2300 	ldrd	r2, r3, [r9]
 80189fe:	f7e7 fe1b 	bl	8000638 <__aeabi_dmul>
 8018a02:	2301      	movs	r3, #1
 8018a04:	ea5f 0868 	movs.w	r8, r8, asr #1
 8018a08:	f109 0908 	add.w	r9, r9, #8
 8018a0c:	d1f2      	bne.n	80189f4 <_strtod_l+0x5cc>
 8018a0e:	b10b      	cbz	r3, 8018a14 <_strtod_l+0x5ec>
 8018a10:	4682      	mov	sl, r0
 8018a12:	468b      	mov	fp, r1
 8018a14:	9b04      	ldr	r3, [sp, #16]
 8018a16:	b1bb      	cbz	r3, 8018a48 <_strtod_l+0x620>
 8018a18:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8018a1c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8018a20:	2b00      	cmp	r3, #0
 8018a22:	4659      	mov	r1, fp
 8018a24:	dd10      	ble.n	8018a48 <_strtod_l+0x620>
 8018a26:	2b1f      	cmp	r3, #31
 8018a28:	f340 8128 	ble.w	8018c7c <_strtod_l+0x854>
 8018a2c:	2b34      	cmp	r3, #52	; 0x34
 8018a2e:	bfde      	ittt	le
 8018a30:	3b20      	suble	r3, #32
 8018a32:	f04f 32ff 	movle.w	r2, #4294967295
 8018a36:	fa02 f303 	lslle.w	r3, r2, r3
 8018a3a:	f04f 0a00 	mov.w	sl, #0
 8018a3e:	bfcc      	ite	gt
 8018a40:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8018a44:	ea03 0b01 	andle.w	fp, r3, r1
 8018a48:	2200      	movs	r2, #0
 8018a4a:	2300      	movs	r3, #0
 8018a4c:	4650      	mov	r0, sl
 8018a4e:	4659      	mov	r1, fp
 8018a50:	f7e8 f85a 	bl	8000b08 <__aeabi_dcmpeq>
 8018a54:	2800      	cmp	r0, #0
 8018a56:	d1a4      	bne.n	80189a2 <_strtod_l+0x57a>
 8018a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a5a:	9300      	str	r3, [sp, #0]
 8018a5c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018a5e:	462b      	mov	r3, r5
 8018a60:	463a      	mov	r2, r7
 8018a62:	4620      	mov	r0, r4
 8018a64:	f002 f938 	bl	801acd8 <__s2b>
 8018a68:	9009      	str	r0, [sp, #36]	; 0x24
 8018a6a:	2800      	cmp	r0, #0
 8018a6c:	f43f af24 	beq.w	80188b8 <_strtod_l+0x490>
 8018a70:	9b07      	ldr	r3, [sp, #28]
 8018a72:	1b9e      	subs	r6, r3, r6
 8018a74:	9b08      	ldr	r3, [sp, #32]
 8018a76:	2b00      	cmp	r3, #0
 8018a78:	bfb4      	ite	lt
 8018a7a:	4633      	movlt	r3, r6
 8018a7c:	2300      	movge	r3, #0
 8018a7e:	9310      	str	r3, [sp, #64]	; 0x40
 8018a80:	9b08      	ldr	r3, [sp, #32]
 8018a82:	2500      	movs	r5, #0
 8018a84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018a88:	9318      	str	r3, [sp, #96]	; 0x60
 8018a8a:	462e      	mov	r6, r5
 8018a8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018a8e:	4620      	mov	r0, r4
 8018a90:	6859      	ldr	r1, [r3, #4]
 8018a92:	f002 f875 	bl	801ab80 <_Balloc>
 8018a96:	9007      	str	r0, [sp, #28]
 8018a98:	2800      	cmp	r0, #0
 8018a9a:	f43f af11 	beq.w	80188c0 <_strtod_l+0x498>
 8018a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018aa0:	691a      	ldr	r2, [r3, #16]
 8018aa2:	3202      	adds	r2, #2
 8018aa4:	f103 010c 	add.w	r1, r3, #12
 8018aa8:	0092      	lsls	r2, r2, #2
 8018aaa:	300c      	adds	r0, #12
 8018aac:	f7fe fb4e 	bl	801714c <memcpy>
 8018ab0:	ec4b ab10 	vmov	d0, sl, fp
 8018ab4:	aa20      	add	r2, sp, #128	; 0x80
 8018ab6:	a91f      	add	r1, sp, #124	; 0x7c
 8018ab8:	4620      	mov	r0, r4
 8018aba:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8018abe:	f002 fc47 	bl	801b350 <__d2b>
 8018ac2:	901e      	str	r0, [sp, #120]	; 0x78
 8018ac4:	2800      	cmp	r0, #0
 8018ac6:	f43f aefb 	beq.w	80188c0 <_strtod_l+0x498>
 8018aca:	2101      	movs	r1, #1
 8018acc:	4620      	mov	r0, r4
 8018ace:	f002 f99d 	bl	801ae0c <__i2b>
 8018ad2:	4606      	mov	r6, r0
 8018ad4:	2800      	cmp	r0, #0
 8018ad6:	f43f aef3 	beq.w	80188c0 <_strtod_l+0x498>
 8018ada:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8018adc:	9904      	ldr	r1, [sp, #16]
 8018ade:	2b00      	cmp	r3, #0
 8018ae0:	bfab      	itete	ge
 8018ae2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8018ae4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8018ae6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8018ae8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8018aec:	bfac      	ite	ge
 8018aee:	eb03 0902 	addge.w	r9, r3, r2
 8018af2:	1ad7      	sublt	r7, r2, r3
 8018af4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8018af6:	eba3 0801 	sub.w	r8, r3, r1
 8018afa:	4490      	add	r8, r2
 8018afc:	4ba3      	ldr	r3, [pc, #652]	; (8018d8c <_strtod_l+0x964>)
 8018afe:	f108 38ff 	add.w	r8, r8, #4294967295
 8018b02:	4598      	cmp	r8, r3
 8018b04:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8018b08:	f280 80cc 	bge.w	8018ca4 <_strtod_l+0x87c>
 8018b0c:	eba3 0308 	sub.w	r3, r3, r8
 8018b10:	2b1f      	cmp	r3, #31
 8018b12:	eba2 0203 	sub.w	r2, r2, r3
 8018b16:	f04f 0101 	mov.w	r1, #1
 8018b1a:	f300 80b6 	bgt.w	8018c8a <_strtod_l+0x862>
 8018b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8018b22:	9311      	str	r3, [sp, #68]	; 0x44
 8018b24:	2300      	movs	r3, #0
 8018b26:	930c      	str	r3, [sp, #48]	; 0x30
 8018b28:	eb09 0802 	add.w	r8, r9, r2
 8018b2c:	9b04      	ldr	r3, [sp, #16]
 8018b2e:	45c1      	cmp	r9, r8
 8018b30:	4417      	add	r7, r2
 8018b32:	441f      	add	r7, r3
 8018b34:	464b      	mov	r3, r9
 8018b36:	bfa8      	it	ge
 8018b38:	4643      	movge	r3, r8
 8018b3a:	42bb      	cmp	r3, r7
 8018b3c:	bfa8      	it	ge
 8018b3e:	463b      	movge	r3, r7
 8018b40:	2b00      	cmp	r3, #0
 8018b42:	bfc2      	ittt	gt
 8018b44:	eba8 0803 	subgt.w	r8, r8, r3
 8018b48:	1aff      	subgt	r7, r7, r3
 8018b4a:	eba9 0903 	subgt.w	r9, r9, r3
 8018b4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018b50:	2b00      	cmp	r3, #0
 8018b52:	dd17      	ble.n	8018b84 <_strtod_l+0x75c>
 8018b54:	4631      	mov	r1, r6
 8018b56:	461a      	mov	r2, r3
 8018b58:	4620      	mov	r0, r4
 8018b5a:	f002 fa13 	bl	801af84 <__pow5mult>
 8018b5e:	4606      	mov	r6, r0
 8018b60:	2800      	cmp	r0, #0
 8018b62:	f43f aead 	beq.w	80188c0 <_strtod_l+0x498>
 8018b66:	4601      	mov	r1, r0
 8018b68:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8018b6a:	4620      	mov	r0, r4
 8018b6c:	f002 f964 	bl	801ae38 <__multiply>
 8018b70:	900f      	str	r0, [sp, #60]	; 0x3c
 8018b72:	2800      	cmp	r0, #0
 8018b74:	f43f aea4 	beq.w	80188c0 <_strtod_l+0x498>
 8018b78:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018b7a:	4620      	mov	r0, r4
 8018b7c:	f002 f840 	bl	801ac00 <_Bfree>
 8018b80:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018b82:	931e      	str	r3, [sp, #120]	; 0x78
 8018b84:	f1b8 0f00 	cmp.w	r8, #0
 8018b88:	f300 8091 	bgt.w	8018cae <_strtod_l+0x886>
 8018b8c:	9b08      	ldr	r3, [sp, #32]
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	dd08      	ble.n	8018ba4 <_strtod_l+0x77c>
 8018b92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8018b94:	9907      	ldr	r1, [sp, #28]
 8018b96:	4620      	mov	r0, r4
 8018b98:	f002 f9f4 	bl	801af84 <__pow5mult>
 8018b9c:	9007      	str	r0, [sp, #28]
 8018b9e:	2800      	cmp	r0, #0
 8018ba0:	f43f ae8e 	beq.w	80188c0 <_strtod_l+0x498>
 8018ba4:	2f00      	cmp	r7, #0
 8018ba6:	dd08      	ble.n	8018bba <_strtod_l+0x792>
 8018ba8:	9907      	ldr	r1, [sp, #28]
 8018baa:	463a      	mov	r2, r7
 8018bac:	4620      	mov	r0, r4
 8018bae:	f002 fa43 	bl	801b038 <__lshift>
 8018bb2:	9007      	str	r0, [sp, #28]
 8018bb4:	2800      	cmp	r0, #0
 8018bb6:	f43f ae83 	beq.w	80188c0 <_strtod_l+0x498>
 8018bba:	f1b9 0f00 	cmp.w	r9, #0
 8018bbe:	dd08      	ble.n	8018bd2 <_strtod_l+0x7aa>
 8018bc0:	4631      	mov	r1, r6
 8018bc2:	464a      	mov	r2, r9
 8018bc4:	4620      	mov	r0, r4
 8018bc6:	f002 fa37 	bl	801b038 <__lshift>
 8018bca:	4606      	mov	r6, r0
 8018bcc:	2800      	cmp	r0, #0
 8018bce:	f43f ae77 	beq.w	80188c0 <_strtod_l+0x498>
 8018bd2:	9a07      	ldr	r2, [sp, #28]
 8018bd4:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018bd6:	4620      	mov	r0, r4
 8018bd8:	f002 fab6 	bl	801b148 <__mdiff>
 8018bdc:	4605      	mov	r5, r0
 8018bde:	2800      	cmp	r0, #0
 8018be0:	f43f ae6e 	beq.w	80188c0 <_strtod_l+0x498>
 8018be4:	68c3      	ldr	r3, [r0, #12]
 8018be6:	930f      	str	r3, [sp, #60]	; 0x3c
 8018be8:	2300      	movs	r3, #0
 8018bea:	60c3      	str	r3, [r0, #12]
 8018bec:	4631      	mov	r1, r6
 8018bee:	f002 fa8f 	bl	801b110 <__mcmp>
 8018bf2:	2800      	cmp	r0, #0
 8018bf4:	da65      	bge.n	8018cc2 <_strtod_l+0x89a>
 8018bf6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018bf8:	ea53 030a 	orrs.w	r3, r3, sl
 8018bfc:	f040 8087 	bne.w	8018d0e <_strtod_l+0x8e6>
 8018c00:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	f040 8082 	bne.w	8018d0e <_strtod_l+0x8e6>
 8018c0a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018c0e:	0d1b      	lsrs	r3, r3, #20
 8018c10:	051b      	lsls	r3, r3, #20
 8018c12:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8018c16:	d97a      	bls.n	8018d0e <_strtod_l+0x8e6>
 8018c18:	696b      	ldr	r3, [r5, #20]
 8018c1a:	b913      	cbnz	r3, 8018c22 <_strtod_l+0x7fa>
 8018c1c:	692b      	ldr	r3, [r5, #16]
 8018c1e:	2b01      	cmp	r3, #1
 8018c20:	dd75      	ble.n	8018d0e <_strtod_l+0x8e6>
 8018c22:	4629      	mov	r1, r5
 8018c24:	2201      	movs	r2, #1
 8018c26:	4620      	mov	r0, r4
 8018c28:	f002 fa06 	bl	801b038 <__lshift>
 8018c2c:	4631      	mov	r1, r6
 8018c2e:	4605      	mov	r5, r0
 8018c30:	f002 fa6e 	bl	801b110 <__mcmp>
 8018c34:	2800      	cmp	r0, #0
 8018c36:	dd6a      	ble.n	8018d0e <_strtod_l+0x8e6>
 8018c38:	9904      	ldr	r1, [sp, #16]
 8018c3a:	4a55      	ldr	r2, [pc, #340]	; (8018d90 <_strtod_l+0x968>)
 8018c3c:	465b      	mov	r3, fp
 8018c3e:	2900      	cmp	r1, #0
 8018c40:	f000 8085 	beq.w	8018d4e <_strtod_l+0x926>
 8018c44:	ea02 010b 	and.w	r1, r2, fp
 8018c48:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8018c4c:	dc7f      	bgt.n	8018d4e <_strtod_l+0x926>
 8018c4e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8018c52:	f77f aeaa 	ble.w	80189aa <_strtod_l+0x582>
 8018c56:	4a4f      	ldr	r2, [pc, #316]	; (8018d94 <_strtod_l+0x96c>)
 8018c58:	2300      	movs	r3, #0
 8018c5a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8018c5e:	4650      	mov	r0, sl
 8018c60:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8018c64:	4659      	mov	r1, fp
 8018c66:	f7e7 fce7 	bl	8000638 <__aeabi_dmul>
 8018c6a:	460b      	mov	r3, r1
 8018c6c:	4303      	orrs	r3, r0
 8018c6e:	bf08      	it	eq
 8018c70:	2322      	moveq	r3, #34	; 0x22
 8018c72:	4682      	mov	sl, r0
 8018c74:	468b      	mov	fp, r1
 8018c76:	bf08      	it	eq
 8018c78:	6023      	streq	r3, [r4, #0]
 8018c7a:	e62b      	b.n	80188d4 <_strtod_l+0x4ac>
 8018c7c:	f04f 32ff 	mov.w	r2, #4294967295
 8018c80:	fa02 f303 	lsl.w	r3, r2, r3
 8018c84:	ea03 0a0a 	and.w	sl, r3, sl
 8018c88:	e6de      	b.n	8018a48 <_strtod_l+0x620>
 8018c8a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8018c8e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8018c92:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8018c96:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8018c9a:	fa01 f308 	lsl.w	r3, r1, r8
 8018c9e:	930c      	str	r3, [sp, #48]	; 0x30
 8018ca0:	9111      	str	r1, [sp, #68]	; 0x44
 8018ca2:	e741      	b.n	8018b28 <_strtod_l+0x700>
 8018ca4:	2300      	movs	r3, #0
 8018ca6:	930c      	str	r3, [sp, #48]	; 0x30
 8018ca8:	2301      	movs	r3, #1
 8018caa:	9311      	str	r3, [sp, #68]	; 0x44
 8018cac:	e73c      	b.n	8018b28 <_strtod_l+0x700>
 8018cae:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018cb0:	4642      	mov	r2, r8
 8018cb2:	4620      	mov	r0, r4
 8018cb4:	f002 f9c0 	bl	801b038 <__lshift>
 8018cb8:	901e      	str	r0, [sp, #120]	; 0x78
 8018cba:	2800      	cmp	r0, #0
 8018cbc:	f47f af66 	bne.w	8018b8c <_strtod_l+0x764>
 8018cc0:	e5fe      	b.n	80188c0 <_strtod_l+0x498>
 8018cc2:	465f      	mov	r7, fp
 8018cc4:	d16e      	bne.n	8018da4 <_strtod_l+0x97c>
 8018cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018cc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018ccc:	b342      	cbz	r2, 8018d20 <_strtod_l+0x8f8>
 8018cce:	4a32      	ldr	r2, [pc, #200]	; (8018d98 <_strtod_l+0x970>)
 8018cd0:	4293      	cmp	r3, r2
 8018cd2:	d128      	bne.n	8018d26 <_strtod_l+0x8fe>
 8018cd4:	9b04      	ldr	r3, [sp, #16]
 8018cd6:	4650      	mov	r0, sl
 8018cd8:	b1eb      	cbz	r3, 8018d16 <_strtod_l+0x8ee>
 8018cda:	4a2d      	ldr	r2, [pc, #180]	; (8018d90 <_strtod_l+0x968>)
 8018cdc:	403a      	ands	r2, r7
 8018cde:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8018ce2:	f04f 31ff 	mov.w	r1, #4294967295
 8018ce6:	d819      	bhi.n	8018d1c <_strtod_l+0x8f4>
 8018ce8:	0d12      	lsrs	r2, r2, #20
 8018cea:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8018cee:	fa01 f303 	lsl.w	r3, r1, r3
 8018cf2:	4298      	cmp	r0, r3
 8018cf4:	d117      	bne.n	8018d26 <_strtod_l+0x8fe>
 8018cf6:	4b29      	ldr	r3, [pc, #164]	; (8018d9c <_strtod_l+0x974>)
 8018cf8:	429f      	cmp	r7, r3
 8018cfa:	d102      	bne.n	8018d02 <_strtod_l+0x8da>
 8018cfc:	3001      	adds	r0, #1
 8018cfe:	f43f addf 	beq.w	80188c0 <_strtod_l+0x498>
 8018d02:	4b23      	ldr	r3, [pc, #140]	; (8018d90 <_strtod_l+0x968>)
 8018d04:	403b      	ands	r3, r7
 8018d06:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8018d0a:	f04f 0a00 	mov.w	sl, #0
 8018d0e:	9b04      	ldr	r3, [sp, #16]
 8018d10:	2b00      	cmp	r3, #0
 8018d12:	d1a0      	bne.n	8018c56 <_strtod_l+0x82e>
 8018d14:	e5de      	b.n	80188d4 <_strtod_l+0x4ac>
 8018d16:	f04f 33ff 	mov.w	r3, #4294967295
 8018d1a:	e7ea      	b.n	8018cf2 <_strtod_l+0x8ca>
 8018d1c:	460b      	mov	r3, r1
 8018d1e:	e7e8      	b.n	8018cf2 <_strtod_l+0x8ca>
 8018d20:	ea53 030a 	orrs.w	r3, r3, sl
 8018d24:	d088      	beq.n	8018c38 <_strtod_l+0x810>
 8018d26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018d28:	b1db      	cbz	r3, 8018d62 <_strtod_l+0x93a>
 8018d2a:	423b      	tst	r3, r7
 8018d2c:	d0ef      	beq.n	8018d0e <_strtod_l+0x8e6>
 8018d2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018d30:	9a04      	ldr	r2, [sp, #16]
 8018d32:	4650      	mov	r0, sl
 8018d34:	4659      	mov	r1, fp
 8018d36:	b1c3      	cbz	r3, 8018d6a <_strtod_l+0x942>
 8018d38:	f7ff fb59 	bl	80183ee <sulp>
 8018d3c:	4602      	mov	r2, r0
 8018d3e:	460b      	mov	r3, r1
 8018d40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8018d44:	f7e7 fac2 	bl	80002cc <__adddf3>
 8018d48:	4682      	mov	sl, r0
 8018d4a:	468b      	mov	fp, r1
 8018d4c:	e7df      	b.n	8018d0e <_strtod_l+0x8e6>
 8018d4e:	4013      	ands	r3, r2
 8018d50:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8018d54:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8018d58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8018d5c:	f04f 3aff 	mov.w	sl, #4294967295
 8018d60:	e7d5      	b.n	8018d0e <_strtod_l+0x8e6>
 8018d62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018d64:	ea13 0f0a 	tst.w	r3, sl
 8018d68:	e7e0      	b.n	8018d2c <_strtod_l+0x904>
 8018d6a:	f7ff fb40 	bl	80183ee <sulp>
 8018d6e:	4602      	mov	r2, r0
 8018d70:	460b      	mov	r3, r1
 8018d72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8018d76:	f7e7 faa7 	bl	80002c8 <__aeabi_dsub>
 8018d7a:	2200      	movs	r2, #0
 8018d7c:	2300      	movs	r3, #0
 8018d7e:	4682      	mov	sl, r0
 8018d80:	468b      	mov	fp, r1
 8018d82:	f7e7 fec1 	bl	8000b08 <__aeabi_dcmpeq>
 8018d86:	2800      	cmp	r0, #0
 8018d88:	d0c1      	beq.n	8018d0e <_strtod_l+0x8e6>
 8018d8a:	e60e      	b.n	80189aa <_strtod_l+0x582>
 8018d8c:	fffffc02 	.word	0xfffffc02
 8018d90:	7ff00000 	.word	0x7ff00000
 8018d94:	39500000 	.word	0x39500000
 8018d98:	000fffff 	.word	0x000fffff
 8018d9c:	7fefffff 	.word	0x7fefffff
 8018da0:	0801d8a8 	.word	0x0801d8a8
 8018da4:	4631      	mov	r1, r6
 8018da6:	4628      	mov	r0, r5
 8018da8:	f002 fb2e 	bl	801b408 <__ratio>
 8018dac:	ec59 8b10 	vmov	r8, r9, d0
 8018db0:	ee10 0a10 	vmov	r0, s0
 8018db4:	2200      	movs	r2, #0
 8018db6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8018dba:	4649      	mov	r1, r9
 8018dbc:	f7e7 feb8 	bl	8000b30 <__aeabi_dcmple>
 8018dc0:	2800      	cmp	r0, #0
 8018dc2:	d07c      	beq.n	8018ebe <_strtod_l+0xa96>
 8018dc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018dc6:	2b00      	cmp	r3, #0
 8018dc8:	d04c      	beq.n	8018e64 <_strtod_l+0xa3c>
 8018dca:	4b95      	ldr	r3, [pc, #596]	; (8019020 <_strtod_l+0xbf8>)
 8018dcc:	2200      	movs	r2, #0
 8018dce:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8018dd2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8019020 <_strtod_l+0xbf8>
 8018dd6:	f04f 0800 	mov.w	r8, #0
 8018dda:	4b92      	ldr	r3, [pc, #584]	; (8019024 <_strtod_l+0xbfc>)
 8018ddc:	403b      	ands	r3, r7
 8018dde:	9311      	str	r3, [sp, #68]	; 0x44
 8018de0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8018de2:	4b91      	ldr	r3, [pc, #580]	; (8019028 <_strtod_l+0xc00>)
 8018de4:	429a      	cmp	r2, r3
 8018de6:	f040 80b2 	bne.w	8018f4e <_strtod_l+0xb26>
 8018dea:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018dee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018df2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8018df6:	ec4b ab10 	vmov	d0, sl, fp
 8018dfa:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8018dfe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8018e02:	f002 fa29 	bl	801b258 <__ulp>
 8018e06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018e0a:	ec53 2b10 	vmov	r2, r3, d0
 8018e0e:	f7e7 fc13 	bl	8000638 <__aeabi_dmul>
 8018e12:	4652      	mov	r2, sl
 8018e14:	465b      	mov	r3, fp
 8018e16:	f7e7 fa59 	bl	80002cc <__adddf3>
 8018e1a:	460b      	mov	r3, r1
 8018e1c:	4981      	ldr	r1, [pc, #516]	; (8019024 <_strtod_l+0xbfc>)
 8018e1e:	4a83      	ldr	r2, [pc, #524]	; (801902c <_strtod_l+0xc04>)
 8018e20:	4019      	ands	r1, r3
 8018e22:	4291      	cmp	r1, r2
 8018e24:	4682      	mov	sl, r0
 8018e26:	d95e      	bls.n	8018ee6 <_strtod_l+0xabe>
 8018e28:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018e2a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8018e2e:	4293      	cmp	r3, r2
 8018e30:	d103      	bne.n	8018e3a <_strtod_l+0xa12>
 8018e32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018e34:	3301      	adds	r3, #1
 8018e36:	f43f ad43 	beq.w	80188c0 <_strtod_l+0x498>
 8018e3a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8019038 <_strtod_l+0xc10>
 8018e3e:	f04f 3aff 	mov.w	sl, #4294967295
 8018e42:	991e      	ldr	r1, [sp, #120]	; 0x78
 8018e44:	4620      	mov	r0, r4
 8018e46:	f001 fedb 	bl	801ac00 <_Bfree>
 8018e4a:	9907      	ldr	r1, [sp, #28]
 8018e4c:	4620      	mov	r0, r4
 8018e4e:	f001 fed7 	bl	801ac00 <_Bfree>
 8018e52:	4631      	mov	r1, r6
 8018e54:	4620      	mov	r0, r4
 8018e56:	f001 fed3 	bl	801ac00 <_Bfree>
 8018e5a:	4629      	mov	r1, r5
 8018e5c:	4620      	mov	r0, r4
 8018e5e:	f001 fecf 	bl	801ac00 <_Bfree>
 8018e62:	e613      	b.n	8018a8c <_strtod_l+0x664>
 8018e64:	f1ba 0f00 	cmp.w	sl, #0
 8018e68:	d11b      	bne.n	8018ea2 <_strtod_l+0xa7a>
 8018e6a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018e6e:	b9f3      	cbnz	r3, 8018eae <_strtod_l+0xa86>
 8018e70:	4b6b      	ldr	r3, [pc, #428]	; (8019020 <_strtod_l+0xbf8>)
 8018e72:	2200      	movs	r2, #0
 8018e74:	4640      	mov	r0, r8
 8018e76:	4649      	mov	r1, r9
 8018e78:	f7e7 fe50 	bl	8000b1c <__aeabi_dcmplt>
 8018e7c:	b9d0      	cbnz	r0, 8018eb4 <_strtod_l+0xa8c>
 8018e7e:	4640      	mov	r0, r8
 8018e80:	4649      	mov	r1, r9
 8018e82:	4b6b      	ldr	r3, [pc, #428]	; (8019030 <_strtod_l+0xc08>)
 8018e84:	2200      	movs	r2, #0
 8018e86:	f7e7 fbd7 	bl	8000638 <__aeabi_dmul>
 8018e8a:	4680      	mov	r8, r0
 8018e8c:	4689      	mov	r9, r1
 8018e8e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8018e92:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8018e96:	931b      	str	r3, [sp, #108]	; 0x6c
 8018e98:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8018e9c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8018ea0:	e79b      	b.n	8018dda <_strtod_l+0x9b2>
 8018ea2:	f1ba 0f01 	cmp.w	sl, #1
 8018ea6:	d102      	bne.n	8018eae <_strtod_l+0xa86>
 8018ea8:	2f00      	cmp	r7, #0
 8018eaa:	f43f ad7e 	beq.w	80189aa <_strtod_l+0x582>
 8018eae:	4b61      	ldr	r3, [pc, #388]	; (8019034 <_strtod_l+0xc0c>)
 8018eb0:	2200      	movs	r2, #0
 8018eb2:	e78c      	b.n	8018dce <_strtod_l+0x9a6>
 8018eb4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8019030 <_strtod_l+0xc08>
 8018eb8:	f04f 0800 	mov.w	r8, #0
 8018ebc:	e7e7      	b.n	8018e8e <_strtod_l+0xa66>
 8018ebe:	4b5c      	ldr	r3, [pc, #368]	; (8019030 <_strtod_l+0xc08>)
 8018ec0:	4640      	mov	r0, r8
 8018ec2:	4649      	mov	r1, r9
 8018ec4:	2200      	movs	r2, #0
 8018ec6:	f7e7 fbb7 	bl	8000638 <__aeabi_dmul>
 8018eca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018ecc:	4680      	mov	r8, r0
 8018ece:	4689      	mov	r9, r1
 8018ed0:	b933      	cbnz	r3, 8018ee0 <_strtod_l+0xab8>
 8018ed2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018ed6:	9012      	str	r0, [sp, #72]	; 0x48
 8018ed8:	9313      	str	r3, [sp, #76]	; 0x4c
 8018eda:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8018ede:	e7dd      	b.n	8018e9c <_strtod_l+0xa74>
 8018ee0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 8018ee4:	e7f9      	b.n	8018eda <_strtod_l+0xab2>
 8018ee6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8018eea:	9b04      	ldr	r3, [sp, #16]
 8018eec:	2b00      	cmp	r3, #0
 8018eee:	d1a8      	bne.n	8018e42 <_strtod_l+0xa1a>
 8018ef0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018ef4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8018ef6:	0d1b      	lsrs	r3, r3, #20
 8018ef8:	051b      	lsls	r3, r3, #20
 8018efa:	429a      	cmp	r2, r3
 8018efc:	d1a1      	bne.n	8018e42 <_strtod_l+0xa1a>
 8018efe:	4640      	mov	r0, r8
 8018f00:	4649      	mov	r1, r9
 8018f02:	f7e7 fef9 	bl	8000cf8 <__aeabi_d2lz>
 8018f06:	f7e7 fb69 	bl	80005dc <__aeabi_l2d>
 8018f0a:	4602      	mov	r2, r0
 8018f0c:	460b      	mov	r3, r1
 8018f0e:	4640      	mov	r0, r8
 8018f10:	4649      	mov	r1, r9
 8018f12:	f7e7 f9d9 	bl	80002c8 <__aeabi_dsub>
 8018f16:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018f18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018f1c:	ea43 030a 	orr.w	r3, r3, sl
 8018f20:	4313      	orrs	r3, r2
 8018f22:	4680      	mov	r8, r0
 8018f24:	4689      	mov	r9, r1
 8018f26:	d053      	beq.n	8018fd0 <_strtod_l+0xba8>
 8018f28:	a335      	add	r3, pc, #212	; (adr r3, 8019000 <_strtod_l+0xbd8>)
 8018f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f2e:	f7e7 fdf5 	bl	8000b1c <__aeabi_dcmplt>
 8018f32:	2800      	cmp	r0, #0
 8018f34:	f47f acce 	bne.w	80188d4 <_strtod_l+0x4ac>
 8018f38:	a333      	add	r3, pc, #204	; (adr r3, 8019008 <_strtod_l+0xbe0>)
 8018f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f3e:	4640      	mov	r0, r8
 8018f40:	4649      	mov	r1, r9
 8018f42:	f7e7 fe09 	bl	8000b58 <__aeabi_dcmpgt>
 8018f46:	2800      	cmp	r0, #0
 8018f48:	f43f af7b 	beq.w	8018e42 <_strtod_l+0xa1a>
 8018f4c:	e4c2      	b.n	80188d4 <_strtod_l+0x4ac>
 8018f4e:	9b04      	ldr	r3, [sp, #16]
 8018f50:	b333      	cbz	r3, 8018fa0 <_strtod_l+0xb78>
 8018f52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018f54:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8018f58:	d822      	bhi.n	8018fa0 <_strtod_l+0xb78>
 8018f5a:	a32d      	add	r3, pc, #180	; (adr r3, 8019010 <_strtod_l+0xbe8>)
 8018f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018f60:	4640      	mov	r0, r8
 8018f62:	4649      	mov	r1, r9
 8018f64:	f7e7 fde4 	bl	8000b30 <__aeabi_dcmple>
 8018f68:	b1a0      	cbz	r0, 8018f94 <_strtod_l+0xb6c>
 8018f6a:	4649      	mov	r1, r9
 8018f6c:	4640      	mov	r0, r8
 8018f6e:	f7e7 fe3b 	bl	8000be8 <__aeabi_d2uiz>
 8018f72:	2801      	cmp	r0, #1
 8018f74:	bf38      	it	cc
 8018f76:	2001      	movcc	r0, #1
 8018f78:	f7e7 fae4 	bl	8000544 <__aeabi_ui2d>
 8018f7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018f7e:	4680      	mov	r8, r0
 8018f80:	4689      	mov	r9, r1
 8018f82:	bb13      	cbnz	r3, 8018fca <_strtod_l+0xba2>
 8018f84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018f88:	9014      	str	r0, [sp, #80]	; 0x50
 8018f8a:	9315      	str	r3, [sp, #84]	; 0x54
 8018f8c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8018f90:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8018f94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018f96:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8018f98:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8018f9c:	1a9b      	subs	r3, r3, r2
 8018f9e:	930d      	str	r3, [sp, #52]	; 0x34
 8018fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018fa4:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8018fa8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8018fac:	f002 f954 	bl	801b258 <__ulp>
 8018fb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018fb4:	ec53 2b10 	vmov	r2, r3, d0
 8018fb8:	f7e7 fb3e 	bl	8000638 <__aeabi_dmul>
 8018fbc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018fc0:	f7e7 f984 	bl	80002cc <__adddf3>
 8018fc4:	4682      	mov	sl, r0
 8018fc6:	468b      	mov	fp, r1
 8018fc8:	e78f      	b.n	8018eea <_strtod_l+0xac2>
 8018fca:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8018fce:	e7dd      	b.n	8018f8c <_strtod_l+0xb64>
 8018fd0:	a311      	add	r3, pc, #68	; (adr r3, 8019018 <_strtod_l+0xbf0>)
 8018fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018fd6:	f7e7 fda1 	bl	8000b1c <__aeabi_dcmplt>
 8018fda:	e7b4      	b.n	8018f46 <_strtod_l+0xb1e>
 8018fdc:	2300      	movs	r3, #0
 8018fde:	930e      	str	r3, [sp, #56]	; 0x38
 8018fe0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8018fe2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8018fe4:	6013      	str	r3, [r2, #0]
 8018fe6:	f7ff ba65 	b.w	80184b4 <_strtod_l+0x8c>
 8018fea:	2b65      	cmp	r3, #101	; 0x65
 8018fec:	f43f ab5d 	beq.w	80186aa <_strtod_l+0x282>
 8018ff0:	2b45      	cmp	r3, #69	; 0x45
 8018ff2:	f43f ab5a 	beq.w	80186aa <_strtod_l+0x282>
 8018ff6:	2201      	movs	r2, #1
 8018ff8:	f7ff bb92 	b.w	8018720 <_strtod_l+0x2f8>
 8018ffc:	f3af 8000 	nop.w
 8019000:	94a03595 	.word	0x94a03595
 8019004:	3fdfffff 	.word	0x3fdfffff
 8019008:	35afe535 	.word	0x35afe535
 801900c:	3fe00000 	.word	0x3fe00000
 8019010:	ffc00000 	.word	0xffc00000
 8019014:	41dfffff 	.word	0x41dfffff
 8019018:	94a03595 	.word	0x94a03595
 801901c:	3fcfffff 	.word	0x3fcfffff
 8019020:	3ff00000 	.word	0x3ff00000
 8019024:	7ff00000 	.word	0x7ff00000
 8019028:	7fe00000 	.word	0x7fe00000
 801902c:	7c9fffff 	.word	0x7c9fffff
 8019030:	3fe00000 	.word	0x3fe00000
 8019034:	bff00000 	.word	0xbff00000
 8019038:	7fefffff 	.word	0x7fefffff

0801903c <_strtod_r>:
 801903c:	4b01      	ldr	r3, [pc, #4]	; (8019044 <_strtod_r+0x8>)
 801903e:	f7ff b9f3 	b.w	8018428 <_strtod_l>
 8019042:	bf00      	nop
 8019044:	20000160 	.word	0x20000160

08019048 <_strtol_l.isra.0>:
 8019048:	2b01      	cmp	r3, #1
 801904a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801904e:	d001      	beq.n	8019054 <_strtol_l.isra.0+0xc>
 8019050:	2b24      	cmp	r3, #36	; 0x24
 8019052:	d906      	bls.n	8019062 <_strtol_l.isra.0+0x1a>
 8019054:	f7fd ff46 	bl	8016ee4 <__errno>
 8019058:	2316      	movs	r3, #22
 801905a:	6003      	str	r3, [r0, #0]
 801905c:	2000      	movs	r0, #0
 801905e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019062:	4f3a      	ldr	r7, [pc, #232]	; (801914c <_strtol_l.isra.0+0x104>)
 8019064:	468e      	mov	lr, r1
 8019066:	4676      	mov	r6, lr
 8019068:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801906c:	5de5      	ldrb	r5, [r4, r7]
 801906e:	f015 0508 	ands.w	r5, r5, #8
 8019072:	d1f8      	bne.n	8019066 <_strtol_l.isra.0+0x1e>
 8019074:	2c2d      	cmp	r4, #45	; 0x2d
 8019076:	d134      	bne.n	80190e2 <_strtol_l.isra.0+0x9a>
 8019078:	f89e 4000 	ldrb.w	r4, [lr]
 801907c:	f04f 0801 	mov.w	r8, #1
 8019080:	f106 0e02 	add.w	lr, r6, #2
 8019084:	2b00      	cmp	r3, #0
 8019086:	d05c      	beq.n	8019142 <_strtol_l.isra.0+0xfa>
 8019088:	2b10      	cmp	r3, #16
 801908a:	d10c      	bne.n	80190a6 <_strtol_l.isra.0+0x5e>
 801908c:	2c30      	cmp	r4, #48	; 0x30
 801908e:	d10a      	bne.n	80190a6 <_strtol_l.isra.0+0x5e>
 8019090:	f89e 4000 	ldrb.w	r4, [lr]
 8019094:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8019098:	2c58      	cmp	r4, #88	; 0x58
 801909a:	d14d      	bne.n	8019138 <_strtol_l.isra.0+0xf0>
 801909c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80190a0:	2310      	movs	r3, #16
 80190a2:	f10e 0e02 	add.w	lr, lr, #2
 80190a6:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80190aa:	f10c 3cff 	add.w	ip, ip, #4294967295
 80190ae:	2600      	movs	r6, #0
 80190b0:	fbbc f9f3 	udiv	r9, ip, r3
 80190b4:	4635      	mov	r5, r6
 80190b6:	fb03 ca19 	mls	sl, r3, r9, ip
 80190ba:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80190be:	2f09      	cmp	r7, #9
 80190c0:	d818      	bhi.n	80190f4 <_strtol_l.isra.0+0xac>
 80190c2:	463c      	mov	r4, r7
 80190c4:	42a3      	cmp	r3, r4
 80190c6:	dd24      	ble.n	8019112 <_strtol_l.isra.0+0xca>
 80190c8:	2e00      	cmp	r6, #0
 80190ca:	db1f      	blt.n	801910c <_strtol_l.isra.0+0xc4>
 80190cc:	45a9      	cmp	r9, r5
 80190ce:	d31d      	bcc.n	801910c <_strtol_l.isra.0+0xc4>
 80190d0:	d101      	bne.n	80190d6 <_strtol_l.isra.0+0x8e>
 80190d2:	45a2      	cmp	sl, r4
 80190d4:	db1a      	blt.n	801910c <_strtol_l.isra.0+0xc4>
 80190d6:	fb05 4503 	mla	r5, r5, r3, r4
 80190da:	2601      	movs	r6, #1
 80190dc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80190e0:	e7eb      	b.n	80190ba <_strtol_l.isra.0+0x72>
 80190e2:	2c2b      	cmp	r4, #43	; 0x2b
 80190e4:	bf08      	it	eq
 80190e6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80190ea:	46a8      	mov	r8, r5
 80190ec:	bf08      	it	eq
 80190ee:	f106 0e02 	addeq.w	lr, r6, #2
 80190f2:	e7c7      	b.n	8019084 <_strtol_l.isra.0+0x3c>
 80190f4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80190f8:	2f19      	cmp	r7, #25
 80190fa:	d801      	bhi.n	8019100 <_strtol_l.isra.0+0xb8>
 80190fc:	3c37      	subs	r4, #55	; 0x37
 80190fe:	e7e1      	b.n	80190c4 <_strtol_l.isra.0+0x7c>
 8019100:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8019104:	2f19      	cmp	r7, #25
 8019106:	d804      	bhi.n	8019112 <_strtol_l.isra.0+0xca>
 8019108:	3c57      	subs	r4, #87	; 0x57
 801910a:	e7db      	b.n	80190c4 <_strtol_l.isra.0+0x7c>
 801910c:	f04f 36ff 	mov.w	r6, #4294967295
 8019110:	e7e4      	b.n	80190dc <_strtol_l.isra.0+0x94>
 8019112:	2e00      	cmp	r6, #0
 8019114:	da05      	bge.n	8019122 <_strtol_l.isra.0+0xda>
 8019116:	2322      	movs	r3, #34	; 0x22
 8019118:	6003      	str	r3, [r0, #0]
 801911a:	4665      	mov	r5, ip
 801911c:	b942      	cbnz	r2, 8019130 <_strtol_l.isra.0+0xe8>
 801911e:	4628      	mov	r0, r5
 8019120:	e79d      	b.n	801905e <_strtol_l.isra.0+0x16>
 8019122:	f1b8 0f00 	cmp.w	r8, #0
 8019126:	d000      	beq.n	801912a <_strtol_l.isra.0+0xe2>
 8019128:	426d      	negs	r5, r5
 801912a:	2a00      	cmp	r2, #0
 801912c:	d0f7      	beq.n	801911e <_strtol_l.isra.0+0xd6>
 801912e:	b10e      	cbz	r6, 8019134 <_strtol_l.isra.0+0xec>
 8019130:	f10e 31ff 	add.w	r1, lr, #4294967295
 8019134:	6011      	str	r1, [r2, #0]
 8019136:	e7f2      	b.n	801911e <_strtol_l.isra.0+0xd6>
 8019138:	2430      	movs	r4, #48	; 0x30
 801913a:	2b00      	cmp	r3, #0
 801913c:	d1b3      	bne.n	80190a6 <_strtol_l.isra.0+0x5e>
 801913e:	2308      	movs	r3, #8
 8019140:	e7b1      	b.n	80190a6 <_strtol_l.isra.0+0x5e>
 8019142:	2c30      	cmp	r4, #48	; 0x30
 8019144:	d0a4      	beq.n	8019090 <_strtol_l.isra.0+0x48>
 8019146:	230a      	movs	r3, #10
 8019148:	e7ad      	b.n	80190a6 <_strtol_l.isra.0+0x5e>
 801914a:	bf00      	nop
 801914c:	0801d6e1 	.word	0x0801d6e1

08019150 <_strtol_r>:
 8019150:	f7ff bf7a 	b.w	8019048 <_strtol_l.isra.0>

08019154 <strtol>:
 8019154:	4613      	mov	r3, r2
 8019156:	460a      	mov	r2, r1
 8019158:	4601      	mov	r1, r0
 801915a:	4802      	ldr	r0, [pc, #8]	; (8019164 <strtol+0x10>)
 801915c:	6800      	ldr	r0, [r0, #0]
 801915e:	f7ff bf73 	b.w	8019048 <_strtol_l.isra.0>
 8019162:	bf00      	nop
 8019164:	200000f8 	.word	0x200000f8

08019168 <_strtoul_l.isra.0>:
 8019168:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801916c:	4e3b      	ldr	r6, [pc, #236]	; (801925c <_strtoul_l.isra.0+0xf4>)
 801916e:	4686      	mov	lr, r0
 8019170:	468c      	mov	ip, r1
 8019172:	4660      	mov	r0, ip
 8019174:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8019178:	5da5      	ldrb	r5, [r4, r6]
 801917a:	f015 0508 	ands.w	r5, r5, #8
 801917e:	d1f8      	bne.n	8019172 <_strtoul_l.isra.0+0xa>
 8019180:	2c2d      	cmp	r4, #45	; 0x2d
 8019182:	d134      	bne.n	80191ee <_strtoul_l.isra.0+0x86>
 8019184:	f89c 4000 	ldrb.w	r4, [ip]
 8019188:	f04f 0801 	mov.w	r8, #1
 801918c:	f100 0c02 	add.w	ip, r0, #2
 8019190:	2b00      	cmp	r3, #0
 8019192:	d05e      	beq.n	8019252 <_strtoul_l.isra.0+0xea>
 8019194:	2b10      	cmp	r3, #16
 8019196:	d10c      	bne.n	80191b2 <_strtoul_l.isra.0+0x4a>
 8019198:	2c30      	cmp	r4, #48	; 0x30
 801919a:	d10a      	bne.n	80191b2 <_strtoul_l.isra.0+0x4a>
 801919c:	f89c 0000 	ldrb.w	r0, [ip]
 80191a0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80191a4:	2858      	cmp	r0, #88	; 0x58
 80191a6:	d14f      	bne.n	8019248 <_strtoul_l.isra.0+0xe0>
 80191a8:	f89c 4001 	ldrb.w	r4, [ip, #1]
 80191ac:	2310      	movs	r3, #16
 80191ae:	f10c 0c02 	add.w	ip, ip, #2
 80191b2:	f04f 37ff 	mov.w	r7, #4294967295
 80191b6:	2500      	movs	r5, #0
 80191b8:	fbb7 f7f3 	udiv	r7, r7, r3
 80191bc:	fb03 f907 	mul.w	r9, r3, r7
 80191c0:	ea6f 0909 	mvn.w	r9, r9
 80191c4:	4628      	mov	r0, r5
 80191c6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80191ca:	2e09      	cmp	r6, #9
 80191cc:	d818      	bhi.n	8019200 <_strtoul_l.isra.0+0x98>
 80191ce:	4634      	mov	r4, r6
 80191d0:	42a3      	cmp	r3, r4
 80191d2:	dd24      	ble.n	801921e <_strtoul_l.isra.0+0xb6>
 80191d4:	2d00      	cmp	r5, #0
 80191d6:	db1f      	blt.n	8019218 <_strtoul_l.isra.0+0xb0>
 80191d8:	4287      	cmp	r7, r0
 80191da:	d31d      	bcc.n	8019218 <_strtoul_l.isra.0+0xb0>
 80191dc:	d101      	bne.n	80191e2 <_strtoul_l.isra.0+0x7a>
 80191de:	45a1      	cmp	r9, r4
 80191e0:	db1a      	blt.n	8019218 <_strtoul_l.isra.0+0xb0>
 80191e2:	fb00 4003 	mla	r0, r0, r3, r4
 80191e6:	2501      	movs	r5, #1
 80191e8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80191ec:	e7eb      	b.n	80191c6 <_strtoul_l.isra.0+0x5e>
 80191ee:	2c2b      	cmp	r4, #43	; 0x2b
 80191f0:	bf08      	it	eq
 80191f2:	f89c 4000 	ldrbeq.w	r4, [ip]
 80191f6:	46a8      	mov	r8, r5
 80191f8:	bf08      	it	eq
 80191fa:	f100 0c02 	addeq.w	ip, r0, #2
 80191fe:	e7c7      	b.n	8019190 <_strtoul_l.isra.0+0x28>
 8019200:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8019204:	2e19      	cmp	r6, #25
 8019206:	d801      	bhi.n	801920c <_strtoul_l.isra.0+0xa4>
 8019208:	3c37      	subs	r4, #55	; 0x37
 801920a:	e7e1      	b.n	80191d0 <_strtoul_l.isra.0+0x68>
 801920c:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8019210:	2e19      	cmp	r6, #25
 8019212:	d804      	bhi.n	801921e <_strtoul_l.isra.0+0xb6>
 8019214:	3c57      	subs	r4, #87	; 0x57
 8019216:	e7db      	b.n	80191d0 <_strtoul_l.isra.0+0x68>
 8019218:	f04f 35ff 	mov.w	r5, #4294967295
 801921c:	e7e4      	b.n	80191e8 <_strtoul_l.isra.0+0x80>
 801921e:	2d00      	cmp	r5, #0
 8019220:	da07      	bge.n	8019232 <_strtoul_l.isra.0+0xca>
 8019222:	2322      	movs	r3, #34	; 0x22
 8019224:	f8ce 3000 	str.w	r3, [lr]
 8019228:	f04f 30ff 	mov.w	r0, #4294967295
 801922c:	b942      	cbnz	r2, 8019240 <_strtoul_l.isra.0+0xd8>
 801922e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019232:	f1b8 0f00 	cmp.w	r8, #0
 8019236:	d000      	beq.n	801923a <_strtoul_l.isra.0+0xd2>
 8019238:	4240      	negs	r0, r0
 801923a:	2a00      	cmp	r2, #0
 801923c:	d0f7      	beq.n	801922e <_strtoul_l.isra.0+0xc6>
 801923e:	b10d      	cbz	r5, 8019244 <_strtoul_l.isra.0+0xdc>
 8019240:	f10c 31ff 	add.w	r1, ip, #4294967295
 8019244:	6011      	str	r1, [r2, #0]
 8019246:	e7f2      	b.n	801922e <_strtoul_l.isra.0+0xc6>
 8019248:	2430      	movs	r4, #48	; 0x30
 801924a:	2b00      	cmp	r3, #0
 801924c:	d1b1      	bne.n	80191b2 <_strtoul_l.isra.0+0x4a>
 801924e:	2308      	movs	r3, #8
 8019250:	e7af      	b.n	80191b2 <_strtoul_l.isra.0+0x4a>
 8019252:	2c30      	cmp	r4, #48	; 0x30
 8019254:	d0a2      	beq.n	801919c <_strtoul_l.isra.0+0x34>
 8019256:	230a      	movs	r3, #10
 8019258:	e7ab      	b.n	80191b2 <_strtoul_l.isra.0+0x4a>
 801925a:	bf00      	nop
 801925c:	0801d6e1 	.word	0x0801d6e1

08019260 <_strtoul_r>:
 8019260:	f7ff bf82 	b.w	8019168 <_strtoul_l.isra.0>

08019264 <_vsniprintf_r>:
 8019264:	b530      	push	{r4, r5, lr}
 8019266:	1e14      	subs	r4, r2, #0
 8019268:	4605      	mov	r5, r0
 801926a:	b09b      	sub	sp, #108	; 0x6c
 801926c:	4618      	mov	r0, r3
 801926e:	da05      	bge.n	801927c <_vsniprintf_r+0x18>
 8019270:	238b      	movs	r3, #139	; 0x8b
 8019272:	602b      	str	r3, [r5, #0]
 8019274:	f04f 30ff 	mov.w	r0, #4294967295
 8019278:	b01b      	add	sp, #108	; 0x6c
 801927a:	bd30      	pop	{r4, r5, pc}
 801927c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8019280:	f8ad 300c 	strh.w	r3, [sp, #12]
 8019284:	bf14      	ite	ne
 8019286:	f104 33ff 	addne.w	r3, r4, #4294967295
 801928a:	4623      	moveq	r3, r4
 801928c:	9302      	str	r3, [sp, #8]
 801928e:	9305      	str	r3, [sp, #20]
 8019290:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019294:	9100      	str	r1, [sp, #0]
 8019296:	9104      	str	r1, [sp, #16]
 8019298:	f8ad 300e 	strh.w	r3, [sp, #14]
 801929c:	4602      	mov	r2, r0
 801929e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80192a0:	4669      	mov	r1, sp
 80192a2:	4628      	mov	r0, r5
 80192a4:	f002 f9b8 	bl	801b618 <_svfiprintf_r>
 80192a8:	1c43      	adds	r3, r0, #1
 80192aa:	bfbc      	itt	lt
 80192ac:	238b      	movlt	r3, #139	; 0x8b
 80192ae:	602b      	strlt	r3, [r5, #0]
 80192b0:	2c00      	cmp	r4, #0
 80192b2:	d0e1      	beq.n	8019278 <_vsniprintf_r+0x14>
 80192b4:	9b00      	ldr	r3, [sp, #0]
 80192b6:	2200      	movs	r2, #0
 80192b8:	701a      	strb	r2, [r3, #0]
 80192ba:	e7dd      	b.n	8019278 <_vsniprintf_r+0x14>

080192bc <vsniprintf>:
 80192bc:	b507      	push	{r0, r1, r2, lr}
 80192be:	9300      	str	r3, [sp, #0]
 80192c0:	4613      	mov	r3, r2
 80192c2:	460a      	mov	r2, r1
 80192c4:	4601      	mov	r1, r0
 80192c6:	4803      	ldr	r0, [pc, #12]	; (80192d4 <vsniprintf+0x18>)
 80192c8:	6800      	ldr	r0, [r0, #0]
 80192ca:	f7ff ffcb 	bl	8019264 <_vsniprintf_r>
 80192ce:	b003      	add	sp, #12
 80192d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80192d4:	200000f8 	.word	0x200000f8

080192d8 <__swbuf_r>:
 80192d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80192da:	460e      	mov	r6, r1
 80192dc:	4614      	mov	r4, r2
 80192de:	4605      	mov	r5, r0
 80192e0:	b118      	cbz	r0, 80192ea <__swbuf_r+0x12>
 80192e2:	6983      	ldr	r3, [r0, #24]
 80192e4:	b90b      	cbnz	r3, 80192ea <__swbuf_r+0x12>
 80192e6:	f7fd fe5b 	bl	8016fa0 <__sinit>
 80192ea:	4b21      	ldr	r3, [pc, #132]	; (8019370 <__swbuf_r+0x98>)
 80192ec:	429c      	cmp	r4, r3
 80192ee:	d12b      	bne.n	8019348 <__swbuf_r+0x70>
 80192f0:	686c      	ldr	r4, [r5, #4]
 80192f2:	69a3      	ldr	r3, [r4, #24]
 80192f4:	60a3      	str	r3, [r4, #8]
 80192f6:	89a3      	ldrh	r3, [r4, #12]
 80192f8:	071a      	lsls	r2, r3, #28
 80192fa:	d52f      	bpl.n	801935c <__swbuf_r+0x84>
 80192fc:	6923      	ldr	r3, [r4, #16]
 80192fe:	b36b      	cbz	r3, 801935c <__swbuf_r+0x84>
 8019300:	6923      	ldr	r3, [r4, #16]
 8019302:	6820      	ldr	r0, [r4, #0]
 8019304:	1ac0      	subs	r0, r0, r3
 8019306:	6963      	ldr	r3, [r4, #20]
 8019308:	b2f6      	uxtb	r6, r6
 801930a:	4283      	cmp	r3, r0
 801930c:	4637      	mov	r7, r6
 801930e:	dc04      	bgt.n	801931a <__swbuf_r+0x42>
 8019310:	4621      	mov	r1, r4
 8019312:	4628      	mov	r0, r5
 8019314:	f000 ffde 	bl	801a2d4 <_fflush_r>
 8019318:	bb30      	cbnz	r0, 8019368 <__swbuf_r+0x90>
 801931a:	68a3      	ldr	r3, [r4, #8]
 801931c:	3b01      	subs	r3, #1
 801931e:	60a3      	str	r3, [r4, #8]
 8019320:	6823      	ldr	r3, [r4, #0]
 8019322:	1c5a      	adds	r2, r3, #1
 8019324:	6022      	str	r2, [r4, #0]
 8019326:	701e      	strb	r6, [r3, #0]
 8019328:	6963      	ldr	r3, [r4, #20]
 801932a:	3001      	adds	r0, #1
 801932c:	4283      	cmp	r3, r0
 801932e:	d004      	beq.n	801933a <__swbuf_r+0x62>
 8019330:	89a3      	ldrh	r3, [r4, #12]
 8019332:	07db      	lsls	r3, r3, #31
 8019334:	d506      	bpl.n	8019344 <__swbuf_r+0x6c>
 8019336:	2e0a      	cmp	r6, #10
 8019338:	d104      	bne.n	8019344 <__swbuf_r+0x6c>
 801933a:	4621      	mov	r1, r4
 801933c:	4628      	mov	r0, r5
 801933e:	f000 ffc9 	bl	801a2d4 <_fflush_r>
 8019342:	b988      	cbnz	r0, 8019368 <__swbuf_r+0x90>
 8019344:	4638      	mov	r0, r7
 8019346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019348:	4b0a      	ldr	r3, [pc, #40]	; (8019374 <__swbuf_r+0x9c>)
 801934a:	429c      	cmp	r4, r3
 801934c:	d101      	bne.n	8019352 <__swbuf_r+0x7a>
 801934e:	68ac      	ldr	r4, [r5, #8]
 8019350:	e7cf      	b.n	80192f2 <__swbuf_r+0x1a>
 8019352:	4b09      	ldr	r3, [pc, #36]	; (8019378 <__swbuf_r+0xa0>)
 8019354:	429c      	cmp	r4, r3
 8019356:	bf08      	it	eq
 8019358:	68ec      	ldreq	r4, [r5, #12]
 801935a:	e7ca      	b.n	80192f2 <__swbuf_r+0x1a>
 801935c:	4621      	mov	r1, r4
 801935e:	4628      	mov	r0, r5
 8019360:	f000 f81e 	bl	80193a0 <__swsetup_r>
 8019364:	2800      	cmp	r0, #0
 8019366:	d0cb      	beq.n	8019300 <__swbuf_r+0x28>
 8019368:	f04f 37ff 	mov.w	r7, #4294967295
 801936c:	e7ea      	b.n	8019344 <__swbuf_r+0x6c>
 801936e:	bf00      	nop
 8019370:	0801d804 	.word	0x0801d804
 8019374:	0801d824 	.word	0x0801d824
 8019378:	0801d7e4 	.word	0x0801d7e4

0801937c <_write_r>:
 801937c:	b538      	push	{r3, r4, r5, lr}
 801937e:	4d07      	ldr	r5, [pc, #28]	; (801939c <_write_r+0x20>)
 8019380:	4604      	mov	r4, r0
 8019382:	4608      	mov	r0, r1
 8019384:	4611      	mov	r1, r2
 8019386:	2200      	movs	r2, #0
 8019388:	602a      	str	r2, [r5, #0]
 801938a:	461a      	mov	r2, r3
 801938c:	f002 ffc0 	bl	801c310 <_write>
 8019390:	1c43      	adds	r3, r0, #1
 8019392:	d102      	bne.n	801939a <_write_r+0x1e>
 8019394:	682b      	ldr	r3, [r5, #0]
 8019396:	b103      	cbz	r3, 801939a <_write_r+0x1e>
 8019398:	6023      	str	r3, [r4, #0]
 801939a:	bd38      	pop	{r3, r4, r5, pc}
 801939c:	2000d0c8 	.word	0x2000d0c8

080193a0 <__swsetup_r>:
 80193a0:	4b32      	ldr	r3, [pc, #200]	; (801946c <__swsetup_r+0xcc>)
 80193a2:	b570      	push	{r4, r5, r6, lr}
 80193a4:	681d      	ldr	r5, [r3, #0]
 80193a6:	4606      	mov	r6, r0
 80193a8:	460c      	mov	r4, r1
 80193aa:	b125      	cbz	r5, 80193b6 <__swsetup_r+0x16>
 80193ac:	69ab      	ldr	r3, [r5, #24]
 80193ae:	b913      	cbnz	r3, 80193b6 <__swsetup_r+0x16>
 80193b0:	4628      	mov	r0, r5
 80193b2:	f7fd fdf5 	bl	8016fa0 <__sinit>
 80193b6:	4b2e      	ldr	r3, [pc, #184]	; (8019470 <__swsetup_r+0xd0>)
 80193b8:	429c      	cmp	r4, r3
 80193ba:	d10f      	bne.n	80193dc <__swsetup_r+0x3c>
 80193bc:	686c      	ldr	r4, [r5, #4]
 80193be:	89a3      	ldrh	r3, [r4, #12]
 80193c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80193c4:	0719      	lsls	r1, r3, #28
 80193c6:	d42c      	bmi.n	8019422 <__swsetup_r+0x82>
 80193c8:	06dd      	lsls	r5, r3, #27
 80193ca:	d411      	bmi.n	80193f0 <__swsetup_r+0x50>
 80193cc:	2309      	movs	r3, #9
 80193ce:	6033      	str	r3, [r6, #0]
 80193d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80193d4:	81a3      	strh	r3, [r4, #12]
 80193d6:	f04f 30ff 	mov.w	r0, #4294967295
 80193da:	e03e      	b.n	801945a <__swsetup_r+0xba>
 80193dc:	4b25      	ldr	r3, [pc, #148]	; (8019474 <__swsetup_r+0xd4>)
 80193de:	429c      	cmp	r4, r3
 80193e0:	d101      	bne.n	80193e6 <__swsetup_r+0x46>
 80193e2:	68ac      	ldr	r4, [r5, #8]
 80193e4:	e7eb      	b.n	80193be <__swsetup_r+0x1e>
 80193e6:	4b24      	ldr	r3, [pc, #144]	; (8019478 <__swsetup_r+0xd8>)
 80193e8:	429c      	cmp	r4, r3
 80193ea:	bf08      	it	eq
 80193ec:	68ec      	ldreq	r4, [r5, #12]
 80193ee:	e7e6      	b.n	80193be <__swsetup_r+0x1e>
 80193f0:	0758      	lsls	r0, r3, #29
 80193f2:	d512      	bpl.n	801941a <__swsetup_r+0x7a>
 80193f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80193f6:	b141      	cbz	r1, 801940a <__swsetup_r+0x6a>
 80193f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80193fc:	4299      	cmp	r1, r3
 80193fe:	d002      	beq.n	8019406 <__swsetup_r+0x66>
 8019400:	4630      	mov	r0, r6
 8019402:	f7fd fed3 	bl	80171ac <_free_r>
 8019406:	2300      	movs	r3, #0
 8019408:	6363      	str	r3, [r4, #52]	; 0x34
 801940a:	89a3      	ldrh	r3, [r4, #12]
 801940c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8019410:	81a3      	strh	r3, [r4, #12]
 8019412:	2300      	movs	r3, #0
 8019414:	6063      	str	r3, [r4, #4]
 8019416:	6923      	ldr	r3, [r4, #16]
 8019418:	6023      	str	r3, [r4, #0]
 801941a:	89a3      	ldrh	r3, [r4, #12]
 801941c:	f043 0308 	orr.w	r3, r3, #8
 8019420:	81a3      	strh	r3, [r4, #12]
 8019422:	6923      	ldr	r3, [r4, #16]
 8019424:	b94b      	cbnz	r3, 801943a <__swsetup_r+0x9a>
 8019426:	89a3      	ldrh	r3, [r4, #12]
 8019428:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801942c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8019430:	d003      	beq.n	801943a <__swsetup_r+0x9a>
 8019432:	4621      	mov	r1, r4
 8019434:	4630      	mov	r0, r6
 8019436:	f001 fb45 	bl	801aac4 <__smakebuf_r>
 801943a:	89a0      	ldrh	r0, [r4, #12]
 801943c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019440:	f010 0301 	ands.w	r3, r0, #1
 8019444:	d00a      	beq.n	801945c <__swsetup_r+0xbc>
 8019446:	2300      	movs	r3, #0
 8019448:	60a3      	str	r3, [r4, #8]
 801944a:	6963      	ldr	r3, [r4, #20]
 801944c:	425b      	negs	r3, r3
 801944e:	61a3      	str	r3, [r4, #24]
 8019450:	6923      	ldr	r3, [r4, #16]
 8019452:	b943      	cbnz	r3, 8019466 <__swsetup_r+0xc6>
 8019454:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8019458:	d1ba      	bne.n	80193d0 <__swsetup_r+0x30>
 801945a:	bd70      	pop	{r4, r5, r6, pc}
 801945c:	0781      	lsls	r1, r0, #30
 801945e:	bf58      	it	pl
 8019460:	6963      	ldrpl	r3, [r4, #20]
 8019462:	60a3      	str	r3, [r4, #8]
 8019464:	e7f4      	b.n	8019450 <__swsetup_r+0xb0>
 8019466:	2000      	movs	r0, #0
 8019468:	e7f7      	b.n	801945a <__swsetup_r+0xba>
 801946a:	bf00      	nop
 801946c:	200000f8 	.word	0x200000f8
 8019470:	0801d804 	.word	0x0801d804
 8019474:	0801d824 	.word	0x0801d824
 8019478:	0801d7e4 	.word	0x0801d7e4

0801947c <__assert_func>:
 801947c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801947e:	4614      	mov	r4, r2
 8019480:	461a      	mov	r2, r3
 8019482:	4b09      	ldr	r3, [pc, #36]	; (80194a8 <__assert_func+0x2c>)
 8019484:	681b      	ldr	r3, [r3, #0]
 8019486:	4605      	mov	r5, r0
 8019488:	68d8      	ldr	r0, [r3, #12]
 801948a:	b14c      	cbz	r4, 80194a0 <__assert_func+0x24>
 801948c:	4b07      	ldr	r3, [pc, #28]	; (80194ac <__assert_func+0x30>)
 801948e:	9100      	str	r1, [sp, #0]
 8019490:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019494:	4906      	ldr	r1, [pc, #24]	; (80194b0 <__assert_func+0x34>)
 8019496:	462b      	mov	r3, r5
 8019498:	f000 ff58 	bl	801a34c <fiprintf>
 801949c:	f7fd fd1a 	bl	8016ed4 <abort>
 80194a0:	4b04      	ldr	r3, [pc, #16]	; (80194b4 <__assert_func+0x38>)
 80194a2:	461c      	mov	r4, r3
 80194a4:	e7f3      	b.n	801948e <__assert_func+0x12>
 80194a6:	bf00      	nop
 80194a8:	200000f8 	.word	0x200000f8
 80194ac:	0801d8d0 	.word	0x0801d8d0
 80194b0:	0801d8dd 	.word	0x0801d8dd
 80194b4:	0801d90b 	.word	0x0801d90b

080194b8 <_close_r>:
 80194b8:	b538      	push	{r3, r4, r5, lr}
 80194ba:	4d06      	ldr	r5, [pc, #24]	; (80194d4 <_close_r+0x1c>)
 80194bc:	2300      	movs	r3, #0
 80194be:	4604      	mov	r4, r0
 80194c0:	4608      	mov	r0, r1
 80194c2:	602b      	str	r3, [r5, #0]
 80194c4:	f002 fede 	bl	801c284 <_close>
 80194c8:	1c43      	adds	r3, r0, #1
 80194ca:	d102      	bne.n	80194d2 <_close_r+0x1a>
 80194cc:	682b      	ldr	r3, [r5, #0]
 80194ce:	b103      	cbz	r3, 80194d2 <_close_r+0x1a>
 80194d0:	6023      	str	r3, [r4, #0]
 80194d2:	bd38      	pop	{r3, r4, r5, pc}
 80194d4:	2000d0c8 	.word	0x2000d0c8

080194d8 <quorem>:
 80194d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80194dc:	6903      	ldr	r3, [r0, #16]
 80194de:	690c      	ldr	r4, [r1, #16]
 80194e0:	42a3      	cmp	r3, r4
 80194e2:	4607      	mov	r7, r0
 80194e4:	f2c0 8081 	blt.w	80195ea <quorem+0x112>
 80194e8:	3c01      	subs	r4, #1
 80194ea:	f101 0814 	add.w	r8, r1, #20
 80194ee:	f100 0514 	add.w	r5, r0, #20
 80194f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80194f6:	9301      	str	r3, [sp, #4]
 80194f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80194fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019500:	3301      	adds	r3, #1
 8019502:	429a      	cmp	r2, r3
 8019504:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019508:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801950c:	fbb2 f6f3 	udiv	r6, r2, r3
 8019510:	d331      	bcc.n	8019576 <quorem+0x9e>
 8019512:	f04f 0e00 	mov.w	lr, #0
 8019516:	4640      	mov	r0, r8
 8019518:	46ac      	mov	ip, r5
 801951a:	46f2      	mov	sl, lr
 801951c:	f850 2b04 	ldr.w	r2, [r0], #4
 8019520:	b293      	uxth	r3, r2
 8019522:	fb06 e303 	mla	r3, r6, r3, lr
 8019526:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801952a:	b29b      	uxth	r3, r3
 801952c:	ebaa 0303 	sub.w	r3, sl, r3
 8019530:	0c12      	lsrs	r2, r2, #16
 8019532:	f8dc a000 	ldr.w	sl, [ip]
 8019536:	fb06 e202 	mla	r2, r6, r2, lr
 801953a:	fa13 f38a 	uxtah	r3, r3, sl
 801953e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8019542:	fa1f fa82 	uxth.w	sl, r2
 8019546:	f8dc 2000 	ldr.w	r2, [ip]
 801954a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801954e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8019552:	b29b      	uxth	r3, r3
 8019554:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019558:	4581      	cmp	r9, r0
 801955a:	f84c 3b04 	str.w	r3, [ip], #4
 801955e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8019562:	d2db      	bcs.n	801951c <quorem+0x44>
 8019564:	f855 300b 	ldr.w	r3, [r5, fp]
 8019568:	b92b      	cbnz	r3, 8019576 <quorem+0x9e>
 801956a:	9b01      	ldr	r3, [sp, #4]
 801956c:	3b04      	subs	r3, #4
 801956e:	429d      	cmp	r5, r3
 8019570:	461a      	mov	r2, r3
 8019572:	d32e      	bcc.n	80195d2 <quorem+0xfa>
 8019574:	613c      	str	r4, [r7, #16]
 8019576:	4638      	mov	r0, r7
 8019578:	f001 fdca 	bl	801b110 <__mcmp>
 801957c:	2800      	cmp	r0, #0
 801957e:	db24      	blt.n	80195ca <quorem+0xf2>
 8019580:	3601      	adds	r6, #1
 8019582:	4628      	mov	r0, r5
 8019584:	f04f 0c00 	mov.w	ip, #0
 8019588:	f858 2b04 	ldr.w	r2, [r8], #4
 801958c:	f8d0 e000 	ldr.w	lr, [r0]
 8019590:	b293      	uxth	r3, r2
 8019592:	ebac 0303 	sub.w	r3, ip, r3
 8019596:	0c12      	lsrs	r2, r2, #16
 8019598:	fa13 f38e 	uxtah	r3, r3, lr
 801959c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80195a0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80195a4:	b29b      	uxth	r3, r3
 80195a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80195aa:	45c1      	cmp	r9, r8
 80195ac:	f840 3b04 	str.w	r3, [r0], #4
 80195b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80195b4:	d2e8      	bcs.n	8019588 <quorem+0xb0>
 80195b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80195ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80195be:	b922      	cbnz	r2, 80195ca <quorem+0xf2>
 80195c0:	3b04      	subs	r3, #4
 80195c2:	429d      	cmp	r5, r3
 80195c4:	461a      	mov	r2, r3
 80195c6:	d30a      	bcc.n	80195de <quorem+0x106>
 80195c8:	613c      	str	r4, [r7, #16]
 80195ca:	4630      	mov	r0, r6
 80195cc:	b003      	add	sp, #12
 80195ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80195d2:	6812      	ldr	r2, [r2, #0]
 80195d4:	3b04      	subs	r3, #4
 80195d6:	2a00      	cmp	r2, #0
 80195d8:	d1cc      	bne.n	8019574 <quorem+0x9c>
 80195da:	3c01      	subs	r4, #1
 80195dc:	e7c7      	b.n	801956e <quorem+0x96>
 80195de:	6812      	ldr	r2, [r2, #0]
 80195e0:	3b04      	subs	r3, #4
 80195e2:	2a00      	cmp	r2, #0
 80195e4:	d1f0      	bne.n	80195c8 <quorem+0xf0>
 80195e6:	3c01      	subs	r4, #1
 80195e8:	e7eb      	b.n	80195c2 <quorem+0xea>
 80195ea:	2000      	movs	r0, #0
 80195ec:	e7ee      	b.n	80195cc <quorem+0xf4>
	...

080195f0 <_dtoa_r>:
 80195f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195f4:	ed2d 8b02 	vpush	{d8}
 80195f8:	ec57 6b10 	vmov	r6, r7, d0
 80195fc:	b095      	sub	sp, #84	; 0x54
 80195fe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8019600:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8019604:	9105      	str	r1, [sp, #20]
 8019606:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801960a:	4604      	mov	r4, r0
 801960c:	9209      	str	r2, [sp, #36]	; 0x24
 801960e:	930f      	str	r3, [sp, #60]	; 0x3c
 8019610:	b975      	cbnz	r5, 8019630 <_dtoa_r+0x40>
 8019612:	2010      	movs	r0, #16
 8019614:	f7fd fd8a 	bl	801712c <malloc>
 8019618:	4602      	mov	r2, r0
 801961a:	6260      	str	r0, [r4, #36]	; 0x24
 801961c:	b920      	cbnz	r0, 8019628 <_dtoa_r+0x38>
 801961e:	4bb2      	ldr	r3, [pc, #712]	; (80198e8 <_dtoa_r+0x2f8>)
 8019620:	21ea      	movs	r1, #234	; 0xea
 8019622:	48b2      	ldr	r0, [pc, #712]	; (80198ec <_dtoa_r+0x2fc>)
 8019624:	f7ff ff2a 	bl	801947c <__assert_func>
 8019628:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801962c:	6005      	str	r5, [r0, #0]
 801962e:	60c5      	str	r5, [r0, #12]
 8019630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019632:	6819      	ldr	r1, [r3, #0]
 8019634:	b151      	cbz	r1, 801964c <_dtoa_r+0x5c>
 8019636:	685a      	ldr	r2, [r3, #4]
 8019638:	604a      	str	r2, [r1, #4]
 801963a:	2301      	movs	r3, #1
 801963c:	4093      	lsls	r3, r2
 801963e:	608b      	str	r3, [r1, #8]
 8019640:	4620      	mov	r0, r4
 8019642:	f001 fadd 	bl	801ac00 <_Bfree>
 8019646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8019648:	2200      	movs	r2, #0
 801964a:	601a      	str	r2, [r3, #0]
 801964c:	1e3b      	subs	r3, r7, #0
 801964e:	bfb9      	ittee	lt
 8019650:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8019654:	9303      	strlt	r3, [sp, #12]
 8019656:	2300      	movge	r3, #0
 8019658:	f8c8 3000 	strge.w	r3, [r8]
 801965c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8019660:	4ba3      	ldr	r3, [pc, #652]	; (80198f0 <_dtoa_r+0x300>)
 8019662:	bfbc      	itt	lt
 8019664:	2201      	movlt	r2, #1
 8019666:	f8c8 2000 	strlt.w	r2, [r8]
 801966a:	ea33 0309 	bics.w	r3, r3, r9
 801966e:	d11b      	bne.n	80196a8 <_dtoa_r+0xb8>
 8019670:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8019672:	f242 730f 	movw	r3, #9999	; 0x270f
 8019676:	6013      	str	r3, [r2, #0]
 8019678:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801967c:	4333      	orrs	r3, r6
 801967e:	f000 857a 	beq.w	801a176 <_dtoa_r+0xb86>
 8019682:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019684:	b963      	cbnz	r3, 80196a0 <_dtoa_r+0xb0>
 8019686:	4b9b      	ldr	r3, [pc, #620]	; (80198f4 <_dtoa_r+0x304>)
 8019688:	e024      	b.n	80196d4 <_dtoa_r+0xe4>
 801968a:	4b9b      	ldr	r3, [pc, #620]	; (80198f8 <_dtoa_r+0x308>)
 801968c:	9300      	str	r3, [sp, #0]
 801968e:	3308      	adds	r3, #8
 8019690:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8019692:	6013      	str	r3, [r2, #0]
 8019694:	9800      	ldr	r0, [sp, #0]
 8019696:	b015      	add	sp, #84	; 0x54
 8019698:	ecbd 8b02 	vpop	{d8}
 801969c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196a0:	4b94      	ldr	r3, [pc, #592]	; (80198f4 <_dtoa_r+0x304>)
 80196a2:	9300      	str	r3, [sp, #0]
 80196a4:	3303      	adds	r3, #3
 80196a6:	e7f3      	b.n	8019690 <_dtoa_r+0xa0>
 80196a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80196ac:	2200      	movs	r2, #0
 80196ae:	ec51 0b17 	vmov	r0, r1, d7
 80196b2:	2300      	movs	r3, #0
 80196b4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80196b8:	f7e7 fa26 	bl	8000b08 <__aeabi_dcmpeq>
 80196bc:	4680      	mov	r8, r0
 80196be:	b158      	cbz	r0, 80196d8 <_dtoa_r+0xe8>
 80196c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80196c2:	2301      	movs	r3, #1
 80196c4:	6013      	str	r3, [r2, #0]
 80196c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	f000 8551 	beq.w	801a170 <_dtoa_r+0xb80>
 80196ce:	488b      	ldr	r0, [pc, #556]	; (80198fc <_dtoa_r+0x30c>)
 80196d0:	6018      	str	r0, [r3, #0]
 80196d2:	1e43      	subs	r3, r0, #1
 80196d4:	9300      	str	r3, [sp, #0]
 80196d6:	e7dd      	b.n	8019694 <_dtoa_r+0xa4>
 80196d8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80196dc:	aa12      	add	r2, sp, #72	; 0x48
 80196de:	a913      	add	r1, sp, #76	; 0x4c
 80196e0:	4620      	mov	r0, r4
 80196e2:	f001 fe35 	bl	801b350 <__d2b>
 80196e6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80196ea:	4683      	mov	fp, r0
 80196ec:	2d00      	cmp	r5, #0
 80196ee:	d07c      	beq.n	80197ea <_dtoa_r+0x1fa>
 80196f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80196f2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80196f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80196fa:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80196fe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019702:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019706:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801970a:	4b7d      	ldr	r3, [pc, #500]	; (8019900 <_dtoa_r+0x310>)
 801970c:	2200      	movs	r2, #0
 801970e:	4630      	mov	r0, r6
 8019710:	4639      	mov	r1, r7
 8019712:	f7e6 fdd9 	bl	80002c8 <__aeabi_dsub>
 8019716:	a36e      	add	r3, pc, #440	; (adr r3, 80198d0 <_dtoa_r+0x2e0>)
 8019718:	e9d3 2300 	ldrd	r2, r3, [r3]
 801971c:	f7e6 ff8c 	bl	8000638 <__aeabi_dmul>
 8019720:	a36d      	add	r3, pc, #436	; (adr r3, 80198d8 <_dtoa_r+0x2e8>)
 8019722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019726:	f7e6 fdd1 	bl	80002cc <__adddf3>
 801972a:	4606      	mov	r6, r0
 801972c:	4628      	mov	r0, r5
 801972e:	460f      	mov	r7, r1
 8019730:	f7e6 ff18 	bl	8000564 <__aeabi_i2d>
 8019734:	a36a      	add	r3, pc, #424	; (adr r3, 80198e0 <_dtoa_r+0x2f0>)
 8019736:	e9d3 2300 	ldrd	r2, r3, [r3]
 801973a:	f7e6 ff7d 	bl	8000638 <__aeabi_dmul>
 801973e:	4602      	mov	r2, r0
 8019740:	460b      	mov	r3, r1
 8019742:	4630      	mov	r0, r6
 8019744:	4639      	mov	r1, r7
 8019746:	f7e6 fdc1 	bl	80002cc <__adddf3>
 801974a:	4606      	mov	r6, r0
 801974c:	460f      	mov	r7, r1
 801974e:	f7e7 fa23 	bl	8000b98 <__aeabi_d2iz>
 8019752:	2200      	movs	r2, #0
 8019754:	4682      	mov	sl, r0
 8019756:	2300      	movs	r3, #0
 8019758:	4630      	mov	r0, r6
 801975a:	4639      	mov	r1, r7
 801975c:	f7e7 f9de 	bl	8000b1c <__aeabi_dcmplt>
 8019760:	b148      	cbz	r0, 8019776 <_dtoa_r+0x186>
 8019762:	4650      	mov	r0, sl
 8019764:	f7e6 fefe 	bl	8000564 <__aeabi_i2d>
 8019768:	4632      	mov	r2, r6
 801976a:	463b      	mov	r3, r7
 801976c:	f7e7 f9cc 	bl	8000b08 <__aeabi_dcmpeq>
 8019770:	b908      	cbnz	r0, 8019776 <_dtoa_r+0x186>
 8019772:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019776:	f1ba 0f16 	cmp.w	sl, #22
 801977a:	d854      	bhi.n	8019826 <_dtoa_r+0x236>
 801977c:	4b61      	ldr	r3, [pc, #388]	; (8019904 <_dtoa_r+0x314>)
 801977e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019786:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801978a:	f7e7 f9c7 	bl	8000b1c <__aeabi_dcmplt>
 801978e:	2800      	cmp	r0, #0
 8019790:	d04b      	beq.n	801982a <_dtoa_r+0x23a>
 8019792:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019796:	2300      	movs	r3, #0
 8019798:	930e      	str	r3, [sp, #56]	; 0x38
 801979a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801979c:	1b5d      	subs	r5, r3, r5
 801979e:	1e6b      	subs	r3, r5, #1
 80197a0:	9304      	str	r3, [sp, #16]
 80197a2:	bf43      	ittte	mi
 80197a4:	2300      	movmi	r3, #0
 80197a6:	f1c5 0801 	rsbmi	r8, r5, #1
 80197aa:	9304      	strmi	r3, [sp, #16]
 80197ac:	f04f 0800 	movpl.w	r8, #0
 80197b0:	f1ba 0f00 	cmp.w	sl, #0
 80197b4:	db3b      	blt.n	801982e <_dtoa_r+0x23e>
 80197b6:	9b04      	ldr	r3, [sp, #16]
 80197b8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80197bc:	4453      	add	r3, sl
 80197be:	9304      	str	r3, [sp, #16]
 80197c0:	2300      	movs	r3, #0
 80197c2:	9306      	str	r3, [sp, #24]
 80197c4:	9b05      	ldr	r3, [sp, #20]
 80197c6:	2b09      	cmp	r3, #9
 80197c8:	d869      	bhi.n	801989e <_dtoa_r+0x2ae>
 80197ca:	2b05      	cmp	r3, #5
 80197cc:	bfc4      	itt	gt
 80197ce:	3b04      	subgt	r3, #4
 80197d0:	9305      	strgt	r3, [sp, #20]
 80197d2:	9b05      	ldr	r3, [sp, #20]
 80197d4:	f1a3 0302 	sub.w	r3, r3, #2
 80197d8:	bfcc      	ite	gt
 80197da:	2500      	movgt	r5, #0
 80197dc:	2501      	movle	r5, #1
 80197de:	2b03      	cmp	r3, #3
 80197e0:	d869      	bhi.n	80198b6 <_dtoa_r+0x2c6>
 80197e2:	e8df f003 	tbb	[pc, r3]
 80197e6:	4e2c      	.short	0x4e2c
 80197e8:	5a4c      	.short	0x5a4c
 80197ea:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80197ee:	441d      	add	r5, r3
 80197f0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80197f4:	2b20      	cmp	r3, #32
 80197f6:	bfc1      	itttt	gt
 80197f8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80197fc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019800:	fa09 f303 	lslgt.w	r3, r9, r3
 8019804:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019808:	bfda      	itte	le
 801980a:	f1c3 0320 	rsble	r3, r3, #32
 801980e:	fa06 f003 	lslle.w	r0, r6, r3
 8019812:	4318      	orrgt	r0, r3
 8019814:	f7e6 fe96 	bl	8000544 <__aeabi_ui2d>
 8019818:	2301      	movs	r3, #1
 801981a:	4606      	mov	r6, r0
 801981c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019820:	3d01      	subs	r5, #1
 8019822:	9310      	str	r3, [sp, #64]	; 0x40
 8019824:	e771      	b.n	801970a <_dtoa_r+0x11a>
 8019826:	2301      	movs	r3, #1
 8019828:	e7b6      	b.n	8019798 <_dtoa_r+0x1a8>
 801982a:	900e      	str	r0, [sp, #56]	; 0x38
 801982c:	e7b5      	b.n	801979a <_dtoa_r+0x1aa>
 801982e:	f1ca 0300 	rsb	r3, sl, #0
 8019832:	9306      	str	r3, [sp, #24]
 8019834:	2300      	movs	r3, #0
 8019836:	eba8 080a 	sub.w	r8, r8, sl
 801983a:	930d      	str	r3, [sp, #52]	; 0x34
 801983c:	e7c2      	b.n	80197c4 <_dtoa_r+0x1d4>
 801983e:	2300      	movs	r3, #0
 8019840:	9308      	str	r3, [sp, #32]
 8019842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019844:	2b00      	cmp	r3, #0
 8019846:	dc39      	bgt.n	80198bc <_dtoa_r+0x2cc>
 8019848:	f04f 0901 	mov.w	r9, #1
 801984c:	f8cd 9004 	str.w	r9, [sp, #4]
 8019850:	464b      	mov	r3, r9
 8019852:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8019856:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8019858:	2200      	movs	r2, #0
 801985a:	6042      	str	r2, [r0, #4]
 801985c:	2204      	movs	r2, #4
 801985e:	f102 0614 	add.w	r6, r2, #20
 8019862:	429e      	cmp	r6, r3
 8019864:	6841      	ldr	r1, [r0, #4]
 8019866:	d92f      	bls.n	80198c8 <_dtoa_r+0x2d8>
 8019868:	4620      	mov	r0, r4
 801986a:	f001 f989 	bl	801ab80 <_Balloc>
 801986e:	9000      	str	r0, [sp, #0]
 8019870:	2800      	cmp	r0, #0
 8019872:	d14b      	bne.n	801990c <_dtoa_r+0x31c>
 8019874:	4b24      	ldr	r3, [pc, #144]	; (8019908 <_dtoa_r+0x318>)
 8019876:	4602      	mov	r2, r0
 8019878:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801987c:	e6d1      	b.n	8019622 <_dtoa_r+0x32>
 801987e:	2301      	movs	r3, #1
 8019880:	e7de      	b.n	8019840 <_dtoa_r+0x250>
 8019882:	2300      	movs	r3, #0
 8019884:	9308      	str	r3, [sp, #32]
 8019886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019888:	eb0a 0903 	add.w	r9, sl, r3
 801988c:	f109 0301 	add.w	r3, r9, #1
 8019890:	2b01      	cmp	r3, #1
 8019892:	9301      	str	r3, [sp, #4]
 8019894:	bfb8      	it	lt
 8019896:	2301      	movlt	r3, #1
 8019898:	e7dd      	b.n	8019856 <_dtoa_r+0x266>
 801989a:	2301      	movs	r3, #1
 801989c:	e7f2      	b.n	8019884 <_dtoa_r+0x294>
 801989e:	2501      	movs	r5, #1
 80198a0:	2300      	movs	r3, #0
 80198a2:	9305      	str	r3, [sp, #20]
 80198a4:	9508      	str	r5, [sp, #32]
 80198a6:	f04f 39ff 	mov.w	r9, #4294967295
 80198aa:	2200      	movs	r2, #0
 80198ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80198b0:	2312      	movs	r3, #18
 80198b2:	9209      	str	r2, [sp, #36]	; 0x24
 80198b4:	e7cf      	b.n	8019856 <_dtoa_r+0x266>
 80198b6:	2301      	movs	r3, #1
 80198b8:	9308      	str	r3, [sp, #32]
 80198ba:	e7f4      	b.n	80198a6 <_dtoa_r+0x2b6>
 80198bc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80198c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80198c4:	464b      	mov	r3, r9
 80198c6:	e7c6      	b.n	8019856 <_dtoa_r+0x266>
 80198c8:	3101      	adds	r1, #1
 80198ca:	6041      	str	r1, [r0, #4]
 80198cc:	0052      	lsls	r2, r2, #1
 80198ce:	e7c6      	b.n	801985e <_dtoa_r+0x26e>
 80198d0:	636f4361 	.word	0x636f4361
 80198d4:	3fd287a7 	.word	0x3fd287a7
 80198d8:	8b60c8b3 	.word	0x8b60c8b3
 80198dc:	3fc68a28 	.word	0x3fc68a28
 80198e0:	509f79fb 	.word	0x509f79fb
 80198e4:	3fd34413 	.word	0x3fd34413
 80198e8:	0801d919 	.word	0x0801d919
 80198ec:	0801d930 	.word	0x0801d930
 80198f0:	7ff00000 	.word	0x7ff00000
 80198f4:	0801d915 	.word	0x0801d915
 80198f8:	0801d90c 	.word	0x0801d90c
 80198fc:	0801db92 	.word	0x0801db92
 8019900:	3ff80000 	.word	0x3ff80000
 8019904:	0801daa8 	.word	0x0801daa8
 8019908:	0801d98f 	.word	0x0801d98f
 801990c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801990e:	9a00      	ldr	r2, [sp, #0]
 8019910:	601a      	str	r2, [r3, #0]
 8019912:	9b01      	ldr	r3, [sp, #4]
 8019914:	2b0e      	cmp	r3, #14
 8019916:	f200 80ad 	bhi.w	8019a74 <_dtoa_r+0x484>
 801991a:	2d00      	cmp	r5, #0
 801991c:	f000 80aa 	beq.w	8019a74 <_dtoa_r+0x484>
 8019920:	f1ba 0f00 	cmp.w	sl, #0
 8019924:	dd36      	ble.n	8019994 <_dtoa_r+0x3a4>
 8019926:	4ac3      	ldr	r2, [pc, #780]	; (8019c34 <_dtoa_r+0x644>)
 8019928:	f00a 030f 	and.w	r3, sl, #15
 801992c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019930:	ed93 7b00 	vldr	d7, [r3]
 8019934:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8019938:	ea4f 172a 	mov.w	r7, sl, asr #4
 801993c:	eeb0 8a47 	vmov.f32	s16, s14
 8019940:	eef0 8a67 	vmov.f32	s17, s15
 8019944:	d016      	beq.n	8019974 <_dtoa_r+0x384>
 8019946:	4bbc      	ldr	r3, [pc, #752]	; (8019c38 <_dtoa_r+0x648>)
 8019948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801994c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019950:	f7e6 ff9c 	bl	800088c <__aeabi_ddiv>
 8019954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019958:	f007 070f 	and.w	r7, r7, #15
 801995c:	2503      	movs	r5, #3
 801995e:	4eb6      	ldr	r6, [pc, #728]	; (8019c38 <_dtoa_r+0x648>)
 8019960:	b957      	cbnz	r7, 8019978 <_dtoa_r+0x388>
 8019962:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8019966:	ec53 2b18 	vmov	r2, r3, d8
 801996a:	f7e6 ff8f 	bl	800088c <__aeabi_ddiv>
 801996e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019972:	e029      	b.n	80199c8 <_dtoa_r+0x3d8>
 8019974:	2502      	movs	r5, #2
 8019976:	e7f2      	b.n	801995e <_dtoa_r+0x36e>
 8019978:	07f9      	lsls	r1, r7, #31
 801997a:	d508      	bpl.n	801998e <_dtoa_r+0x39e>
 801997c:	ec51 0b18 	vmov	r0, r1, d8
 8019980:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019984:	f7e6 fe58 	bl	8000638 <__aeabi_dmul>
 8019988:	ec41 0b18 	vmov	d8, r0, r1
 801998c:	3501      	adds	r5, #1
 801998e:	107f      	asrs	r7, r7, #1
 8019990:	3608      	adds	r6, #8
 8019992:	e7e5      	b.n	8019960 <_dtoa_r+0x370>
 8019994:	f000 80a6 	beq.w	8019ae4 <_dtoa_r+0x4f4>
 8019998:	f1ca 0600 	rsb	r6, sl, #0
 801999c:	4ba5      	ldr	r3, [pc, #660]	; (8019c34 <_dtoa_r+0x644>)
 801999e:	4fa6      	ldr	r7, [pc, #664]	; (8019c38 <_dtoa_r+0x648>)
 80199a0:	f006 020f 	and.w	r2, r6, #15
 80199a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80199a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80199b0:	f7e6 fe42 	bl	8000638 <__aeabi_dmul>
 80199b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80199b8:	1136      	asrs	r6, r6, #4
 80199ba:	2300      	movs	r3, #0
 80199bc:	2502      	movs	r5, #2
 80199be:	2e00      	cmp	r6, #0
 80199c0:	f040 8085 	bne.w	8019ace <_dtoa_r+0x4de>
 80199c4:	2b00      	cmp	r3, #0
 80199c6:	d1d2      	bne.n	801996e <_dtoa_r+0x37e>
 80199c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80199ca:	2b00      	cmp	r3, #0
 80199cc:	f000 808c 	beq.w	8019ae8 <_dtoa_r+0x4f8>
 80199d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80199d4:	4b99      	ldr	r3, [pc, #612]	; (8019c3c <_dtoa_r+0x64c>)
 80199d6:	2200      	movs	r2, #0
 80199d8:	4630      	mov	r0, r6
 80199da:	4639      	mov	r1, r7
 80199dc:	f7e7 f89e 	bl	8000b1c <__aeabi_dcmplt>
 80199e0:	2800      	cmp	r0, #0
 80199e2:	f000 8081 	beq.w	8019ae8 <_dtoa_r+0x4f8>
 80199e6:	9b01      	ldr	r3, [sp, #4]
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	d07d      	beq.n	8019ae8 <_dtoa_r+0x4f8>
 80199ec:	f1b9 0f00 	cmp.w	r9, #0
 80199f0:	dd3c      	ble.n	8019a6c <_dtoa_r+0x47c>
 80199f2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80199f6:	9307      	str	r3, [sp, #28]
 80199f8:	2200      	movs	r2, #0
 80199fa:	4b91      	ldr	r3, [pc, #580]	; (8019c40 <_dtoa_r+0x650>)
 80199fc:	4630      	mov	r0, r6
 80199fe:	4639      	mov	r1, r7
 8019a00:	f7e6 fe1a 	bl	8000638 <__aeabi_dmul>
 8019a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019a08:	3501      	adds	r5, #1
 8019a0a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8019a0e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019a12:	4628      	mov	r0, r5
 8019a14:	f7e6 fda6 	bl	8000564 <__aeabi_i2d>
 8019a18:	4632      	mov	r2, r6
 8019a1a:	463b      	mov	r3, r7
 8019a1c:	f7e6 fe0c 	bl	8000638 <__aeabi_dmul>
 8019a20:	4b88      	ldr	r3, [pc, #544]	; (8019c44 <_dtoa_r+0x654>)
 8019a22:	2200      	movs	r2, #0
 8019a24:	f7e6 fc52 	bl	80002cc <__adddf3>
 8019a28:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8019a2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019a30:	9303      	str	r3, [sp, #12]
 8019a32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019a34:	2b00      	cmp	r3, #0
 8019a36:	d15c      	bne.n	8019af2 <_dtoa_r+0x502>
 8019a38:	4b83      	ldr	r3, [pc, #524]	; (8019c48 <_dtoa_r+0x658>)
 8019a3a:	2200      	movs	r2, #0
 8019a3c:	4630      	mov	r0, r6
 8019a3e:	4639      	mov	r1, r7
 8019a40:	f7e6 fc42 	bl	80002c8 <__aeabi_dsub>
 8019a44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019a48:	4606      	mov	r6, r0
 8019a4a:	460f      	mov	r7, r1
 8019a4c:	f7e7 f884 	bl	8000b58 <__aeabi_dcmpgt>
 8019a50:	2800      	cmp	r0, #0
 8019a52:	f040 8296 	bne.w	8019f82 <_dtoa_r+0x992>
 8019a56:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8019a5a:	4630      	mov	r0, r6
 8019a5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8019a60:	4639      	mov	r1, r7
 8019a62:	f7e7 f85b 	bl	8000b1c <__aeabi_dcmplt>
 8019a66:	2800      	cmp	r0, #0
 8019a68:	f040 8288 	bne.w	8019f7c <_dtoa_r+0x98c>
 8019a6c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8019a70:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019a74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019a76:	2b00      	cmp	r3, #0
 8019a78:	f2c0 8158 	blt.w	8019d2c <_dtoa_r+0x73c>
 8019a7c:	f1ba 0f0e 	cmp.w	sl, #14
 8019a80:	f300 8154 	bgt.w	8019d2c <_dtoa_r+0x73c>
 8019a84:	4b6b      	ldr	r3, [pc, #428]	; (8019c34 <_dtoa_r+0x644>)
 8019a86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8019a8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019a8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019a90:	2b00      	cmp	r3, #0
 8019a92:	f280 80e3 	bge.w	8019c5c <_dtoa_r+0x66c>
 8019a96:	9b01      	ldr	r3, [sp, #4]
 8019a98:	2b00      	cmp	r3, #0
 8019a9a:	f300 80df 	bgt.w	8019c5c <_dtoa_r+0x66c>
 8019a9e:	f040 826d 	bne.w	8019f7c <_dtoa_r+0x98c>
 8019aa2:	4b69      	ldr	r3, [pc, #420]	; (8019c48 <_dtoa_r+0x658>)
 8019aa4:	2200      	movs	r2, #0
 8019aa6:	4640      	mov	r0, r8
 8019aa8:	4649      	mov	r1, r9
 8019aaa:	f7e6 fdc5 	bl	8000638 <__aeabi_dmul>
 8019aae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019ab2:	f7e7 f847 	bl	8000b44 <__aeabi_dcmpge>
 8019ab6:	9e01      	ldr	r6, [sp, #4]
 8019ab8:	4637      	mov	r7, r6
 8019aba:	2800      	cmp	r0, #0
 8019abc:	f040 8243 	bne.w	8019f46 <_dtoa_r+0x956>
 8019ac0:	9d00      	ldr	r5, [sp, #0]
 8019ac2:	2331      	movs	r3, #49	; 0x31
 8019ac4:	f805 3b01 	strb.w	r3, [r5], #1
 8019ac8:	f10a 0a01 	add.w	sl, sl, #1
 8019acc:	e23f      	b.n	8019f4e <_dtoa_r+0x95e>
 8019ace:	07f2      	lsls	r2, r6, #31
 8019ad0:	d505      	bpl.n	8019ade <_dtoa_r+0x4ee>
 8019ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019ad6:	f7e6 fdaf 	bl	8000638 <__aeabi_dmul>
 8019ada:	3501      	adds	r5, #1
 8019adc:	2301      	movs	r3, #1
 8019ade:	1076      	asrs	r6, r6, #1
 8019ae0:	3708      	adds	r7, #8
 8019ae2:	e76c      	b.n	80199be <_dtoa_r+0x3ce>
 8019ae4:	2502      	movs	r5, #2
 8019ae6:	e76f      	b.n	80199c8 <_dtoa_r+0x3d8>
 8019ae8:	9b01      	ldr	r3, [sp, #4]
 8019aea:	f8cd a01c 	str.w	sl, [sp, #28]
 8019aee:	930c      	str	r3, [sp, #48]	; 0x30
 8019af0:	e78d      	b.n	8019a0e <_dtoa_r+0x41e>
 8019af2:	9900      	ldr	r1, [sp, #0]
 8019af4:	980c      	ldr	r0, [sp, #48]	; 0x30
 8019af6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019af8:	4b4e      	ldr	r3, [pc, #312]	; (8019c34 <_dtoa_r+0x644>)
 8019afa:	ed9d 7b02 	vldr	d7, [sp, #8]
 8019afe:	4401      	add	r1, r0
 8019b00:	9102      	str	r1, [sp, #8]
 8019b02:	9908      	ldr	r1, [sp, #32]
 8019b04:	eeb0 8a47 	vmov.f32	s16, s14
 8019b08:	eef0 8a67 	vmov.f32	s17, s15
 8019b0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019b10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019b14:	2900      	cmp	r1, #0
 8019b16:	d045      	beq.n	8019ba4 <_dtoa_r+0x5b4>
 8019b18:	494c      	ldr	r1, [pc, #304]	; (8019c4c <_dtoa_r+0x65c>)
 8019b1a:	2000      	movs	r0, #0
 8019b1c:	f7e6 feb6 	bl	800088c <__aeabi_ddiv>
 8019b20:	ec53 2b18 	vmov	r2, r3, d8
 8019b24:	f7e6 fbd0 	bl	80002c8 <__aeabi_dsub>
 8019b28:	9d00      	ldr	r5, [sp, #0]
 8019b2a:	ec41 0b18 	vmov	d8, r0, r1
 8019b2e:	4639      	mov	r1, r7
 8019b30:	4630      	mov	r0, r6
 8019b32:	f7e7 f831 	bl	8000b98 <__aeabi_d2iz>
 8019b36:	900c      	str	r0, [sp, #48]	; 0x30
 8019b38:	f7e6 fd14 	bl	8000564 <__aeabi_i2d>
 8019b3c:	4602      	mov	r2, r0
 8019b3e:	460b      	mov	r3, r1
 8019b40:	4630      	mov	r0, r6
 8019b42:	4639      	mov	r1, r7
 8019b44:	f7e6 fbc0 	bl	80002c8 <__aeabi_dsub>
 8019b48:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019b4a:	3330      	adds	r3, #48	; 0x30
 8019b4c:	f805 3b01 	strb.w	r3, [r5], #1
 8019b50:	ec53 2b18 	vmov	r2, r3, d8
 8019b54:	4606      	mov	r6, r0
 8019b56:	460f      	mov	r7, r1
 8019b58:	f7e6 ffe0 	bl	8000b1c <__aeabi_dcmplt>
 8019b5c:	2800      	cmp	r0, #0
 8019b5e:	d165      	bne.n	8019c2c <_dtoa_r+0x63c>
 8019b60:	4632      	mov	r2, r6
 8019b62:	463b      	mov	r3, r7
 8019b64:	4935      	ldr	r1, [pc, #212]	; (8019c3c <_dtoa_r+0x64c>)
 8019b66:	2000      	movs	r0, #0
 8019b68:	f7e6 fbae 	bl	80002c8 <__aeabi_dsub>
 8019b6c:	ec53 2b18 	vmov	r2, r3, d8
 8019b70:	f7e6 ffd4 	bl	8000b1c <__aeabi_dcmplt>
 8019b74:	2800      	cmp	r0, #0
 8019b76:	f040 80b9 	bne.w	8019cec <_dtoa_r+0x6fc>
 8019b7a:	9b02      	ldr	r3, [sp, #8]
 8019b7c:	429d      	cmp	r5, r3
 8019b7e:	f43f af75 	beq.w	8019a6c <_dtoa_r+0x47c>
 8019b82:	4b2f      	ldr	r3, [pc, #188]	; (8019c40 <_dtoa_r+0x650>)
 8019b84:	ec51 0b18 	vmov	r0, r1, d8
 8019b88:	2200      	movs	r2, #0
 8019b8a:	f7e6 fd55 	bl	8000638 <__aeabi_dmul>
 8019b8e:	4b2c      	ldr	r3, [pc, #176]	; (8019c40 <_dtoa_r+0x650>)
 8019b90:	ec41 0b18 	vmov	d8, r0, r1
 8019b94:	2200      	movs	r2, #0
 8019b96:	4630      	mov	r0, r6
 8019b98:	4639      	mov	r1, r7
 8019b9a:	f7e6 fd4d 	bl	8000638 <__aeabi_dmul>
 8019b9e:	4606      	mov	r6, r0
 8019ba0:	460f      	mov	r7, r1
 8019ba2:	e7c4      	b.n	8019b2e <_dtoa_r+0x53e>
 8019ba4:	ec51 0b17 	vmov	r0, r1, d7
 8019ba8:	f7e6 fd46 	bl	8000638 <__aeabi_dmul>
 8019bac:	9b02      	ldr	r3, [sp, #8]
 8019bae:	9d00      	ldr	r5, [sp, #0]
 8019bb0:	930c      	str	r3, [sp, #48]	; 0x30
 8019bb2:	ec41 0b18 	vmov	d8, r0, r1
 8019bb6:	4639      	mov	r1, r7
 8019bb8:	4630      	mov	r0, r6
 8019bba:	f7e6 ffed 	bl	8000b98 <__aeabi_d2iz>
 8019bbe:	9011      	str	r0, [sp, #68]	; 0x44
 8019bc0:	f7e6 fcd0 	bl	8000564 <__aeabi_i2d>
 8019bc4:	4602      	mov	r2, r0
 8019bc6:	460b      	mov	r3, r1
 8019bc8:	4630      	mov	r0, r6
 8019bca:	4639      	mov	r1, r7
 8019bcc:	f7e6 fb7c 	bl	80002c8 <__aeabi_dsub>
 8019bd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019bd2:	3330      	adds	r3, #48	; 0x30
 8019bd4:	f805 3b01 	strb.w	r3, [r5], #1
 8019bd8:	9b02      	ldr	r3, [sp, #8]
 8019bda:	429d      	cmp	r5, r3
 8019bdc:	4606      	mov	r6, r0
 8019bde:	460f      	mov	r7, r1
 8019be0:	f04f 0200 	mov.w	r2, #0
 8019be4:	d134      	bne.n	8019c50 <_dtoa_r+0x660>
 8019be6:	4b19      	ldr	r3, [pc, #100]	; (8019c4c <_dtoa_r+0x65c>)
 8019be8:	ec51 0b18 	vmov	r0, r1, d8
 8019bec:	f7e6 fb6e 	bl	80002cc <__adddf3>
 8019bf0:	4602      	mov	r2, r0
 8019bf2:	460b      	mov	r3, r1
 8019bf4:	4630      	mov	r0, r6
 8019bf6:	4639      	mov	r1, r7
 8019bf8:	f7e6 ffae 	bl	8000b58 <__aeabi_dcmpgt>
 8019bfc:	2800      	cmp	r0, #0
 8019bfe:	d175      	bne.n	8019cec <_dtoa_r+0x6fc>
 8019c00:	ec53 2b18 	vmov	r2, r3, d8
 8019c04:	4911      	ldr	r1, [pc, #68]	; (8019c4c <_dtoa_r+0x65c>)
 8019c06:	2000      	movs	r0, #0
 8019c08:	f7e6 fb5e 	bl	80002c8 <__aeabi_dsub>
 8019c0c:	4602      	mov	r2, r0
 8019c0e:	460b      	mov	r3, r1
 8019c10:	4630      	mov	r0, r6
 8019c12:	4639      	mov	r1, r7
 8019c14:	f7e6 ff82 	bl	8000b1c <__aeabi_dcmplt>
 8019c18:	2800      	cmp	r0, #0
 8019c1a:	f43f af27 	beq.w	8019a6c <_dtoa_r+0x47c>
 8019c1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8019c20:	1e6b      	subs	r3, r5, #1
 8019c22:	930c      	str	r3, [sp, #48]	; 0x30
 8019c24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019c28:	2b30      	cmp	r3, #48	; 0x30
 8019c2a:	d0f8      	beq.n	8019c1e <_dtoa_r+0x62e>
 8019c2c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019c30:	e04a      	b.n	8019cc8 <_dtoa_r+0x6d8>
 8019c32:	bf00      	nop
 8019c34:	0801daa8 	.word	0x0801daa8
 8019c38:	0801da80 	.word	0x0801da80
 8019c3c:	3ff00000 	.word	0x3ff00000
 8019c40:	40240000 	.word	0x40240000
 8019c44:	401c0000 	.word	0x401c0000
 8019c48:	40140000 	.word	0x40140000
 8019c4c:	3fe00000 	.word	0x3fe00000
 8019c50:	4baf      	ldr	r3, [pc, #700]	; (8019f10 <_dtoa_r+0x920>)
 8019c52:	f7e6 fcf1 	bl	8000638 <__aeabi_dmul>
 8019c56:	4606      	mov	r6, r0
 8019c58:	460f      	mov	r7, r1
 8019c5a:	e7ac      	b.n	8019bb6 <_dtoa_r+0x5c6>
 8019c5c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8019c60:	9d00      	ldr	r5, [sp, #0]
 8019c62:	4642      	mov	r2, r8
 8019c64:	464b      	mov	r3, r9
 8019c66:	4630      	mov	r0, r6
 8019c68:	4639      	mov	r1, r7
 8019c6a:	f7e6 fe0f 	bl	800088c <__aeabi_ddiv>
 8019c6e:	f7e6 ff93 	bl	8000b98 <__aeabi_d2iz>
 8019c72:	9002      	str	r0, [sp, #8]
 8019c74:	f7e6 fc76 	bl	8000564 <__aeabi_i2d>
 8019c78:	4642      	mov	r2, r8
 8019c7a:	464b      	mov	r3, r9
 8019c7c:	f7e6 fcdc 	bl	8000638 <__aeabi_dmul>
 8019c80:	4602      	mov	r2, r0
 8019c82:	460b      	mov	r3, r1
 8019c84:	4630      	mov	r0, r6
 8019c86:	4639      	mov	r1, r7
 8019c88:	f7e6 fb1e 	bl	80002c8 <__aeabi_dsub>
 8019c8c:	9e02      	ldr	r6, [sp, #8]
 8019c8e:	9f01      	ldr	r7, [sp, #4]
 8019c90:	3630      	adds	r6, #48	; 0x30
 8019c92:	f805 6b01 	strb.w	r6, [r5], #1
 8019c96:	9e00      	ldr	r6, [sp, #0]
 8019c98:	1bae      	subs	r6, r5, r6
 8019c9a:	42b7      	cmp	r7, r6
 8019c9c:	4602      	mov	r2, r0
 8019c9e:	460b      	mov	r3, r1
 8019ca0:	d137      	bne.n	8019d12 <_dtoa_r+0x722>
 8019ca2:	f7e6 fb13 	bl	80002cc <__adddf3>
 8019ca6:	4642      	mov	r2, r8
 8019ca8:	464b      	mov	r3, r9
 8019caa:	4606      	mov	r6, r0
 8019cac:	460f      	mov	r7, r1
 8019cae:	f7e6 ff53 	bl	8000b58 <__aeabi_dcmpgt>
 8019cb2:	b9c8      	cbnz	r0, 8019ce8 <_dtoa_r+0x6f8>
 8019cb4:	4642      	mov	r2, r8
 8019cb6:	464b      	mov	r3, r9
 8019cb8:	4630      	mov	r0, r6
 8019cba:	4639      	mov	r1, r7
 8019cbc:	f7e6 ff24 	bl	8000b08 <__aeabi_dcmpeq>
 8019cc0:	b110      	cbz	r0, 8019cc8 <_dtoa_r+0x6d8>
 8019cc2:	9b02      	ldr	r3, [sp, #8]
 8019cc4:	07d9      	lsls	r1, r3, #31
 8019cc6:	d40f      	bmi.n	8019ce8 <_dtoa_r+0x6f8>
 8019cc8:	4620      	mov	r0, r4
 8019cca:	4659      	mov	r1, fp
 8019ccc:	f000 ff98 	bl	801ac00 <_Bfree>
 8019cd0:	2300      	movs	r3, #0
 8019cd2:	702b      	strb	r3, [r5, #0]
 8019cd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019cd6:	f10a 0001 	add.w	r0, sl, #1
 8019cda:	6018      	str	r0, [r3, #0]
 8019cdc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019cde:	2b00      	cmp	r3, #0
 8019ce0:	f43f acd8 	beq.w	8019694 <_dtoa_r+0xa4>
 8019ce4:	601d      	str	r5, [r3, #0]
 8019ce6:	e4d5      	b.n	8019694 <_dtoa_r+0xa4>
 8019ce8:	f8cd a01c 	str.w	sl, [sp, #28]
 8019cec:	462b      	mov	r3, r5
 8019cee:	461d      	mov	r5, r3
 8019cf0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019cf4:	2a39      	cmp	r2, #57	; 0x39
 8019cf6:	d108      	bne.n	8019d0a <_dtoa_r+0x71a>
 8019cf8:	9a00      	ldr	r2, [sp, #0]
 8019cfa:	429a      	cmp	r2, r3
 8019cfc:	d1f7      	bne.n	8019cee <_dtoa_r+0x6fe>
 8019cfe:	9a07      	ldr	r2, [sp, #28]
 8019d00:	9900      	ldr	r1, [sp, #0]
 8019d02:	3201      	adds	r2, #1
 8019d04:	9207      	str	r2, [sp, #28]
 8019d06:	2230      	movs	r2, #48	; 0x30
 8019d08:	700a      	strb	r2, [r1, #0]
 8019d0a:	781a      	ldrb	r2, [r3, #0]
 8019d0c:	3201      	adds	r2, #1
 8019d0e:	701a      	strb	r2, [r3, #0]
 8019d10:	e78c      	b.n	8019c2c <_dtoa_r+0x63c>
 8019d12:	4b7f      	ldr	r3, [pc, #508]	; (8019f10 <_dtoa_r+0x920>)
 8019d14:	2200      	movs	r2, #0
 8019d16:	f7e6 fc8f 	bl	8000638 <__aeabi_dmul>
 8019d1a:	2200      	movs	r2, #0
 8019d1c:	2300      	movs	r3, #0
 8019d1e:	4606      	mov	r6, r0
 8019d20:	460f      	mov	r7, r1
 8019d22:	f7e6 fef1 	bl	8000b08 <__aeabi_dcmpeq>
 8019d26:	2800      	cmp	r0, #0
 8019d28:	d09b      	beq.n	8019c62 <_dtoa_r+0x672>
 8019d2a:	e7cd      	b.n	8019cc8 <_dtoa_r+0x6d8>
 8019d2c:	9a08      	ldr	r2, [sp, #32]
 8019d2e:	2a00      	cmp	r2, #0
 8019d30:	f000 80c4 	beq.w	8019ebc <_dtoa_r+0x8cc>
 8019d34:	9a05      	ldr	r2, [sp, #20]
 8019d36:	2a01      	cmp	r2, #1
 8019d38:	f300 80a8 	bgt.w	8019e8c <_dtoa_r+0x89c>
 8019d3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8019d3e:	2a00      	cmp	r2, #0
 8019d40:	f000 80a0 	beq.w	8019e84 <_dtoa_r+0x894>
 8019d44:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8019d48:	9e06      	ldr	r6, [sp, #24]
 8019d4a:	4645      	mov	r5, r8
 8019d4c:	9a04      	ldr	r2, [sp, #16]
 8019d4e:	2101      	movs	r1, #1
 8019d50:	441a      	add	r2, r3
 8019d52:	4620      	mov	r0, r4
 8019d54:	4498      	add	r8, r3
 8019d56:	9204      	str	r2, [sp, #16]
 8019d58:	f001 f858 	bl	801ae0c <__i2b>
 8019d5c:	4607      	mov	r7, r0
 8019d5e:	2d00      	cmp	r5, #0
 8019d60:	dd0b      	ble.n	8019d7a <_dtoa_r+0x78a>
 8019d62:	9b04      	ldr	r3, [sp, #16]
 8019d64:	2b00      	cmp	r3, #0
 8019d66:	dd08      	ble.n	8019d7a <_dtoa_r+0x78a>
 8019d68:	42ab      	cmp	r3, r5
 8019d6a:	9a04      	ldr	r2, [sp, #16]
 8019d6c:	bfa8      	it	ge
 8019d6e:	462b      	movge	r3, r5
 8019d70:	eba8 0803 	sub.w	r8, r8, r3
 8019d74:	1aed      	subs	r5, r5, r3
 8019d76:	1ad3      	subs	r3, r2, r3
 8019d78:	9304      	str	r3, [sp, #16]
 8019d7a:	9b06      	ldr	r3, [sp, #24]
 8019d7c:	b1fb      	cbz	r3, 8019dbe <_dtoa_r+0x7ce>
 8019d7e:	9b08      	ldr	r3, [sp, #32]
 8019d80:	2b00      	cmp	r3, #0
 8019d82:	f000 809f 	beq.w	8019ec4 <_dtoa_r+0x8d4>
 8019d86:	2e00      	cmp	r6, #0
 8019d88:	dd11      	ble.n	8019dae <_dtoa_r+0x7be>
 8019d8a:	4639      	mov	r1, r7
 8019d8c:	4632      	mov	r2, r6
 8019d8e:	4620      	mov	r0, r4
 8019d90:	f001 f8f8 	bl	801af84 <__pow5mult>
 8019d94:	465a      	mov	r2, fp
 8019d96:	4601      	mov	r1, r0
 8019d98:	4607      	mov	r7, r0
 8019d9a:	4620      	mov	r0, r4
 8019d9c:	f001 f84c 	bl	801ae38 <__multiply>
 8019da0:	4659      	mov	r1, fp
 8019da2:	9007      	str	r0, [sp, #28]
 8019da4:	4620      	mov	r0, r4
 8019da6:	f000 ff2b 	bl	801ac00 <_Bfree>
 8019daa:	9b07      	ldr	r3, [sp, #28]
 8019dac:	469b      	mov	fp, r3
 8019dae:	9b06      	ldr	r3, [sp, #24]
 8019db0:	1b9a      	subs	r2, r3, r6
 8019db2:	d004      	beq.n	8019dbe <_dtoa_r+0x7ce>
 8019db4:	4659      	mov	r1, fp
 8019db6:	4620      	mov	r0, r4
 8019db8:	f001 f8e4 	bl	801af84 <__pow5mult>
 8019dbc:	4683      	mov	fp, r0
 8019dbe:	2101      	movs	r1, #1
 8019dc0:	4620      	mov	r0, r4
 8019dc2:	f001 f823 	bl	801ae0c <__i2b>
 8019dc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	4606      	mov	r6, r0
 8019dcc:	dd7c      	ble.n	8019ec8 <_dtoa_r+0x8d8>
 8019dce:	461a      	mov	r2, r3
 8019dd0:	4601      	mov	r1, r0
 8019dd2:	4620      	mov	r0, r4
 8019dd4:	f001 f8d6 	bl	801af84 <__pow5mult>
 8019dd8:	9b05      	ldr	r3, [sp, #20]
 8019dda:	2b01      	cmp	r3, #1
 8019ddc:	4606      	mov	r6, r0
 8019dde:	dd76      	ble.n	8019ece <_dtoa_r+0x8de>
 8019de0:	2300      	movs	r3, #0
 8019de2:	9306      	str	r3, [sp, #24]
 8019de4:	6933      	ldr	r3, [r6, #16]
 8019de6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8019dea:	6918      	ldr	r0, [r3, #16]
 8019dec:	f000 ffbe 	bl	801ad6c <__hi0bits>
 8019df0:	f1c0 0020 	rsb	r0, r0, #32
 8019df4:	9b04      	ldr	r3, [sp, #16]
 8019df6:	4418      	add	r0, r3
 8019df8:	f010 001f 	ands.w	r0, r0, #31
 8019dfc:	f000 8086 	beq.w	8019f0c <_dtoa_r+0x91c>
 8019e00:	f1c0 0320 	rsb	r3, r0, #32
 8019e04:	2b04      	cmp	r3, #4
 8019e06:	dd7f      	ble.n	8019f08 <_dtoa_r+0x918>
 8019e08:	f1c0 001c 	rsb	r0, r0, #28
 8019e0c:	9b04      	ldr	r3, [sp, #16]
 8019e0e:	4403      	add	r3, r0
 8019e10:	4480      	add	r8, r0
 8019e12:	4405      	add	r5, r0
 8019e14:	9304      	str	r3, [sp, #16]
 8019e16:	f1b8 0f00 	cmp.w	r8, #0
 8019e1a:	dd05      	ble.n	8019e28 <_dtoa_r+0x838>
 8019e1c:	4659      	mov	r1, fp
 8019e1e:	4642      	mov	r2, r8
 8019e20:	4620      	mov	r0, r4
 8019e22:	f001 f909 	bl	801b038 <__lshift>
 8019e26:	4683      	mov	fp, r0
 8019e28:	9b04      	ldr	r3, [sp, #16]
 8019e2a:	2b00      	cmp	r3, #0
 8019e2c:	dd05      	ble.n	8019e3a <_dtoa_r+0x84a>
 8019e2e:	4631      	mov	r1, r6
 8019e30:	461a      	mov	r2, r3
 8019e32:	4620      	mov	r0, r4
 8019e34:	f001 f900 	bl	801b038 <__lshift>
 8019e38:	4606      	mov	r6, r0
 8019e3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019e3c:	2b00      	cmp	r3, #0
 8019e3e:	d069      	beq.n	8019f14 <_dtoa_r+0x924>
 8019e40:	4631      	mov	r1, r6
 8019e42:	4658      	mov	r0, fp
 8019e44:	f001 f964 	bl	801b110 <__mcmp>
 8019e48:	2800      	cmp	r0, #0
 8019e4a:	da63      	bge.n	8019f14 <_dtoa_r+0x924>
 8019e4c:	2300      	movs	r3, #0
 8019e4e:	4659      	mov	r1, fp
 8019e50:	220a      	movs	r2, #10
 8019e52:	4620      	mov	r0, r4
 8019e54:	f000 fef6 	bl	801ac44 <__multadd>
 8019e58:	9b08      	ldr	r3, [sp, #32]
 8019e5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019e5e:	4683      	mov	fp, r0
 8019e60:	2b00      	cmp	r3, #0
 8019e62:	f000 818f 	beq.w	801a184 <_dtoa_r+0xb94>
 8019e66:	4639      	mov	r1, r7
 8019e68:	2300      	movs	r3, #0
 8019e6a:	220a      	movs	r2, #10
 8019e6c:	4620      	mov	r0, r4
 8019e6e:	f000 fee9 	bl	801ac44 <__multadd>
 8019e72:	f1b9 0f00 	cmp.w	r9, #0
 8019e76:	4607      	mov	r7, r0
 8019e78:	f300 808e 	bgt.w	8019f98 <_dtoa_r+0x9a8>
 8019e7c:	9b05      	ldr	r3, [sp, #20]
 8019e7e:	2b02      	cmp	r3, #2
 8019e80:	dc50      	bgt.n	8019f24 <_dtoa_r+0x934>
 8019e82:	e089      	b.n	8019f98 <_dtoa_r+0x9a8>
 8019e84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8019e86:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8019e8a:	e75d      	b.n	8019d48 <_dtoa_r+0x758>
 8019e8c:	9b01      	ldr	r3, [sp, #4]
 8019e8e:	1e5e      	subs	r6, r3, #1
 8019e90:	9b06      	ldr	r3, [sp, #24]
 8019e92:	42b3      	cmp	r3, r6
 8019e94:	bfbf      	itttt	lt
 8019e96:	9b06      	ldrlt	r3, [sp, #24]
 8019e98:	9606      	strlt	r6, [sp, #24]
 8019e9a:	1af2      	sublt	r2, r6, r3
 8019e9c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8019e9e:	bfb6      	itet	lt
 8019ea0:	189b      	addlt	r3, r3, r2
 8019ea2:	1b9e      	subge	r6, r3, r6
 8019ea4:	930d      	strlt	r3, [sp, #52]	; 0x34
 8019ea6:	9b01      	ldr	r3, [sp, #4]
 8019ea8:	bfb8      	it	lt
 8019eaa:	2600      	movlt	r6, #0
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	bfb5      	itete	lt
 8019eb0:	eba8 0503 	sublt.w	r5, r8, r3
 8019eb4:	9b01      	ldrge	r3, [sp, #4]
 8019eb6:	2300      	movlt	r3, #0
 8019eb8:	4645      	movge	r5, r8
 8019eba:	e747      	b.n	8019d4c <_dtoa_r+0x75c>
 8019ebc:	9e06      	ldr	r6, [sp, #24]
 8019ebe:	9f08      	ldr	r7, [sp, #32]
 8019ec0:	4645      	mov	r5, r8
 8019ec2:	e74c      	b.n	8019d5e <_dtoa_r+0x76e>
 8019ec4:	9a06      	ldr	r2, [sp, #24]
 8019ec6:	e775      	b.n	8019db4 <_dtoa_r+0x7c4>
 8019ec8:	9b05      	ldr	r3, [sp, #20]
 8019eca:	2b01      	cmp	r3, #1
 8019ecc:	dc18      	bgt.n	8019f00 <_dtoa_r+0x910>
 8019ece:	9b02      	ldr	r3, [sp, #8]
 8019ed0:	b9b3      	cbnz	r3, 8019f00 <_dtoa_r+0x910>
 8019ed2:	9b03      	ldr	r3, [sp, #12]
 8019ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019ed8:	b9a3      	cbnz	r3, 8019f04 <_dtoa_r+0x914>
 8019eda:	9b03      	ldr	r3, [sp, #12]
 8019edc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8019ee0:	0d1b      	lsrs	r3, r3, #20
 8019ee2:	051b      	lsls	r3, r3, #20
 8019ee4:	b12b      	cbz	r3, 8019ef2 <_dtoa_r+0x902>
 8019ee6:	9b04      	ldr	r3, [sp, #16]
 8019ee8:	3301      	adds	r3, #1
 8019eea:	9304      	str	r3, [sp, #16]
 8019eec:	f108 0801 	add.w	r8, r8, #1
 8019ef0:	2301      	movs	r3, #1
 8019ef2:	9306      	str	r3, [sp, #24]
 8019ef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019ef6:	2b00      	cmp	r3, #0
 8019ef8:	f47f af74 	bne.w	8019de4 <_dtoa_r+0x7f4>
 8019efc:	2001      	movs	r0, #1
 8019efe:	e779      	b.n	8019df4 <_dtoa_r+0x804>
 8019f00:	2300      	movs	r3, #0
 8019f02:	e7f6      	b.n	8019ef2 <_dtoa_r+0x902>
 8019f04:	9b02      	ldr	r3, [sp, #8]
 8019f06:	e7f4      	b.n	8019ef2 <_dtoa_r+0x902>
 8019f08:	d085      	beq.n	8019e16 <_dtoa_r+0x826>
 8019f0a:	4618      	mov	r0, r3
 8019f0c:	301c      	adds	r0, #28
 8019f0e:	e77d      	b.n	8019e0c <_dtoa_r+0x81c>
 8019f10:	40240000 	.word	0x40240000
 8019f14:	9b01      	ldr	r3, [sp, #4]
 8019f16:	2b00      	cmp	r3, #0
 8019f18:	dc38      	bgt.n	8019f8c <_dtoa_r+0x99c>
 8019f1a:	9b05      	ldr	r3, [sp, #20]
 8019f1c:	2b02      	cmp	r3, #2
 8019f1e:	dd35      	ble.n	8019f8c <_dtoa_r+0x99c>
 8019f20:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8019f24:	f1b9 0f00 	cmp.w	r9, #0
 8019f28:	d10d      	bne.n	8019f46 <_dtoa_r+0x956>
 8019f2a:	4631      	mov	r1, r6
 8019f2c:	464b      	mov	r3, r9
 8019f2e:	2205      	movs	r2, #5
 8019f30:	4620      	mov	r0, r4
 8019f32:	f000 fe87 	bl	801ac44 <__multadd>
 8019f36:	4601      	mov	r1, r0
 8019f38:	4606      	mov	r6, r0
 8019f3a:	4658      	mov	r0, fp
 8019f3c:	f001 f8e8 	bl	801b110 <__mcmp>
 8019f40:	2800      	cmp	r0, #0
 8019f42:	f73f adbd 	bgt.w	8019ac0 <_dtoa_r+0x4d0>
 8019f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019f48:	9d00      	ldr	r5, [sp, #0]
 8019f4a:	ea6f 0a03 	mvn.w	sl, r3
 8019f4e:	f04f 0800 	mov.w	r8, #0
 8019f52:	4631      	mov	r1, r6
 8019f54:	4620      	mov	r0, r4
 8019f56:	f000 fe53 	bl	801ac00 <_Bfree>
 8019f5a:	2f00      	cmp	r7, #0
 8019f5c:	f43f aeb4 	beq.w	8019cc8 <_dtoa_r+0x6d8>
 8019f60:	f1b8 0f00 	cmp.w	r8, #0
 8019f64:	d005      	beq.n	8019f72 <_dtoa_r+0x982>
 8019f66:	45b8      	cmp	r8, r7
 8019f68:	d003      	beq.n	8019f72 <_dtoa_r+0x982>
 8019f6a:	4641      	mov	r1, r8
 8019f6c:	4620      	mov	r0, r4
 8019f6e:	f000 fe47 	bl	801ac00 <_Bfree>
 8019f72:	4639      	mov	r1, r7
 8019f74:	4620      	mov	r0, r4
 8019f76:	f000 fe43 	bl	801ac00 <_Bfree>
 8019f7a:	e6a5      	b.n	8019cc8 <_dtoa_r+0x6d8>
 8019f7c:	2600      	movs	r6, #0
 8019f7e:	4637      	mov	r7, r6
 8019f80:	e7e1      	b.n	8019f46 <_dtoa_r+0x956>
 8019f82:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8019f84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8019f88:	4637      	mov	r7, r6
 8019f8a:	e599      	b.n	8019ac0 <_dtoa_r+0x4d0>
 8019f8c:	9b08      	ldr	r3, [sp, #32]
 8019f8e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8019f92:	2b00      	cmp	r3, #0
 8019f94:	f000 80fd 	beq.w	801a192 <_dtoa_r+0xba2>
 8019f98:	2d00      	cmp	r5, #0
 8019f9a:	dd05      	ble.n	8019fa8 <_dtoa_r+0x9b8>
 8019f9c:	4639      	mov	r1, r7
 8019f9e:	462a      	mov	r2, r5
 8019fa0:	4620      	mov	r0, r4
 8019fa2:	f001 f849 	bl	801b038 <__lshift>
 8019fa6:	4607      	mov	r7, r0
 8019fa8:	9b06      	ldr	r3, [sp, #24]
 8019faa:	2b00      	cmp	r3, #0
 8019fac:	d05c      	beq.n	801a068 <_dtoa_r+0xa78>
 8019fae:	6879      	ldr	r1, [r7, #4]
 8019fb0:	4620      	mov	r0, r4
 8019fb2:	f000 fde5 	bl	801ab80 <_Balloc>
 8019fb6:	4605      	mov	r5, r0
 8019fb8:	b928      	cbnz	r0, 8019fc6 <_dtoa_r+0x9d6>
 8019fba:	4b80      	ldr	r3, [pc, #512]	; (801a1bc <_dtoa_r+0xbcc>)
 8019fbc:	4602      	mov	r2, r0
 8019fbe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8019fc2:	f7ff bb2e 	b.w	8019622 <_dtoa_r+0x32>
 8019fc6:	693a      	ldr	r2, [r7, #16]
 8019fc8:	3202      	adds	r2, #2
 8019fca:	0092      	lsls	r2, r2, #2
 8019fcc:	f107 010c 	add.w	r1, r7, #12
 8019fd0:	300c      	adds	r0, #12
 8019fd2:	f7fd f8bb 	bl	801714c <memcpy>
 8019fd6:	2201      	movs	r2, #1
 8019fd8:	4629      	mov	r1, r5
 8019fda:	4620      	mov	r0, r4
 8019fdc:	f001 f82c 	bl	801b038 <__lshift>
 8019fe0:	9b00      	ldr	r3, [sp, #0]
 8019fe2:	3301      	adds	r3, #1
 8019fe4:	9301      	str	r3, [sp, #4]
 8019fe6:	9b00      	ldr	r3, [sp, #0]
 8019fe8:	444b      	add	r3, r9
 8019fea:	9307      	str	r3, [sp, #28]
 8019fec:	9b02      	ldr	r3, [sp, #8]
 8019fee:	f003 0301 	and.w	r3, r3, #1
 8019ff2:	46b8      	mov	r8, r7
 8019ff4:	9306      	str	r3, [sp, #24]
 8019ff6:	4607      	mov	r7, r0
 8019ff8:	9b01      	ldr	r3, [sp, #4]
 8019ffa:	4631      	mov	r1, r6
 8019ffc:	3b01      	subs	r3, #1
 8019ffe:	4658      	mov	r0, fp
 801a000:	9302      	str	r3, [sp, #8]
 801a002:	f7ff fa69 	bl	80194d8 <quorem>
 801a006:	4603      	mov	r3, r0
 801a008:	3330      	adds	r3, #48	; 0x30
 801a00a:	9004      	str	r0, [sp, #16]
 801a00c:	4641      	mov	r1, r8
 801a00e:	4658      	mov	r0, fp
 801a010:	9308      	str	r3, [sp, #32]
 801a012:	f001 f87d 	bl	801b110 <__mcmp>
 801a016:	463a      	mov	r2, r7
 801a018:	4681      	mov	r9, r0
 801a01a:	4631      	mov	r1, r6
 801a01c:	4620      	mov	r0, r4
 801a01e:	f001 f893 	bl	801b148 <__mdiff>
 801a022:	68c2      	ldr	r2, [r0, #12]
 801a024:	9b08      	ldr	r3, [sp, #32]
 801a026:	4605      	mov	r5, r0
 801a028:	bb02      	cbnz	r2, 801a06c <_dtoa_r+0xa7c>
 801a02a:	4601      	mov	r1, r0
 801a02c:	4658      	mov	r0, fp
 801a02e:	f001 f86f 	bl	801b110 <__mcmp>
 801a032:	9b08      	ldr	r3, [sp, #32]
 801a034:	4602      	mov	r2, r0
 801a036:	4629      	mov	r1, r5
 801a038:	4620      	mov	r0, r4
 801a03a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801a03e:	f000 fddf 	bl	801ac00 <_Bfree>
 801a042:	9b05      	ldr	r3, [sp, #20]
 801a044:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a046:	9d01      	ldr	r5, [sp, #4]
 801a048:	ea43 0102 	orr.w	r1, r3, r2
 801a04c:	9b06      	ldr	r3, [sp, #24]
 801a04e:	430b      	orrs	r3, r1
 801a050:	9b08      	ldr	r3, [sp, #32]
 801a052:	d10d      	bne.n	801a070 <_dtoa_r+0xa80>
 801a054:	2b39      	cmp	r3, #57	; 0x39
 801a056:	d029      	beq.n	801a0ac <_dtoa_r+0xabc>
 801a058:	f1b9 0f00 	cmp.w	r9, #0
 801a05c:	dd01      	ble.n	801a062 <_dtoa_r+0xa72>
 801a05e:	9b04      	ldr	r3, [sp, #16]
 801a060:	3331      	adds	r3, #49	; 0x31
 801a062:	9a02      	ldr	r2, [sp, #8]
 801a064:	7013      	strb	r3, [r2, #0]
 801a066:	e774      	b.n	8019f52 <_dtoa_r+0x962>
 801a068:	4638      	mov	r0, r7
 801a06a:	e7b9      	b.n	8019fe0 <_dtoa_r+0x9f0>
 801a06c:	2201      	movs	r2, #1
 801a06e:	e7e2      	b.n	801a036 <_dtoa_r+0xa46>
 801a070:	f1b9 0f00 	cmp.w	r9, #0
 801a074:	db06      	blt.n	801a084 <_dtoa_r+0xa94>
 801a076:	9905      	ldr	r1, [sp, #20]
 801a078:	ea41 0909 	orr.w	r9, r1, r9
 801a07c:	9906      	ldr	r1, [sp, #24]
 801a07e:	ea59 0101 	orrs.w	r1, r9, r1
 801a082:	d120      	bne.n	801a0c6 <_dtoa_r+0xad6>
 801a084:	2a00      	cmp	r2, #0
 801a086:	ddec      	ble.n	801a062 <_dtoa_r+0xa72>
 801a088:	4659      	mov	r1, fp
 801a08a:	2201      	movs	r2, #1
 801a08c:	4620      	mov	r0, r4
 801a08e:	9301      	str	r3, [sp, #4]
 801a090:	f000 ffd2 	bl	801b038 <__lshift>
 801a094:	4631      	mov	r1, r6
 801a096:	4683      	mov	fp, r0
 801a098:	f001 f83a 	bl	801b110 <__mcmp>
 801a09c:	2800      	cmp	r0, #0
 801a09e:	9b01      	ldr	r3, [sp, #4]
 801a0a0:	dc02      	bgt.n	801a0a8 <_dtoa_r+0xab8>
 801a0a2:	d1de      	bne.n	801a062 <_dtoa_r+0xa72>
 801a0a4:	07da      	lsls	r2, r3, #31
 801a0a6:	d5dc      	bpl.n	801a062 <_dtoa_r+0xa72>
 801a0a8:	2b39      	cmp	r3, #57	; 0x39
 801a0aa:	d1d8      	bne.n	801a05e <_dtoa_r+0xa6e>
 801a0ac:	9a02      	ldr	r2, [sp, #8]
 801a0ae:	2339      	movs	r3, #57	; 0x39
 801a0b0:	7013      	strb	r3, [r2, #0]
 801a0b2:	462b      	mov	r3, r5
 801a0b4:	461d      	mov	r5, r3
 801a0b6:	3b01      	subs	r3, #1
 801a0b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a0bc:	2a39      	cmp	r2, #57	; 0x39
 801a0be:	d050      	beq.n	801a162 <_dtoa_r+0xb72>
 801a0c0:	3201      	adds	r2, #1
 801a0c2:	701a      	strb	r2, [r3, #0]
 801a0c4:	e745      	b.n	8019f52 <_dtoa_r+0x962>
 801a0c6:	2a00      	cmp	r2, #0
 801a0c8:	dd03      	ble.n	801a0d2 <_dtoa_r+0xae2>
 801a0ca:	2b39      	cmp	r3, #57	; 0x39
 801a0cc:	d0ee      	beq.n	801a0ac <_dtoa_r+0xabc>
 801a0ce:	3301      	adds	r3, #1
 801a0d0:	e7c7      	b.n	801a062 <_dtoa_r+0xa72>
 801a0d2:	9a01      	ldr	r2, [sp, #4]
 801a0d4:	9907      	ldr	r1, [sp, #28]
 801a0d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a0da:	428a      	cmp	r2, r1
 801a0dc:	d02a      	beq.n	801a134 <_dtoa_r+0xb44>
 801a0de:	4659      	mov	r1, fp
 801a0e0:	2300      	movs	r3, #0
 801a0e2:	220a      	movs	r2, #10
 801a0e4:	4620      	mov	r0, r4
 801a0e6:	f000 fdad 	bl	801ac44 <__multadd>
 801a0ea:	45b8      	cmp	r8, r7
 801a0ec:	4683      	mov	fp, r0
 801a0ee:	f04f 0300 	mov.w	r3, #0
 801a0f2:	f04f 020a 	mov.w	r2, #10
 801a0f6:	4641      	mov	r1, r8
 801a0f8:	4620      	mov	r0, r4
 801a0fa:	d107      	bne.n	801a10c <_dtoa_r+0xb1c>
 801a0fc:	f000 fda2 	bl	801ac44 <__multadd>
 801a100:	4680      	mov	r8, r0
 801a102:	4607      	mov	r7, r0
 801a104:	9b01      	ldr	r3, [sp, #4]
 801a106:	3301      	adds	r3, #1
 801a108:	9301      	str	r3, [sp, #4]
 801a10a:	e775      	b.n	8019ff8 <_dtoa_r+0xa08>
 801a10c:	f000 fd9a 	bl	801ac44 <__multadd>
 801a110:	4639      	mov	r1, r7
 801a112:	4680      	mov	r8, r0
 801a114:	2300      	movs	r3, #0
 801a116:	220a      	movs	r2, #10
 801a118:	4620      	mov	r0, r4
 801a11a:	f000 fd93 	bl	801ac44 <__multadd>
 801a11e:	4607      	mov	r7, r0
 801a120:	e7f0      	b.n	801a104 <_dtoa_r+0xb14>
 801a122:	f1b9 0f00 	cmp.w	r9, #0
 801a126:	9a00      	ldr	r2, [sp, #0]
 801a128:	bfcc      	ite	gt
 801a12a:	464d      	movgt	r5, r9
 801a12c:	2501      	movle	r5, #1
 801a12e:	4415      	add	r5, r2
 801a130:	f04f 0800 	mov.w	r8, #0
 801a134:	4659      	mov	r1, fp
 801a136:	2201      	movs	r2, #1
 801a138:	4620      	mov	r0, r4
 801a13a:	9301      	str	r3, [sp, #4]
 801a13c:	f000 ff7c 	bl	801b038 <__lshift>
 801a140:	4631      	mov	r1, r6
 801a142:	4683      	mov	fp, r0
 801a144:	f000 ffe4 	bl	801b110 <__mcmp>
 801a148:	2800      	cmp	r0, #0
 801a14a:	dcb2      	bgt.n	801a0b2 <_dtoa_r+0xac2>
 801a14c:	d102      	bne.n	801a154 <_dtoa_r+0xb64>
 801a14e:	9b01      	ldr	r3, [sp, #4]
 801a150:	07db      	lsls	r3, r3, #31
 801a152:	d4ae      	bmi.n	801a0b2 <_dtoa_r+0xac2>
 801a154:	462b      	mov	r3, r5
 801a156:	461d      	mov	r5, r3
 801a158:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a15c:	2a30      	cmp	r2, #48	; 0x30
 801a15e:	d0fa      	beq.n	801a156 <_dtoa_r+0xb66>
 801a160:	e6f7      	b.n	8019f52 <_dtoa_r+0x962>
 801a162:	9a00      	ldr	r2, [sp, #0]
 801a164:	429a      	cmp	r2, r3
 801a166:	d1a5      	bne.n	801a0b4 <_dtoa_r+0xac4>
 801a168:	f10a 0a01 	add.w	sl, sl, #1
 801a16c:	2331      	movs	r3, #49	; 0x31
 801a16e:	e779      	b.n	801a064 <_dtoa_r+0xa74>
 801a170:	4b13      	ldr	r3, [pc, #76]	; (801a1c0 <_dtoa_r+0xbd0>)
 801a172:	f7ff baaf 	b.w	80196d4 <_dtoa_r+0xe4>
 801a176:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a178:	2b00      	cmp	r3, #0
 801a17a:	f47f aa86 	bne.w	801968a <_dtoa_r+0x9a>
 801a17e:	4b11      	ldr	r3, [pc, #68]	; (801a1c4 <_dtoa_r+0xbd4>)
 801a180:	f7ff baa8 	b.w	80196d4 <_dtoa_r+0xe4>
 801a184:	f1b9 0f00 	cmp.w	r9, #0
 801a188:	dc03      	bgt.n	801a192 <_dtoa_r+0xba2>
 801a18a:	9b05      	ldr	r3, [sp, #20]
 801a18c:	2b02      	cmp	r3, #2
 801a18e:	f73f aec9 	bgt.w	8019f24 <_dtoa_r+0x934>
 801a192:	9d00      	ldr	r5, [sp, #0]
 801a194:	4631      	mov	r1, r6
 801a196:	4658      	mov	r0, fp
 801a198:	f7ff f99e 	bl	80194d8 <quorem>
 801a19c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801a1a0:	f805 3b01 	strb.w	r3, [r5], #1
 801a1a4:	9a00      	ldr	r2, [sp, #0]
 801a1a6:	1aaa      	subs	r2, r5, r2
 801a1a8:	4591      	cmp	r9, r2
 801a1aa:	ddba      	ble.n	801a122 <_dtoa_r+0xb32>
 801a1ac:	4659      	mov	r1, fp
 801a1ae:	2300      	movs	r3, #0
 801a1b0:	220a      	movs	r2, #10
 801a1b2:	4620      	mov	r0, r4
 801a1b4:	f000 fd46 	bl	801ac44 <__multadd>
 801a1b8:	4683      	mov	fp, r0
 801a1ba:	e7eb      	b.n	801a194 <_dtoa_r+0xba4>
 801a1bc:	0801d98f 	.word	0x0801d98f
 801a1c0:	0801db91 	.word	0x0801db91
 801a1c4:	0801d90c 	.word	0x0801d90c

0801a1c8 <__sflush_r>:
 801a1c8:	898a      	ldrh	r2, [r1, #12]
 801a1ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a1ce:	4605      	mov	r5, r0
 801a1d0:	0710      	lsls	r0, r2, #28
 801a1d2:	460c      	mov	r4, r1
 801a1d4:	d458      	bmi.n	801a288 <__sflush_r+0xc0>
 801a1d6:	684b      	ldr	r3, [r1, #4]
 801a1d8:	2b00      	cmp	r3, #0
 801a1da:	dc05      	bgt.n	801a1e8 <__sflush_r+0x20>
 801a1dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801a1de:	2b00      	cmp	r3, #0
 801a1e0:	dc02      	bgt.n	801a1e8 <__sflush_r+0x20>
 801a1e2:	2000      	movs	r0, #0
 801a1e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a1e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a1ea:	2e00      	cmp	r6, #0
 801a1ec:	d0f9      	beq.n	801a1e2 <__sflush_r+0x1a>
 801a1ee:	2300      	movs	r3, #0
 801a1f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a1f4:	682f      	ldr	r7, [r5, #0]
 801a1f6:	602b      	str	r3, [r5, #0]
 801a1f8:	d032      	beq.n	801a260 <__sflush_r+0x98>
 801a1fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801a1fc:	89a3      	ldrh	r3, [r4, #12]
 801a1fe:	075a      	lsls	r2, r3, #29
 801a200:	d505      	bpl.n	801a20e <__sflush_r+0x46>
 801a202:	6863      	ldr	r3, [r4, #4]
 801a204:	1ac0      	subs	r0, r0, r3
 801a206:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a208:	b10b      	cbz	r3, 801a20e <__sflush_r+0x46>
 801a20a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a20c:	1ac0      	subs	r0, r0, r3
 801a20e:	2300      	movs	r3, #0
 801a210:	4602      	mov	r2, r0
 801a212:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801a214:	6a21      	ldr	r1, [r4, #32]
 801a216:	4628      	mov	r0, r5
 801a218:	47b0      	blx	r6
 801a21a:	1c43      	adds	r3, r0, #1
 801a21c:	89a3      	ldrh	r3, [r4, #12]
 801a21e:	d106      	bne.n	801a22e <__sflush_r+0x66>
 801a220:	6829      	ldr	r1, [r5, #0]
 801a222:	291d      	cmp	r1, #29
 801a224:	d82c      	bhi.n	801a280 <__sflush_r+0xb8>
 801a226:	4a2a      	ldr	r2, [pc, #168]	; (801a2d0 <__sflush_r+0x108>)
 801a228:	40ca      	lsrs	r2, r1
 801a22a:	07d6      	lsls	r6, r2, #31
 801a22c:	d528      	bpl.n	801a280 <__sflush_r+0xb8>
 801a22e:	2200      	movs	r2, #0
 801a230:	6062      	str	r2, [r4, #4]
 801a232:	04d9      	lsls	r1, r3, #19
 801a234:	6922      	ldr	r2, [r4, #16]
 801a236:	6022      	str	r2, [r4, #0]
 801a238:	d504      	bpl.n	801a244 <__sflush_r+0x7c>
 801a23a:	1c42      	adds	r2, r0, #1
 801a23c:	d101      	bne.n	801a242 <__sflush_r+0x7a>
 801a23e:	682b      	ldr	r3, [r5, #0]
 801a240:	b903      	cbnz	r3, 801a244 <__sflush_r+0x7c>
 801a242:	6560      	str	r0, [r4, #84]	; 0x54
 801a244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801a246:	602f      	str	r7, [r5, #0]
 801a248:	2900      	cmp	r1, #0
 801a24a:	d0ca      	beq.n	801a1e2 <__sflush_r+0x1a>
 801a24c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a250:	4299      	cmp	r1, r3
 801a252:	d002      	beq.n	801a25a <__sflush_r+0x92>
 801a254:	4628      	mov	r0, r5
 801a256:	f7fc ffa9 	bl	80171ac <_free_r>
 801a25a:	2000      	movs	r0, #0
 801a25c:	6360      	str	r0, [r4, #52]	; 0x34
 801a25e:	e7c1      	b.n	801a1e4 <__sflush_r+0x1c>
 801a260:	6a21      	ldr	r1, [r4, #32]
 801a262:	2301      	movs	r3, #1
 801a264:	4628      	mov	r0, r5
 801a266:	47b0      	blx	r6
 801a268:	1c41      	adds	r1, r0, #1
 801a26a:	d1c7      	bne.n	801a1fc <__sflush_r+0x34>
 801a26c:	682b      	ldr	r3, [r5, #0]
 801a26e:	2b00      	cmp	r3, #0
 801a270:	d0c4      	beq.n	801a1fc <__sflush_r+0x34>
 801a272:	2b1d      	cmp	r3, #29
 801a274:	d001      	beq.n	801a27a <__sflush_r+0xb2>
 801a276:	2b16      	cmp	r3, #22
 801a278:	d101      	bne.n	801a27e <__sflush_r+0xb6>
 801a27a:	602f      	str	r7, [r5, #0]
 801a27c:	e7b1      	b.n	801a1e2 <__sflush_r+0x1a>
 801a27e:	89a3      	ldrh	r3, [r4, #12]
 801a280:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a284:	81a3      	strh	r3, [r4, #12]
 801a286:	e7ad      	b.n	801a1e4 <__sflush_r+0x1c>
 801a288:	690f      	ldr	r7, [r1, #16]
 801a28a:	2f00      	cmp	r7, #0
 801a28c:	d0a9      	beq.n	801a1e2 <__sflush_r+0x1a>
 801a28e:	0793      	lsls	r3, r2, #30
 801a290:	680e      	ldr	r6, [r1, #0]
 801a292:	bf08      	it	eq
 801a294:	694b      	ldreq	r3, [r1, #20]
 801a296:	600f      	str	r7, [r1, #0]
 801a298:	bf18      	it	ne
 801a29a:	2300      	movne	r3, #0
 801a29c:	eba6 0807 	sub.w	r8, r6, r7
 801a2a0:	608b      	str	r3, [r1, #8]
 801a2a2:	f1b8 0f00 	cmp.w	r8, #0
 801a2a6:	dd9c      	ble.n	801a1e2 <__sflush_r+0x1a>
 801a2a8:	6a21      	ldr	r1, [r4, #32]
 801a2aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a2ac:	4643      	mov	r3, r8
 801a2ae:	463a      	mov	r2, r7
 801a2b0:	4628      	mov	r0, r5
 801a2b2:	47b0      	blx	r6
 801a2b4:	2800      	cmp	r0, #0
 801a2b6:	dc06      	bgt.n	801a2c6 <__sflush_r+0xfe>
 801a2b8:	89a3      	ldrh	r3, [r4, #12]
 801a2ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a2be:	81a3      	strh	r3, [r4, #12]
 801a2c0:	f04f 30ff 	mov.w	r0, #4294967295
 801a2c4:	e78e      	b.n	801a1e4 <__sflush_r+0x1c>
 801a2c6:	4407      	add	r7, r0
 801a2c8:	eba8 0800 	sub.w	r8, r8, r0
 801a2cc:	e7e9      	b.n	801a2a2 <__sflush_r+0xda>
 801a2ce:	bf00      	nop
 801a2d0:	20400001 	.word	0x20400001

0801a2d4 <_fflush_r>:
 801a2d4:	b538      	push	{r3, r4, r5, lr}
 801a2d6:	690b      	ldr	r3, [r1, #16]
 801a2d8:	4605      	mov	r5, r0
 801a2da:	460c      	mov	r4, r1
 801a2dc:	b913      	cbnz	r3, 801a2e4 <_fflush_r+0x10>
 801a2de:	2500      	movs	r5, #0
 801a2e0:	4628      	mov	r0, r5
 801a2e2:	bd38      	pop	{r3, r4, r5, pc}
 801a2e4:	b118      	cbz	r0, 801a2ee <_fflush_r+0x1a>
 801a2e6:	6983      	ldr	r3, [r0, #24]
 801a2e8:	b90b      	cbnz	r3, 801a2ee <_fflush_r+0x1a>
 801a2ea:	f7fc fe59 	bl	8016fa0 <__sinit>
 801a2ee:	4b14      	ldr	r3, [pc, #80]	; (801a340 <_fflush_r+0x6c>)
 801a2f0:	429c      	cmp	r4, r3
 801a2f2:	d11b      	bne.n	801a32c <_fflush_r+0x58>
 801a2f4:	686c      	ldr	r4, [r5, #4]
 801a2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a2fa:	2b00      	cmp	r3, #0
 801a2fc:	d0ef      	beq.n	801a2de <_fflush_r+0xa>
 801a2fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a300:	07d0      	lsls	r0, r2, #31
 801a302:	d404      	bmi.n	801a30e <_fflush_r+0x3a>
 801a304:	0599      	lsls	r1, r3, #22
 801a306:	d402      	bmi.n	801a30e <_fflush_r+0x3a>
 801a308:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a30a:	f7fc ff0c 	bl	8017126 <__retarget_lock_acquire_recursive>
 801a30e:	4628      	mov	r0, r5
 801a310:	4621      	mov	r1, r4
 801a312:	f7ff ff59 	bl	801a1c8 <__sflush_r>
 801a316:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a318:	07da      	lsls	r2, r3, #31
 801a31a:	4605      	mov	r5, r0
 801a31c:	d4e0      	bmi.n	801a2e0 <_fflush_r+0xc>
 801a31e:	89a3      	ldrh	r3, [r4, #12]
 801a320:	059b      	lsls	r3, r3, #22
 801a322:	d4dd      	bmi.n	801a2e0 <_fflush_r+0xc>
 801a324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a326:	f7fc feff 	bl	8017128 <__retarget_lock_release_recursive>
 801a32a:	e7d9      	b.n	801a2e0 <_fflush_r+0xc>
 801a32c:	4b05      	ldr	r3, [pc, #20]	; (801a344 <_fflush_r+0x70>)
 801a32e:	429c      	cmp	r4, r3
 801a330:	d101      	bne.n	801a336 <_fflush_r+0x62>
 801a332:	68ac      	ldr	r4, [r5, #8]
 801a334:	e7df      	b.n	801a2f6 <_fflush_r+0x22>
 801a336:	4b04      	ldr	r3, [pc, #16]	; (801a348 <_fflush_r+0x74>)
 801a338:	429c      	cmp	r4, r3
 801a33a:	bf08      	it	eq
 801a33c:	68ec      	ldreq	r4, [r5, #12]
 801a33e:	e7da      	b.n	801a2f6 <_fflush_r+0x22>
 801a340:	0801d804 	.word	0x0801d804
 801a344:	0801d824 	.word	0x0801d824
 801a348:	0801d7e4 	.word	0x0801d7e4

0801a34c <fiprintf>:
 801a34c:	b40e      	push	{r1, r2, r3}
 801a34e:	b503      	push	{r0, r1, lr}
 801a350:	4601      	mov	r1, r0
 801a352:	ab03      	add	r3, sp, #12
 801a354:	4805      	ldr	r0, [pc, #20]	; (801a36c <fiprintf+0x20>)
 801a356:	f853 2b04 	ldr.w	r2, [r3], #4
 801a35a:	6800      	ldr	r0, [r0, #0]
 801a35c:	9301      	str	r3, [sp, #4]
 801a35e:	f001 fc57 	bl	801bc10 <_vfiprintf_r>
 801a362:	b002      	add	sp, #8
 801a364:	f85d eb04 	ldr.w	lr, [sp], #4
 801a368:	b003      	add	sp, #12
 801a36a:	4770      	bx	lr
 801a36c:	200000f8 	.word	0x200000f8

0801a370 <rshift>:
 801a370:	6903      	ldr	r3, [r0, #16]
 801a372:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a376:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a37a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a37e:	f100 0414 	add.w	r4, r0, #20
 801a382:	dd45      	ble.n	801a410 <rshift+0xa0>
 801a384:	f011 011f 	ands.w	r1, r1, #31
 801a388:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a38c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a390:	d10c      	bne.n	801a3ac <rshift+0x3c>
 801a392:	f100 0710 	add.w	r7, r0, #16
 801a396:	4629      	mov	r1, r5
 801a398:	42b1      	cmp	r1, r6
 801a39a:	d334      	bcc.n	801a406 <rshift+0x96>
 801a39c:	1a9b      	subs	r3, r3, r2
 801a39e:	009b      	lsls	r3, r3, #2
 801a3a0:	1eea      	subs	r2, r5, #3
 801a3a2:	4296      	cmp	r6, r2
 801a3a4:	bf38      	it	cc
 801a3a6:	2300      	movcc	r3, #0
 801a3a8:	4423      	add	r3, r4
 801a3aa:	e015      	b.n	801a3d8 <rshift+0x68>
 801a3ac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a3b0:	f1c1 0820 	rsb	r8, r1, #32
 801a3b4:	40cf      	lsrs	r7, r1
 801a3b6:	f105 0e04 	add.w	lr, r5, #4
 801a3ba:	46a1      	mov	r9, r4
 801a3bc:	4576      	cmp	r6, lr
 801a3be:	46f4      	mov	ip, lr
 801a3c0:	d815      	bhi.n	801a3ee <rshift+0x7e>
 801a3c2:	1a9b      	subs	r3, r3, r2
 801a3c4:	009a      	lsls	r2, r3, #2
 801a3c6:	3a04      	subs	r2, #4
 801a3c8:	3501      	adds	r5, #1
 801a3ca:	42ae      	cmp	r6, r5
 801a3cc:	bf38      	it	cc
 801a3ce:	2200      	movcc	r2, #0
 801a3d0:	18a3      	adds	r3, r4, r2
 801a3d2:	50a7      	str	r7, [r4, r2]
 801a3d4:	b107      	cbz	r7, 801a3d8 <rshift+0x68>
 801a3d6:	3304      	adds	r3, #4
 801a3d8:	1b1a      	subs	r2, r3, r4
 801a3da:	42a3      	cmp	r3, r4
 801a3dc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a3e0:	bf08      	it	eq
 801a3e2:	2300      	moveq	r3, #0
 801a3e4:	6102      	str	r2, [r0, #16]
 801a3e6:	bf08      	it	eq
 801a3e8:	6143      	streq	r3, [r0, #20]
 801a3ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a3ee:	f8dc c000 	ldr.w	ip, [ip]
 801a3f2:	fa0c fc08 	lsl.w	ip, ip, r8
 801a3f6:	ea4c 0707 	orr.w	r7, ip, r7
 801a3fa:	f849 7b04 	str.w	r7, [r9], #4
 801a3fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a402:	40cf      	lsrs	r7, r1
 801a404:	e7da      	b.n	801a3bc <rshift+0x4c>
 801a406:	f851 cb04 	ldr.w	ip, [r1], #4
 801a40a:	f847 cf04 	str.w	ip, [r7, #4]!
 801a40e:	e7c3      	b.n	801a398 <rshift+0x28>
 801a410:	4623      	mov	r3, r4
 801a412:	e7e1      	b.n	801a3d8 <rshift+0x68>

0801a414 <__hexdig_fun>:
 801a414:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801a418:	2b09      	cmp	r3, #9
 801a41a:	d802      	bhi.n	801a422 <__hexdig_fun+0xe>
 801a41c:	3820      	subs	r0, #32
 801a41e:	b2c0      	uxtb	r0, r0
 801a420:	4770      	bx	lr
 801a422:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801a426:	2b05      	cmp	r3, #5
 801a428:	d801      	bhi.n	801a42e <__hexdig_fun+0x1a>
 801a42a:	3847      	subs	r0, #71	; 0x47
 801a42c:	e7f7      	b.n	801a41e <__hexdig_fun+0xa>
 801a42e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801a432:	2b05      	cmp	r3, #5
 801a434:	d801      	bhi.n	801a43a <__hexdig_fun+0x26>
 801a436:	3827      	subs	r0, #39	; 0x27
 801a438:	e7f1      	b.n	801a41e <__hexdig_fun+0xa>
 801a43a:	2000      	movs	r0, #0
 801a43c:	4770      	bx	lr
	...

0801a440 <__gethex>:
 801a440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a444:	ed2d 8b02 	vpush	{d8}
 801a448:	b089      	sub	sp, #36	; 0x24
 801a44a:	ee08 0a10 	vmov	s16, r0
 801a44e:	9304      	str	r3, [sp, #16]
 801a450:	4bbc      	ldr	r3, [pc, #752]	; (801a744 <__gethex+0x304>)
 801a452:	681b      	ldr	r3, [r3, #0]
 801a454:	9301      	str	r3, [sp, #4]
 801a456:	4618      	mov	r0, r3
 801a458:	468b      	mov	fp, r1
 801a45a:	4690      	mov	r8, r2
 801a45c:	f7e5 fed2 	bl	8000204 <strlen>
 801a460:	9b01      	ldr	r3, [sp, #4]
 801a462:	f8db 2000 	ldr.w	r2, [fp]
 801a466:	4403      	add	r3, r0
 801a468:	4682      	mov	sl, r0
 801a46a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801a46e:	9305      	str	r3, [sp, #20]
 801a470:	1c93      	adds	r3, r2, #2
 801a472:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801a476:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801a47a:	32fe      	adds	r2, #254	; 0xfe
 801a47c:	18d1      	adds	r1, r2, r3
 801a47e:	461f      	mov	r7, r3
 801a480:	f813 0b01 	ldrb.w	r0, [r3], #1
 801a484:	9100      	str	r1, [sp, #0]
 801a486:	2830      	cmp	r0, #48	; 0x30
 801a488:	d0f8      	beq.n	801a47c <__gethex+0x3c>
 801a48a:	f7ff ffc3 	bl	801a414 <__hexdig_fun>
 801a48e:	4604      	mov	r4, r0
 801a490:	2800      	cmp	r0, #0
 801a492:	d13a      	bne.n	801a50a <__gethex+0xca>
 801a494:	9901      	ldr	r1, [sp, #4]
 801a496:	4652      	mov	r2, sl
 801a498:	4638      	mov	r0, r7
 801a49a:	f7fd ff96 	bl	80183ca <strncmp>
 801a49e:	4605      	mov	r5, r0
 801a4a0:	2800      	cmp	r0, #0
 801a4a2:	d168      	bne.n	801a576 <__gethex+0x136>
 801a4a4:	f817 000a 	ldrb.w	r0, [r7, sl]
 801a4a8:	eb07 060a 	add.w	r6, r7, sl
 801a4ac:	f7ff ffb2 	bl	801a414 <__hexdig_fun>
 801a4b0:	2800      	cmp	r0, #0
 801a4b2:	d062      	beq.n	801a57a <__gethex+0x13a>
 801a4b4:	4633      	mov	r3, r6
 801a4b6:	7818      	ldrb	r0, [r3, #0]
 801a4b8:	2830      	cmp	r0, #48	; 0x30
 801a4ba:	461f      	mov	r7, r3
 801a4bc:	f103 0301 	add.w	r3, r3, #1
 801a4c0:	d0f9      	beq.n	801a4b6 <__gethex+0x76>
 801a4c2:	f7ff ffa7 	bl	801a414 <__hexdig_fun>
 801a4c6:	2301      	movs	r3, #1
 801a4c8:	fab0 f480 	clz	r4, r0
 801a4cc:	0964      	lsrs	r4, r4, #5
 801a4ce:	4635      	mov	r5, r6
 801a4d0:	9300      	str	r3, [sp, #0]
 801a4d2:	463a      	mov	r2, r7
 801a4d4:	4616      	mov	r6, r2
 801a4d6:	3201      	adds	r2, #1
 801a4d8:	7830      	ldrb	r0, [r6, #0]
 801a4da:	f7ff ff9b 	bl	801a414 <__hexdig_fun>
 801a4de:	2800      	cmp	r0, #0
 801a4e0:	d1f8      	bne.n	801a4d4 <__gethex+0x94>
 801a4e2:	9901      	ldr	r1, [sp, #4]
 801a4e4:	4652      	mov	r2, sl
 801a4e6:	4630      	mov	r0, r6
 801a4e8:	f7fd ff6f 	bl	80183ca <strncmp>
 801a4ec:	b980      	cbnz	r0, 801a510 <__gethex+0xd0>
 801a4ee:	b94d      	cbnz	r5, 801a504 <__gethex+0xc4>
 801a4f0:	eb06 050a 	add.w	r5, r6, sl
 801a4f4:	462a      	mov	r2, r5
 801a4f6:	4616      	mov	r6, r2
 801a4f8:	3201      	adds	r2, #1
 801a4fa:	7830      	ldrb	r0, [r6, #0]
 801a4fc:	f7ff ff8a 	bl	801a414 <__hexdig_fun>
 801a500:	2800      	cmp	r0, #0
 801a502:	d1f8      	bne.n	801a4f6 <__gethex+0xb6>
 801a504:	1bad      	subs	r5, r5, r6
 801a506:	00ad      	lsls	r5, r5, #2
 801a508:	e004      	b.n	801a514 <__gethex+0xd4>
 801a50a:	2400      	movs	r4, #0
 801a50c:	4625      	mov	r5, r4
 801a50e:	e7e0      	b.n	801a4d2 <__gethex+0x92>
 801a510:	2d00      	cmp	r5, #0
 801a512:	d1f7      	bne.n	801a504 <__gethex+0xc4>
 801a514:	7833      	ldrb	r3, [r6, #0]
 801a516:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a51a:	2b50      	cmp	r3, #80	; 0x50
 801a51c:	d13b      	bne.n	801a596 <__gethex+0x156>
 801a51e:	7873      	ldrb	r3, [r6, #1]
 801a520:	2b2b      	cmp	r3, #43	; 0x2b
 801a522:	d02c      	beq.n	801a57e <__gethex+0x13e>
 801a524:	2b2d      	cmp	r3, #45	; 0x2d
 801a526:	d02e      	beq.n	801a586 <__gethex+0x146>
 801a528:	1c71      	adds	r1, r6, #1
 801a52a:	f04f 0900 	mov.w	r9, #0
 801a52e:	7808      	ldrb	r0, [r1, #0]
 801a530:	f7ff ff70 	bl	801a414 <__hexdig_fun>
 801a534:	1e43      	subs	r3, r0, #1
 801a536:	b2db      	uxtb	r3, r3
 801a538:	2b18      	cmp	r3, #24
 801a53a:	d82c      	bhi.n	801a596 <__gethex+0x156>
 801a53c:	f1a0 0210 	sub.w	r2, r0, #16
 801a540:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a544:	f7ff ff66 	bl	801a414 <__hexdig_fun>
 801a548:	1e43      	subs	r3, r0, #1
 801a54a:	b2db      	uxtb	r3, r3
 801a54c:	2b18      	cmp	r3, #24
 801a54e:	d91d      	bls.n	801a58c <__gethex+0x14c>
 801a550:	f1b9 0f00 	cmp.w	r9, #0
 801a554:	d000      	beq.n	801a558 <__gethex+0x118>
 801a556:	4252      	negs	r2, r2
 801a558:	4415      	add	r5, r2
 801a55a:	f8cb 1000 	str.w	r1, [fp]
 801a55e:	b1e4      	cbz	r4, 801a59a <__gethex+0x15a>
 801a560:	9b00      	ldr	r3, [sp, #0]
 801a562:	2b00      	cmp	r3, #0
 801a564:	bf14      	ite	ne
 801a566:	2700      	movne	r7, #0
 801a568:	2706      	moveq	r7, #6
 801a56a:	4638      	mov	r0, r7
 801a56c:	b009      	add	sp, #36	; 0x24
 801a56e:	ecbd 8b02 	vpop	{d8}
 801a572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a576:	463e      	mov	r6, r7
 801a578:	4625      	mov	r5, r4
 801a57a:	2401      	movs	r4, #1
 801a57c:	e7ca      	b.n	801a514 <__gethex+0xd4>
 801a57e:	f04f 0900 	mov.w	r9, #0
 801a582:	1cb1      	adds	r1, r6, #2
 801a584:	e7d3      	b.n	801a52e <__gethex+0xee>
 801a586:	f04f 0901 	mov.w	r9, #1
 801a58a:	e7fa      	b.n	801a582 <__gethex+0x142>
 801a58c:	230a      	movs	r3, #10
 801a58e:	fb03 0202 	mla	r2, r3, r2, r0
 801a592:	3a10      	subs	r2, #16
 801a594:	e7d4      	b.n	801a540 <__gethex+0x100>
 801a596:	4631      	mov	r1, r6
 801a598:	e7df      	b.n	801a55a <__gethex+0x11a>
 801a59a:	1bf3      	subs	r3, r6, r7
 801a59c:	3b01      	subs	r3, #1
 801a59e:	4621      	mov	r1, r4
 801a5a0:	2b07      	cmp	r3, #7
 801a5a2:	dc0b      	bgt.n	801a5bc <__gethex+0x17c>
 801a5a4:	ee18 0a10 	vmov	r0, s16
 801a5a8:	f000 faea 	bl	801ab80 <_Balloc>
 801a5ac:	4604      	mov	r4, r0
 801a5ae:	b940      	cbnz	r0, 801a5c2 <__gethex+0x182>
 801a5b0:	4b65      	ldr	r3, [pc, #404]	; (801a748 <__gethex+0x308>)
 801a5b2:	4602      	mov	r2, r0
 801a5b4:	21de      	movs	r1, #222	; 0xde
 801a5b6:	4865      	ldr	r0, [pc, #404]	; (801a74c <__gethex+0x30c>)
 801a5b8:	f7fe ff60 	bl	801947c <__assert_func>
 801a5bc:	3101      	adds	r1, #1
 801a5be:	105b      	asrs	r3, r3, #1
 801a5c0:	e7ee      	b.n	801a5a0 <__gethex+0x160>
 801a5c2:	f100 0914 	add.w	r9, r0, #20
 801a5c6:	f04f 0b00 	mov.w	fp, #0
 801a5ca:	f1ca 0301 	rsb	r3, sl, #1
 801a5ce:	f8cd 9008 	str.w	r9, [sp, #8]
 801a5d2:	f8cd b000 	str.w	fp, [sp]
 801a5d6:	9306      	str	r3, [sp, #24]
 801a5d8:	42b7      	cmp	r7, r6
 801a5da:	d340      	bcc.n	801a65e <__gethex+0x21e>
 801a5dc:	9802      	ldr	r0, [sp, #8]
 801a5de:	9b00      	ldr	r3, [sp, #0]
 801a5e0:	f840 3b04 	str.w	r3, [r0], #4
 801a5e4:	eba0 0009 	sub.w	r0, r0, r9
 801a5e8:	1080      	asrs	r0, r0, #2
 801a5ea:	0146      	lsls	r6, r0, #5
 801a5ec:	6120      	str	r0, [r4, #16]
 801a5ee:	4618      	mov	r0, r3
 801a5f0:	f000 fbbc 	bl	801ad6c <__hi0bits>
 801a5f4:	1a30      	subs	r0, r6, r0
 801a5f6:	f8d8 6000 	ldr.w	r6, [r8]
 801a5fa:	42b0      	cmp	r0, r6
 801a5fc:	dd63      	ble.n	801a6c6 <__gethex+0x286>
 801a5fe:	1b87      	subs	r7, r0, r6
 801a600:	4639      	mov	r1, r7
 801a602:	4620      	mov	r0, r4
 801a604:	f000 ff56 	bl	801b4b4 <__any_on>
 801a608:	4682      	mov	sl, r0
 801a60a:	b1a8      	cbz	r0, 801a638 <__gethex+0x1f8>
 801a60c:	1e7b      	subs	r3, r7, #1
 801a60e:	1159      	asrs	r1, r3, #5
 801a610:	f003 021f 	and.w	r2, r3, #31
 801a614:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801a618:	f04f 0a01 	mov.w	sl, #1
 801a61c:	fa0a f202 	lsl.w	r2, sl, r2
 801a620:	420a      	tst	r2, r1
 801a622:	d009      	beq.n	801a638 <__gethex+0x1f8>
 801a624:	4553      	cmp	r3, sl
 801a626:	dd05      	ble.n	801a634 <__gethex+0x1f4>
 801a628:	1eb9      	subs	r1, r7, #2
 801a62a:	4620      	mov	r0, r4
 801a62c:	f000 ff42 	bl	801b4b4 <__any_on>
 801a630:	2800      	cmp	r0, #0
 801a632:	d145      	bne.n	801a6c0 <__gethex+0x280>
 801a634:	f04f 0a02 	mov.w	sl, #2
 801a638:	4639      	mov	r1, r7
 801a63a:	4620      	mov	r0, r4
 801a63c:	f7ff fe98 	bl	801a370 <rshift>
 801a640:	443d      	add	r5, r7
 801a642:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a646:	42ab      	cmp	r3, r5
 801a648:	da4c      	bge.n	801a6e4 <__gethex+0x2a4>
 801a64a:	ee18 0a10 	vmov	r0, s16
 801a64e:	4621      	mov	r1, r4
 801a650:	f000 fad6 	bl	801ac00 <_Bfree>
 801a654:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a656:	2300      	movs	r3, #0
 801a658:	6013      	str	r3, [r2, #0]
 801a65a:	27a3      	movs	r7, #163	; 0xa3
 801a65c:	e785      	b.n	801a56a <__gethex+0x12a>
 801a65e:	1e73      	subs	r3, r6, #1
 801a660:	9a05      	ldr	r2, [sp, #20]
 801a662:	9303      	str	r3, [sp, #12]
 801a664:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a668:	4293      	cmp	r3, r2
 801a66a:	d019      	beq.n	801a6a0 <__gethex+0x260>
 801a66c:	f1bb 0f20 	cmp.w	fp, #32
 801a670:	d107      	bne.n	801a682 <__gethex+0x242>
 801a672:	9b02      	ldr	r3, [sp, #8]
 801a674:	9a00      	ldr	r2, [sp, #0]
 801a676:	f843 2b04 	str.w	r2, [r3], #4
 801a67a:	9302      	str	r3, [sp, #8]
 801a67c:	2300      	movs	r3, #0
 801a67e:	9300      	str	r3, [sp, #0]
 801a680:	469b      	mov	fp, r3
 801a682:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801a686:	f7ff fec5 	bl	801a414 <__hexdig_fun>
 801a68a:	9b00      	ldr	r3, [sp, #0]
 801a68c:	f000 000f 	and.w	r0, r0, #15
 801a690:	fa00 f00b 	lsl.w	r0, r0, fp
 801a694:	4303      	orrs	r3, r0
 801a696:	9300      	str	r3, [sp, #0]
 801a698:	f10b 0b04 	add.w	fp, fp, #4
 801a69c:	9b03      	ldr	r3, [sp, #12]
 801a69e:	e00d      	b.n	801a6bc <__gethex+0x27c>
 801a6a0:	9b03      	ldr	r3, [sp, #12]
 801a6a2:	9a06      	ldr	r2, [sp, #24]
 801a6a4:	4413      	add	r3, r2
 801a6a6:	42bb      	cmp	r3, r7
 801a6a8:	d3e0      	bcc.n	801a66c <__gethex+0x22c>
 801a6aa:	4618      	mov	r0, r3
 801a6ac:	9901      	ldr	r1, [sp, #4]
 801a6ae:	9307      	str	r3, [sp, #28]
 801a6b0:	4652      	mov	r2, sl
 801a6b2:	f7fd fe8a 	bl	80183ca <strncmp>
 801a6b6:	9b07      	ldr	r3, [sp, #28]
 801a6b8:	2800      	cmp	r0, #0
 801a6ba:	d1d7      	bne.n	801a66c <__gethex+0x22c>
 801a6bc:	461e      	mov	r6, r3
 801a6be:	e78b      	b.n	801a5d8 <__gethex+0x198>
 801a6c0:	f04f 0a03 	mov.w	sl, #3
 801a6c4:	e7b8      	b.n	801a638 <__gethex+0x1f8>
 801a6c6:	da0a      	bge.n	801a6de <__gethex+0x29e>
 801a6c8:	1a37      	subs	r7, r6, r0
 801a6ca:	4621      	mov	r1, r4
 801a6cc:	ee18 0a10 	vmov	r0, s16
 801a6d0:	463a      	mov	r2, r7
 801a6d2:	f000 fcb1 	bl	801b038 <__lshift>
 801a6d6:	1bed      	subs	r5, r5, r7
 801a6d8:	4604      	mov	r4, r0
 801a6da:	f100 0914 	add.w	r9, r0, #20
 801a6de:	f04f 0a00 	mov.w	sl, #0
 801a6e2:	e7ae      	b.n	801a642 <__gethex+0x202>
 801a6e4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801a6e8:	42a8      	cmp	r0, r5
 801a6ea:	dd72      	ble.n	801a7d2 <__gethex+0x392>
 801a6ec:	1b45      	subs	r5, r0, r5
 801a6ee:	42ae      	cmp	r6, r5
 801a6f0:	dc36      	bgt.n	801a760 <__gethex+0x320>
 801a6f2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a6f6:	2b02      	cmp	r3, #2
 801a6f8:	d02a      	beq.n	801a750 <__gethex+0x310>
 801a6fa:	2b03      	cmp	r3, #3
 801a6fc:	d02c      	beq.n	801a758 <__gethex+0x318>
 801a6fe:	2b01      	cmp	r3, #1
 801a700:	d115      	bne.n	801a72e <__gethex+0x2ee>
 801a702:	42ae      	cmp	r6, r5
 801a704:	d113      	bne.n	801a72e <__gethex+0x2ee>
 801a706:	2e01      	cmp	r6, #1
 801a708:	d10b      	bne.n	801a722 <__gethex+0x2e2>
 801a70a:	9a04      	ldr	r2, [sp, #16]
 801a70c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a710:	6013      	str	r3, [r2, #0]
 801a712:	2301      	movs	r3, #1
 801a714:	6123      	str	r3, [r4, #16]
 801a716:	f8c9 3000 	str.w	r3, [r9]
 801a71a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a71c:	2762      	movs	r7, #98	; 0x62
 801a71e:	601c      	str	r4, [r3, #0]
 801a720:	e723      	b.n	801a56a <__gethex+0x12a>
 801a722:	1e71      	subs	r1, r6, #1
 801a724:	4620      	mov	r0, r4
 801a726:	f000 fec5 	bl	801b4b4 <__any_on>
 801a72a:	2800      	cmp	r0, #0
 801a72c:	d1ed      	bne.n	801a70a <__gethex+0x2ca>
 801a72e:	ee18 0a10 	vmov	r0, s16
 801a732:	4621      	mov	r1, r4
 801a734:	f000 fa64 	bl	801ac00 <_Bfree>
 801a738:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801a73a:	2300      	movs	r3, #0
 801a73c:	6013      	str	r3, [r2, #0]
 801a73e:	2750      	movs	r7, #80	; 0x50
 801a740:	e713      	b.n	801a56a <__gethex+0x12a>
 801a742:	bf00      	nop
 801a744:	0801da0c 	.word	0x0801da0c
 801a748:	0801d98f 	.word	0x0801d98f
 801a74c:	0801d9a0 	.word	0x0801d9a0
 801a750:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a752:	2b00      	cmp	r3, #0
 801a754:	d1eb      	bne.n	801a72e <__gethex+0x2ee>
 801a756:	e7d8      	b.n	801a70a <__gethex+0x2ca>
 801a758:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a75a:	2b00      	cmp	r3, #0
 801a75c:	d1d5      	bne.n	801a70a <__gethex+0x2ca>
 801a75e:	e7e6      	b.n	801a72e <__gethex+0x2ee>
 801a760:	1e6f      	subs	r7, r5, #1
 801a762:	f1ba 0f00 	cmp.w	sl, #0
 801a766:	d131      	bne.n	801a7cc <__gethex+0x38c>
 801a768:	b127      	cbz	r7, 801a774 <__gethex+0x334>
 801a76a:	4639      	mov	r1, r7
 801a76c:	4620      	mov	r0, r4
 801a76e:	f000 fea1 	bl	801b4b4 <__any_on>
 801a772:	4682      	mov	sl, r0
 801a774:	117b      	asrs	r3, r7, #5
 801a776:	2101      	movs	r1, #1
 801a778:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801a77c:	f007 071f 	and.w	r7, r7, #31
 801a780:	fa01 f707 	lsl.w	r7, r1, r7
 801a784:	421f      	tst	r7, r3
 801a786:	4629      	mov	r1, r5
 801a788:	4620      	mov	r0, r4
 801a78a:	bf18      	it	ne
 801a78c:	f04a 0a02 	orrne.w	sl, sl, #2
 801a790:	1b76      	subs	r6, r6, r5
 801a792:	f7ff fded 	bl	801a370 <rshift>
 801a796:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801a79a:	2702      	movs	r7, #2
 801a79c:	f1ba 0f00 	cmp.w	sl, #0
 801a7a0:	d048      	beq.n	801a834 <__gethex+0x3f4>
 801a7a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a7a6:	2b02      	cmp	r3, #2
 801a7a8:	d015      	beq.n	801a7d6 <__gethex+0x396>
 801a7aa:	2b03      	cmp	r3, #3
 801a7ac:	d017      	beq.n	801a7de <__gethex+0x39e>
 801a7ae:	2b01      	cmp	r3, #1
 801a7b0:	d109      	bne.n	801a7c6 <__gethex+0x386>
 801a7b2:	f01a 0f02 	tst.w	sl, #2
 801a7b6:	d006      	beq.n	801a7c6 <__gethex+0x386>
 801a7b8:	f8d9 0000 	ldr.w	r0, [r9]
 801a7bc:	ea4a 0a00 	orr.w	sl, sl, r0
 801a7c0:	f01a 0f01 	tst.w	sl, #1
 801a7c4:	d10e      	bne.n	801a7e4 <__gethex+0x3a4>
 801a7c6:	f047 0710 	orr.w	r7, r7, #16
 801a7ca:	e033      	b.n	801a834 <__gethex+0x3f4>
 801a7cc:	f04f 0a01 	mov.w	sl, #1
 801a7d0:	e7d0      	b.n	801a774 <__gethex+0x334>
 801a7d2:	2701      	movs	r7, #1
 801a7d4:	e7e2      	b.n	801a79c <__gethex+0x35c>
 801a7d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a7d8:	f1c3 0301 	rsb	r3, r3, #1
 801a7dc:	9315      	str	r3, [sp, #84]	; 0x54
 801a7de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a7e0:	2b00      	cmp	r3, #0
 801a7e2:	d0f0      	beq.n	801a7c6 <__gethex+0x386>
 801a7e4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801a7e8:	f104 0314 	add.w	r3, r4, #20
 801a7ec:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801a7f0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801a7f4:	f04f 0c00 	mov.w	ip, #0
 801a7f8:	4618      	mov	r0, r3
 801a7fa:	f853 2b04 	ldr.w	r2, [r3], #4
 801a7fe:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a802:	d01c      	beq.n	801a83e <__gethex+0x3fe>
 801a804:	3201      	adds	r2, #1
 801a806:	6002      	str	r2, [r0, #0]
 801a808:	2f02      	cmp	r7, #2
 801a80a:	f104 0314 	add.w	r3, r4, #20
 801a80e:	d13f      	bne.n	801a890 <__gethex+0x450>
 801a810:	f8d8 2000 	ldr.w	r2, [r8]
 801a814:	3a01      	subs	r2, #1
 801a816:	42b2      	cmp	r2, r6
 801a818:	d10a      	bne.n	801a830 <__gethex+0x3f0>
 801a81a:	1171      	asrs	r1, r6, #5
 801a81c:	2201      	movs	r2, #1
 801a81e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a822:	f006 061f 	and.w	r6, r6, #31
 801a826:	fa02 f606 	lsl.w	r6, r2, r6
 801a82a:	421e      	tst	r6, r3
 801a82c:	bf18      	it	ne
 801a82e:	4617      	movne	r7, r2
 801a830:	f047 0720 	orr.w	r7, r7, #32
 801a834:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801a836:	601c      	str	r4, [r3, #0]
 801a838:	9b04      	ldr	r3, [sp, #16]
 801a83a:	601d      	str	r5, [r3, #0]
 801a83c:	e695      	b.n	801a56a <__gethex+0x12a>
 801a83e:	4299      	cmp	r1, r3
 801a840:	f843 cc04 	str.w	ip, [r3, #-4]
 801a844:	d8d8      	bhi.n	801a7f8 <__gethex+0x3b8>
 801a846:	68a3      	ldr	r3, [r4, #8]
 801a848:	459b      	cmp	fp, r3
 801a84a:	db19      	blt.n	801a880 <__gethex+0x440>
 801a84c:	6861      	ldr	r1, [r4, #4]
 801a84e:	ee18 0a10 	vmov	r0, s16
 801a852:	3101      	adds	r1, #1
 801a854:	f000 f994 	bl	801ab80 <_Balloc>
 801a858:	4681      	mov	r9, r0
 801a85a:	b918      	cbnz	r0, 801a864 <__gethex+0x424>
 801a85c:	4b1a      	ldr	r3, [pc, #104]	; (801a8c8 <__gethex+0x488>)
 801a85e:	4602      	mov	r2, r0
 801a860:	2184      	movs	r1, #132	; 0x84
 801a862:	e6a8      	b.n	801a5b6 <__gethex+0x176>
 801a864:	6922      	ldr	r2, [r4, #16]
 801a866:	3202      	adds	r2, #2
 801a868:	f104 010c 	add.w	r1, r4, #12
 801a86c:	0092      	lsls	r2, r2, #2
 801a86e:	300c      	adds	r0, #12
 801a870:	f7fc fc6c 	bl	801714c <memcpy>
 801a874:	4621      	mov	r1, r4
 801a876:	ee18 0a10 	vmov	r0, s16
 801a87a:	f000 f9c1 	bl	801ac00 <_Bfree>
 801a87e:	464c      	mov	r4, r9
 801a880:	6923      	ldr	r3, [r4, #16]
 801a882:	1c5a      	adds	r2, r3, #1
 801a884:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a888:	6122      	str	r2, [r4, #16]
 801a88a:	2201      	movs	r2, #1
 801a88c:	615a      	str	r2, [r3, #20]
 801a88e:	e7bb      	b.n	801a808 <__gethex+0x3c8>
 801a890:	6922      	ldr	r2, [r4, #16]
 801a892:	455a      	cmp	r2, fp
 801a894:	dd0b      	ble.n	801a8ae <__gethex+0x46e>
 801a896:	2101      	movs	r1, #1
 801a898:	4620      	mov	r0, r4
 801a89a:	f7ff fd69 	bl	801a370 <rshift>
 801a89e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a8a2:	3501      	adds	r5, #1
 801a8a4:	42ab      	cmp	r3, r5
 801a8a6:	f6ff aed0 	blt.w	801a64a <__gethex+0x20a>
 801a8aa:	2701      	movs	r7, #1
 801a8ac:	e7c0      	b.n	801a830 <__gethex+0x3f0>
 801a8ae:	f016 061f 	ands.w	r6, r6, #31
 801a8b2:	d0fa      	beq.n	801a8aa <__gethex+0x46a>
 801a8b4:	449a      	add	sl, r3
 801a8b6:	f1c6 0620 	rsb	r6, r6, #32
 801a8ba:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801a8be:	f000 fa55 	bl	801ad6c <__hi0bits>
 801a8c2:	42b0      	cmp	r0, r6
 801a8c4:	dbe7      	blt.n	801a896 <__gethex+0x456>
 801a8c6:	e7f0      	b.n	801a8aa <__gethex+0x46a>
 801a8c8:	0801d98f 	.word	0x0801d98f

0801a8cc <L_shift>:
 801a8cc:	f1c2 0208 	rsb	r2, r2, #8
 801a8d0:	0092      	lsls	r2, r2, #2
 801a8d2:	b570      	push	{r4, r5, r6, lr}
 801a8d4:	f1c2 0620 	rsb	r6, r2, #32
 801a8d8:	6843      	ldr	r3, [r0, #4]
 801a8da:	6804      	ldr	r4, [r0, #0]
 801a8dc:	fa03 f506 	lsl.w	r5, r3, r6
 801a8e0:	432c      	orrs	r4, r5
 801a8e2:	40d3      	lsrs	r3, r2
 801a8e4:	6004      	str	r4, [r0, #0]
 801a8e6:	f840 3f04 	str.w	r3, [r0, #4]!
 801a8ea:	4288      	cmp	r0, r1
 801a8ec:	d3f4      	bcc.n	801a8d8 <L_shift+0xc>
 801a8ee:	bd70      	pop	{r4, r5, r6, pc}

0801a8f0 <__match>:
 801a8f0:	b530      	push	{r4, r5, lr}
 801a8f2:	6803      	ldr	r3, [r0, #0]
 801a8f4:	3301      	adds	r3, #1
 801a8f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a8fa:	b914      	cbnz	r4, 801a902 <__match+0x12>
 801a8fc:	6003      	str	r3, [r0, #0]
 801a8fe:	2001      	movs	r0, #1
 801a900:	bd30      	pop	{r4, r5, pc}
 801a902:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a906:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801a90a:	2d19      	cmp	r5, #25
 801a90c:	bf98      	it	ls
 801a90e:	3220      	addls	r2, #32
 801a910:	42a2      	cmp	r2, r4
 801a912:	d0f0      	beq.n	801a8f6 <__match+0x6>
 801a914:	2000      	movs	r0, #0
 801a916:	e7f3      	b.n	801a900 <__match+0x10>

0801a918 <__hexnan>:
 801a918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a91c:	680b      	ldr	r3, [r1, #0]
 801a91e:	6801      	ldr	r1, [r0, #0]
 801a920:	115e      	asrs	r6, r3, #5
 801a922:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801a926:	f013 031f 	ands.w	r3, r3, #31
 801a92a:	b087      	sub	sp, #28
 801a92c:	bf18      	it	ne
 801a92e:	3604      	addne	r6, #4
 801a930:	2500      	movs	r5, #0
 801a932:	1f37      	subs	r7, r6, #4
 801a934:	4682      	mov	sl, r0
 801a936:	4690      	mov	r8, r2
 801a938:	9301      	str	r3, [sp, #4]
 801a93a:	f846 5c04 	str.w	r5, [r6, #-4]
 801a93e:	46b9      	mov	r9, r7
 801a940:	463c      	mov	r4, r7
 801a942:	9502      	str	r5, [sp, #8]
 801a944:	46ab      	mov	fp, r5
 801a946:	784a      	ldrb	r2, [r1, #1]
 801a948:	1c4b      	adds	r3, r1, #1
 801a94a:	9303      	str	r3, [sp, #12]
 801a94c:	b342      	cbz	r2, 801a9a0 <__hexnan+0x88>
 801a94e:	4610      	mov	r0, r2
 801a950:	9105      	str	r1, [sp, #20]
 801a952:	9204      	str	r2, [sp, #16]
 801a954:	f7ff fd5e 	bl	801a414 <__hexdig_fun>
 801a958:	2800      	cmp	r0, #0
 801a95a:	d14f      	bne.n	801a9fc <__hexnan+0xe4>
 801a95c:	9a04      	ldr	r2, [sp, #16]
 801a95e:	9905      	ldr	r1, [sp, #20]
 801a960:	2a20      	cmp	r2, #32
 801a962:	d818      	bhi.n	801a996 <__hexnan+0x7e>
 801a964:	9b02      	ldr	r3, [sp, #8]
 801a966:	459b      	cmp	fp, r3
 801a968:	dd13      	ble.n	801a992 <__hexnan+0x7a>
 801a96a:	454c      	cmp	r4, r9
 801a96c:	d206      	bcs.n	801a97c <__hexnan+0x64>
 801a96e:	2d07      	cmp	r5, #7
 801a970:	dc04      	bgt.n	801a97c <__hexnan+0x64>
 801a972:	462a      	mov	r2, r5
 801a974:	4649      	mov	r1, r9
 801a976:	4620      	mov	r0, r4
 801a978:	f7ff ffa8 	bl	801a8cc <L_shift>
 801a97c:	4544      	cmp	r4, r8
 801a97e:	d950      	bls.n	801aa22 <__hexnan+0x10a>
 801a980:	2300      	movs	r3, #0
 801a982:	f1a4 0904 	sub.w	r9, r4, #4
 801a986:	f844 3c04 	str.w	r3, [r4, #-4]
 801a98a:	f8cd b008 	str.w	fp, [sp, #8]
 801a98e:	464c      	mov	r4, r9
 801a990:	461d      	mov	r5, r3
 801a992:	9903      	ldr	r1, [sp, #12]
 801a994:	e7d7      	b.n	801a946 <__hexnan+0x2e>
 801a996:	2a29      	cmp	r2, #41	; 0x29
 801a998:	d156      	bne.n	801aa48 <__hexnan+0x130>
 801a99a:	3102      	adds	r1, #2
 801a99c:	f8ca 1000 	str.w	r1, [sl]
 801a9a0:	f1bb 0f00 	cmp.w	fp, #0
 801a9a4:	d050      	beq.n	801aa48 <__hexnan+0x130>
 801a9a6:	454c      	cmp	r4, r9
 801a9a8:	d206      	bcs.n	801a9b8 <__hexnan+0xa0>
 801a9aa:	2d07      	cmp	r5, #7
 801a9ac:	dc04      	bgt.n	801a9b8 <__hexnan+0xa0>
 801a9ae:	462a      	mov	r2, r5
 801a9b0:	4649      	mov	r1, r9
 801a9b2:	4620      	mov	r0, r4
 801a9b4:	f7ff ff8a 	bl	801a8cc <L_shift>
 801a9b8:	4544      	cmp	r4, r8
 801a9ba:	d934      	bls.n	801aa26 <__hexnan+0x10e>
 801a9bc:	f1a8 0204 	sub.w	r2, r8, #4
 801a9c0:	4623      	mov	r3, r4
 801a9c2:	f853 1b04 	ldr.w	r1, [r3], #4
 801a9c6:	f842 1f04 	str.w	r1, [r2, #4]!
 801a9ca:	429f      	cmp	r7, r3
 801a9cc:	d2f9      	bcs.n	801a9c2 <__hexnan+0xaa>
 801a9ce:	1b3b      	subs	r3, r7, r4
 801a9d0:	f023 0303 	bic.w	r3, r3, #3
 801a9d4:	3304      	adds	r3, #4
 801a9d6:	3401      	adds	r4, #1
 801a9d8:	3e03      	subs	r6, #3
 801a9da:	42b4      	cmp	r4, r6
 801a9dc:	bf88      	it	hi
 801a9de:	2304      	movhi	r3, #4
 801a9e0:	4443      	add	r3, r8
 801a9e2:	2200      	movs	r2, #0
 801a9e4:	f843 2b04 	str.w	r2, [r3], #4
 801a9e8:	429f      	cmp	r7, r3
 801a9ea:	d2fb      	bcs.n	801a9e4 <__hexnan+0xcc>
 801a9ec:	683b      	ldr	r3, [r7, #0]
 801a9ee:	b91b      	cbnz	r3, 801a9f8 <__hexnan+0xe0>
 801a9f0:	4547      	cmp	r7, r8
 801a9f2:	d127      	bne.n	801aa44 <__hexnan+0x12c>
 801a9f4:	2301      	movs	r3, #1
 801a9f6:	603b      	str	r3, [r7, #0]
 801a9f8:	2005      	movs	r0, #5
 801a9fa:	e026      	b.n	801aa4a <__hexnan+0x132>
 801a9fc:	3501      	adds	r5, #1
 801a9fe:	2d08      	cmp	r5, #8
 801aa00:	f10b 0b01 	add.w	fp, fp, #1
 801aa04:	dd06      	ble.n	801aa14 <__hexnan+0xfc>
 801aa06:	4544      	cmp	r4, r8
 801aa08:	d9c3      	bls.n	801a992 <__hexnan+0x7a>
 801aa0a:	2300      	movs	r3, #0
 801aa0c:	f844 3c04 	str.w	r3, [r4, #-4]
 801aa10:	2501      	movs	r5, #1
 801aa12:	3c04      	subs	r4, #4
 801aa14:	6822      	ldr	r2, [r4, #0]
 801aa16:	f000 000f 	and.w	r0, r0, #15
 801aa1a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801aa1e:	6022      	str	r2, [r4, #0]
 801aa20:	e7b7      	b.n	801a992 <__hexnan+0x7a>
 801aa22:	2508      	movs	r5, #8
 801aa24:	e7b5      	b.n	801a992 <__hexnan+0x7a>
 801aa26:	9b01      	ldr	r3, [sp, #4]
 801aa28:	2b00      	cmp	r3, #0
 801aa2a:	d0df      	beq.n	801a9ec <__hexnan+0xd4>
 801aa2c:	f04f 32ff 	mov.w	r2, #4294967295
 801aa30:	f1c3 0320 	rsb	r3, r3, #32
 801aa34:	fa22 f303 	lsr.w	r3, r2, r3
 801aa38:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801aa3c:	401a      	ands	r2, r3
 801aa3e:	f846 2c04 	str.w	r2, [r6, #-4]
 801aa42:	e7d3      	b.n	801a9ec <__hexnan+0xd4>
 801aa44:	3f04      	subs	r7, #4
 801aa46:	e7d1      	b.n	801a9ec <__hexnan+0xd4>
 801aa48:	2004      	movs	r0, #4
 801aa4a:	b007      	add	sp, #28
 801aa4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801aa50 <_localeconv_r>:
 801aa50:	4800      	ldr	r0, [pc, #0]	; (801aa54 <_localeconv_r+0x4>)
 801aa52:	4770      	bx	lr
 801aa54:	20000250 	.word	0x20000250

0801aa58 <_lseek_r>:
 801aa58:	b538      	push	{r3, r4, r5, lr}
 801aa5a:	4d07      	ldr	r5, [pc, #28]	; (801aa78 <_lseek_r+0x20>)
 801aa5c:	4604      	mov	r4, r0
 801aa5e:	4608      	mov	r0, r1
 801aa60:	4611      	mov	r1, r2
 801aa62:	2200      	movs	r2, #0
 801aa64:	602a      	str	r2, [r5, #0]
 801aa66:	461a      	mov	r2, r3
 801aa68:	f001 fc34 	bl	801c2d4 <_lseek>
 801aa6c:	1c43      	adds	r3, r0, #1
 801aa6e:	d102      	bne.n	801aa76 <_lseek_r+0x1e>
 801aa70:	682b      	ldr	r3, [r5, #0]
 801aa72:	b103      	cbz	r3, 801aa76 <_lseek_r+0x1e>
 801aa74:	6023      	str	r3, [r4, #0]
 801aa76:	bd38      	pop	{r3, r4, r5, pc}
 801aa78:	2000d0c8 	.word	0x2000d0c8

0801aa7c <__swhatbuf_r>:
 801aa7c:	b570      	push	{r4, r5, r6, lr}
 801aa7e:	460e      	mov	r6, r1
 801aa80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801aa84:	2900      	cmp	r1, #0
 801aa86:	b096      	sub	sp, #88	; 0x58
 801aa88:	4614      	mov	r4, r2
 801aa8a:	461d      	mov	r5, r3
 801aa8c:	da07      	bge.n	801aa9e <__swhatbuf_r+0x22>
 801aa8e:	2300      	movs	r3, #0
 801aa90:	602b      	str	r3, [r5, #0]
 801aa92:	89b3      	ldrh	r3, [r6, #12]
 801aa94:	061a      	lsls	r2, r3, #24
 801aa96:	d410      	bmi.n	801aaba <__swhatbuf_r+0x3e>
 801aa98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aa9c:	e00e      	b.n	801aabc <__swhatbuf_r+0x40>
 801aa9e:	466a      	mov	r2, sp
 801aaa0:	f001 fbc6 	bl	801c230 <_fstat_r>
 801aaa4:	2800      	cmp	r0, #0
 801aaa6:	dbf2      	blt.n	801aa8e <__swhatbuf_r+0x12>
 801aaa8:	9a01      	ldr	r2, [sp, #4]
 801aaaa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801aaae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801aab2:	425a      	negs	r2, r3
 801aab4:	415a      	adcs	r2, r3
 801aab6:	602a      	str	r2, [r5, #0]
 801aab8:	e7ee      	b.n	801aa98 <__swhatbuf_r+0x1c>
 801aaba:	2340      	movs	r3, #64	; 0x40
 801aabc:	2000      	movs	r0, #0
 801aabe:	6023      	str	r3, [r4, #0]
 801aac0:	b016      	add	sp, #88	; 0x58
 801aac2:	bd70      	pop	{r4, r5, r6, pc}

0801aac4 <__smakebuf_r>:
 801aac4:	898b      	ldrh	r3, [r1, #12]
 801aac6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801aac8:	079d      	lsls	r5, r3, #30
 801aaca:	4606      	mov	r6, r0
 801aacc:	460c      	mov	r4, r1
 801aace:	d507      	bpl.n	801aae0 <__smakebuf_r+0x1c>
 801aad0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801aad4:	6023      	str	r3, [r4, #0]
 801aad6:	6123      	str	r3, [r4, #16]
 801aad8:	2301      	movs	r3, #1
 801aada:	6163      	str	r3, [r4, #20]
 801aadc:	b002      	add	sp, #8
 801aade:	bd70      	pop	{r4, r5, r6, pc}
 801aae0:	ab01      	add	r3, sp, #4
 801aae2:	466a      	mov	r2, sp
 801aae4:	f7ff ffca 	bl	801aa7c <__swhatbuf_r>
 801aae8:	9900      	ldr	r1, [sp, #0]
 801aaea:	4605      	mov	r5, r0
 801aaec:	4630      	mov	r0, r6
 801aaee:	f7fc fbad 	bl	801724c <_malloc_r>
 801aaf2:	b948      	cbnz	r0, 801ab08 <__smakebuf_r+0x44>
 801aaf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aaf8:	059a      	lsls	r2, r3, #22
 801aafa:	d4ef      	bmi.n	801aadc <__smakebuf_r+0x18>
 801aafc:	f023 0303 	bic.w	r3, r3, #3
 801ab00:	f043 0302 	orr.w	r3, r3, #2
 801ab04:	81a3      	strh	r3, [r4, #12]
 801ab06:	e7e3      	b.n	801aad0 <__smakebuf_r+0xc>
 801ab08:	4b0d      	ldr	r3, [pc, #52]	; (801ab40 <__smakebuf_r+0x7c>)
 801ab0a:	62b3      	str	r3, [r6, #40]	; 0x28
 801ab0c:	89a3      	ldrh	r3, [r4, #12]
 801ab0e:	6020      	str	r0, [r4, #0]
 801ab10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801ab14:	81a3      	strh	r3, [r4, #12]
 801ab16:	9b00      	ldr	r3, [sp, #0]
 801ab18:	6163      	str	r3, [r4, #20]
 801ab1a:	9b01      	ldr	r3, [sp, #4]
 801ab1c:	6120      	str	r0, [r4, #16]
 801ab1e:	b15b      	cbz	r3, 801ab38 <__smakebuf_r+0x74>
 801ab20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ab24:	4630      	mov	r0, r6
 801ab26:	f001 fb95 	bl	801c254 <_isatty_r>
 801ab2a:	b128      	cbz	r0, 801ab38 <__smakebuf_r+0x74>
 801ab2c:	89a3      	ldrh	r3, [r4, #12]
 801ab2e:	f023 0303 	bic.w	r3, r3, #3
 801ab32:	f043 0301 	orr.w	r3, r3, #1
 801ab36:	81a3      	strh	r3, [r4, #12]
 801ab38:	89a0      	ldrh	r0, [r4, #12]
 801ab3a:	4305      	orrs	r5, r0
 801ab3c:	81a5      	strh	r5, [r4, #12]
 801ab3e:	e7cd      	b.n	801aadc <__smakebuf_r+0x18>
 801ab40:	08016f39 	.word	0x08016f39

0801ab44 <__ascii_mbtowc>:
 801ab44:	b082      	sub	sp, #8
 801ab46:	b901      	cbnz	r1, 801ab4a <__ascii_mbtowc+0x6>
 801ab48:	a901      	add	r1, sp, #4
 801ab4a:	b142      	cbz	r2, 801ab5e <__ascii_mbtowc+0x1a>
 801ab4c:	b14b      	cbz	r3, 801ab62 <__ascii_mbtowc+0x1e>
 801ab4e:	7813      	ldrb	r3, [r2, #0]
 801ab50:	600b      	str	r3, [r1, #0]
 801ab52:	7812      	ldrb	r2, [r2, #0]
 801ab54:	1e10      	subs	r0, r2, #0
 801ab56:	bf18      	it	ne
 801ab58:	2001      	movne	r0, #1
 801ab5a:	b002      	add	sp, #8
 801ab5c:	4770      	bx	lr
 801ab5e:	4610      	mov	r0, r2
 801ab60:	e7fb      	b.n	801ab5a <__ascii_mbtowc+0x16>
 801ab62:	f06f 0001 	mvn.w	r0, #1
 801ab66:	e7f8      	b.n	801ab5a <__ascii_mbtowc+0x16>

0801ab68 <__malloc_lock>:
 801ab68:	4801      	ldr	r0, [pc, #4]	; (801ab70 <__malloc_lock+0x8>)
 801ab6a:	f7fc badc 	b.w	8017126 <__retarget_lock_acquire_recursive>
 801ab6e:	bf00      	nop
 801ab70:	2000d0c0 	.word	0x2000d0c0

0801ab74 <__malloc_unlock>:
 801ab74:	4801      	ldr	r0, [pc, #4]	; (801ab7c <__malloc_unlock+0x8>)
 801ab76:	f7fc bad7 	b.w	8017128 <__retarget_lock_release_recursive>
 801ab7a:	bf00      	nop
 801ab7c:	2000d0c0 	.word	0x2000d0c0

0801ab80 <_Balloc>:
 801ab80:	b570      	push	{r4, r5, r6, lr}
 801ab82:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ab84:	4604      	mov	r4, r0
 801ab86:	460d      	mov	r5, r1
 801ab88:	b976      	cbnz	r6, 801aba8 <_Balloc+0x28>
 801ab8a:	2010      	movs	r0, #16
 801ab8c:	f7fc face 	bl	801712c <malloc>
 801ab90:	4602      	mov	r2, r0
 801ab92:	6260      	str	r0, [r4, #36]	; 0x24
 801ab94:	b920      	cbnz	r0, 801aba0 <_Balloc+0x20>
 801ab96:	4b18      	ldr	r3, [pc, #96]	; (801abf8 <_Balloc+0x78>)
 801ab98:	4818      	ldr	r0, [pc, #96]	; (801abfc <_Balloc+0x7c>)
 801ab9a:	2166      	movs	r1, #102	; 0x66
 801ab9c:	f7fe fc6e 	bl	801947c <__assert_func>
 801aba0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aba4:	6006      	str	r6, [r0, #0]
 801aba6:	60c6      	str	r6, [r0, #12]
 801aba8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801abaa:	68f3      	ldr	r3, [r6, #12]
 801abac:	b183      	cbz	r3, 801abd0 <_Balloc+0x50>
 801abae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801abb0:	68db      	ldr	r3, [r3, #12]
 801abb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801abb6:	b9b8      	cbnz	r0, 801abe8 <_Balloc+0x68>
 801abb8:	2101      	movs	r1, #1
 801abba:	fa01 f605 	lsl.w	r6, r1, r5
 801abbe:	1d72      	adds	r2, r6, #5
 801abc0:	0092      	lsls	r2, r2, #2
 801abc2:	4620      	mov	r0, r4
 801abc4:	f000 fc97 	bl	801b4f6 <_calloc_r>
 801abc8:	b160      	cbz	r0, 801abe4 <_Balloc+0x64>
 801abca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801abce:	e00e      	b.n	801abee <_Balloc+0x6e>
 801abd0:	2221      	movs	r2, #33	; 0x21
 801abd2:	2104      	movs	r1, #4
 801abd4:	4620      	mov	r0, r4
 801abd6:	f000 fc8e 	bl	801b4f6 <_calloc_r>
 801abda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801abdc:	60f0      	str	r0, [r6, #12]
 801abde:	68db      	ldr	r3, [r3, #12]
 801abe0:	2b00      	cmp	r3, #0
 801abe2:	d1e4      	bne.n	801abae <_Balloc+0x2e>
 801abe4:	2000      	movs	r0, #0
 801abe6:	bd70      	pop	{r4, r5, r6, pc}
 801abe8:	6802      	ldr	r2, [r0, #0]
 801abea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801abee:	2300      	movs	r3, #0
 801abf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801abf4:	e7f7      	b.n	801abe6 <_Balloc+0x66>
 801abf6:	bf00      	nop
 801abf8:	0801d919 	.word	0x0801d919
 801abfc:	0801da20 	.word	0x0801da20

0801ac00 <_Bfree>:
 801ac00:	b570      	push	{r4, r5, r6, lr}
 801ac02:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801ac04:	4605      	mov	r5, r0
 801ac06:	460c      	mov	r4, r1
 801ac08:	b976      	cbnz	r6, 801ac28 <_Bfree+0x28>
 801ac0a:	2010      	movs	r0, #16
 801ac0c:	f7fc fa8e 	bl	801712c <malloc>
 801ac10:	4602      	mov	r2, r0
 801ac12:	6268      	str	r0, [r5, #36]	; 0x24
 801ac14:	b920      	cbnz	r0, 801ac20 <_Bfree+0x20>
 801ac16:	4b09      	ldr	r3, [pc, #36]	; (801ac3c <_Bfree+0x3c>)
 801ac18:	4809      	ldr	r0, [pc, #36]	; (801ac40 <_Bfree+0x40>)
 801ac1a:	218a      	movs	r1, #138	; 0x8a
 801ac1c:	f7fe fc2e 	bl	801947c <__assert_func>
 801ac20:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ac24:	6006      	str	r6, [r0, #0]
 801ac26:	60c6      	str	r6, [r0, #12]
 801ac28:	b13c      	cbz	r4, 801ac3a <_Bfree+0x3a>
 801ac2a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801ac2c:	6862      	ldr	r2, [r4, #4]
 801ac2e:	68db      	ldr	r3, [r3, #12]
 801ac30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ac34:	6021      	str	r1, [r4, #0]
 801ac36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ac3a:	bd70      	pop	{r4, r5, r6, pc}
 801ac3c:	0801d919 	.word	0x0801d919
 801ac40:	0801da20 	.word	0x0801da20

0801ac44 <__multadd>:
 801ac44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ac48:	690e      	ldr	r6, [r1, #16]
 801ac4a:	4607      	mov	r7, r0
 801ac4c:	4698      	mov	r8, r3
 801ac4e:	460c      	mov	r4, r1
 801ac50:	f101 0014 	add.w	r0, r1, #20
 801ac54:	2300      	movs	r3, #0
 801ac56:	6805      	ldr	r5, [r0, #0]
 801ac58:	b2a9      	uxth	r1, r5
 801ac5a:	fb02 8101 	mla	r1, r2, r1, r8
 801ac5e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801ac62:	0c2d      	lsrs	r5, r5, #16
 801ac64:	fb02 c505 	mla	r5, r2, r5, ip
 801ac68:	b289      	uxth	r1, r1
 801ac6a:	3301      	adds	r3, #1
 801ac6c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801ac70:	429e      	cmp	r6, r3
 801ac72:	f840 1b04 	str.w	r1, [r0], #4
 801ac76:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801ac7a:	dcec      	bgt.n	801ac56 <__multadd+0x12>
 801ac7c:	f1b8 0f00 	cmp.w	r8, #0
 801ac80:	d022      	beq.n	801acc8 <__multadd+0x84>
 801ac82:	68a3      	ldr	r3, [r4, #8]
 801ac84:	42b3      	cmp	r3, r6
 801ac86:	dc19      	bgt.n	801acbc <__multadd+0x78>
 801ac88:	6861      	ldr	r1, [r4, #4]
 801ac8a:	4638      	mov	r0, r7
 801ac8c:	3101      	adds	r1, #1
 801ac8e:	f7ff ff77 	bl	801ab80 <_Balloc>
 801ac92:	4605      	mov	r5, r0
 801ac94:	b928      	cbnz	r0, 801aca2 <__multadd+0x5e>
 801ac96:	4602      	mov	r2, r0
 801ac98:	4b0d      	ldr	r3, [pc, #52]	; (801acd0 <__multadd+0x8c>)
 801ac9a:	480e      	ldr	r0, [pc, #56]	; (801acd4 <__multadd+0x90>)
 801ac9c:	21b5      	movs	r1, #181	; 0xb5
 801ac9e:	f7fe fbed 	bl	801947c <__assert_func>
 801aca2:	6922      	ldr	r2, [r4, #16]
 801aca4:	3202      	adds	r2, #2
 801aca6:	f104 010c 	add.w	r1, r4, #12
 801acaa:	0092      	lsls	r2, r2, #2
 801acac:	300c      	adds	r0, #12
 801acae:	f7fc fa4d 	bl	801714c <memcpy>
 801acb2:	4621      	mov	r1, r4
 801acb4:	4638      	mov	r0, r7
 801acb6:	f7ff ffa3 	bl	801ac00 <_Bfree>
 801acba:	462c      	mov	r4, r5
 801acbc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801acc0:	3601      	adds	r6, #1
 801acc2:	f8c3 8014 	str.w	r8, [r3, #20]
 801acc6:	6126      	str	r6, [r4, #16]
 801acc8:	4620      	mov	r0, r4
 801acca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801acce:	bf00      	nop
 801acd0:	0801d98f 	.word	0x0801d98f
 801acd4:	0801da20 	.word	0x0801da20

0801acd8 <__s2b>:
 801acd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801acdc:	460c      	mov	r4, r1
 801acde:	4615      	mov	r5, r2
 801ace0:	461f      	mov	r7, r3
 801ace2:	2209      	movs	r2, #9
 801ace4:	3308      	adds	r3, #8
 801ace6:	4606      	mov	r6, r0
 801ace8:	fb93 f3f2 	sdiv	r3, r3, r2
 801acec:	2100      	movs	r1, #0
 801acee:	2201      	movs	r2, #1
 801acf0:	429a      	cmp	r2, r3
 801acf2:	db09      	blt.n	801ad08 <__s2b+0x30>
 801acf4:	4630      	mov	r0, r6
 801acf6:	f7ff ff43 	bl	801ab80 <_Balloc>
 801acfa:	b940      	cbnz	r0, 801ad0e <__s2b+0x36>
 801acfc:	4602      	mov	r2, r0
 801acfe:	4b19      	ldr	r3, [pc, #100]	; (801ad64 <__s2b+0x8c>)
 801ad00:	4819      	ldr	r0, [pc, #100]	; (801ad68 <__s2b+0x90>)
 801ad02:	21ce      	movs	r1, #206	; 0xce
 801ad04:	f7fe fbba 	bl	801947c <__assert_func>
 801ad08:	0052      	lsls	r2, r2, #1
 801ad0a:	3101      	adds	r1, #1
 801ad0c:	e7f0      	b.n	801acf0 <__s2b+0x18>
 801ad0e:	9b08      	ldr	r3, [sp, #32]
 801ad10:	6143      	str	r3, [r0, #20]
 801ad12:	2d09      	cmp	r5, #9
 801ad14:	f04f 0301 	mov.w	r3, #1
 801ad18:	6103      	str	r3, [r0, #16]
 801ad1a:	dd16      	ble.n	801ad4a <__s2b+0x72>
 801ad1c:	f104 0909 	add.w	r9, r4, #9
 801ad20:	46c8      	mov	r8, r9
 801ad22:	442c      	add	r4, r5
 801ad24:	f818 3b01 	ldrb.w	r3, [r8], #1
 801ad28:	4601      	mov	r1, r0
 801ad2a:	3b30      	subs	r3, #48	; 0x30
 801ad2c:	220a      	movs	r2, #10
 801ad2e:	4630      	mov	r0, r6
 801ad30:	f7ff ff88 	bl	801ac44 <__multadd>
 801ad34:	45a0      	cmp	r8, r4
 801ad36:	d1f5      	bne.n	801ad24 <__s2b+0x4c>
 801ad38:	f1a5 0408 	sub.w	r4, r5, #8
 801ad3c:	444c      	add	r4, r9
 801ad3e:	1b2d      	subs	r5, r5, r4
 801ad40:	1963      	adds	r3, r4, r5
 801ad42:	42bb      	cmp	r3, r7
 801ad44:	db04      	blt.n	801ad50 <__s2b+0x78>
 801ad46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ad4a:	340a      	adds	r4, #10
 801ad4c:	2509      	movs	r5, #9
 801ad4e:	e7f6      	b.n	801ad3e <__s2b+0x66>
 801ad50:	f814 3b01 	ldrb.w	r3, [r4], #1
 801ad54:	4601      	mov	r1, r0
 801ad56:	3b30      	subs	r3, #48	; 0x30
 801ad58:	220a      	movs	r2, #10
 801ad5a:	4630      	mov	r0, r6
 801ad5c:	f7ff ff72 	bl	801ac44 <__multadd>
 801ad60:	e7ee      	b.n	801ad40 <__s2b+0x68>
 801ad62:	bf00      	nop
 801ad64:	0801d98f 	.word	0x0801d98f
 801ad68:	0801da20 	.word	0x0801da20

0801ad6c <__hi0bits>:
 801ad6c:	0c03      	lsrs	r3, r0, #16
 801ad6e:	041b      	lsls	r3, r3, #16
 801ad70:	b9d3      	cbnz	r3, 801ada8 <__hi0bits+0x3c>
 801ad72:	0400      	lsls	r0, r0, #16
 801ad74:	2310      	movs	r3, #16
 801ad76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801ad7a:	bf04      	itt	eq
 801ad7c:	0200      	lsleq	r0, r0, #8
 801ad7e:	3308      	addeq	r3, #8
 801ad80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801ad84:	bf04      	itt	eq
 801ad86:	0100      	lsleq	r0, r0, #4
 801ad88:	3304      	addeq	r3, #4
 801ad8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801ad8e:	bf04      	itt	eq
 801ad90:	0080      	lsleq	r0, r0, #2
 801ad92:	3302      	addeq	r3, #2
 801ad94:	2800      	cmp	r0, #0
 801ad96:	db05      	blt.n	801ada4 <__hi0bits+0x38>
 801ad98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801ad9c:	f103 0301 	add.w	r3, r3, #1
 801ada0:	bf08      	it	eq
 801ada2:	2320      	moveq	r3, #32
 801ada4:	4618      	mov	r0, r3
 801ada6:	4770      	bx	lr
 801ada8:	2300      	movs	r3, #0
 801adaa:	e7e4      	b.n	801ad76 <__hi0bits+0xa>

0801adac <__lo0bits>:
 801adac:	6803      	ldr	r3, [r0, #0]
 801adae:	f013 0207 	ands.w	r2, r3, #7
 801adb2:	4601      	mov	r1, r0
 801adb4:	d00b      	beq.n	801adce <__lo0bits+0x22>
 801adb6:	07da      	lsls	r2, r3, #31
 801adb8:	d424      	bmi.n	801ae04 <__lo0bits+0x58>
 801adba:	0798      	lsls	r0, r3, #30
 801adbc:	bf49      	itett	mi
 801adbe:	085b      	lsrmi	r3, r3, #1
 801adc0:	089b      	lsrpl	r3, r3, #2
 801adc2:	2001      	movmi	r0, #1
 801adc4:	600b      	strmi	r3, [r1, #0]
 801adc6:	bf5c      	itt	pl
 801adc8:	600b      	strpl	r3, [r1, #0]
 801adca:	2002      	movpl	r0, #2
 801adcc:	4770      	bx	lr
 801adce:	b298      	uxth	r0, r3
 801add0:	b9b0      	cbnz	r0, 801ae00 <__lo0bits+0x54>
 801add2:	0c1b      	lsrs	r3, r3, #16
 801add4:	2010      	movs	r0, #16
 801add6:	f013 0fff 	tst.w	r3, #255	; 0xff
 801adda:	bf04      	itt	eq
 801addc:	0a1b      	lsreq	r3, r3, #8
 801adde:	3008      	addeq	r0, #8
 801ade0:	071a      	lsls	r2, r3, #28
 801ade2:	bf04      	itt	eq
 801ade4:	091b      	lsreq	r3, r3, #4
 801ade6:	3004      	addeq	r0, #4
 801ade8:	079a      	lsls	r2, r3, #30
 801adea:	bf04      	itt	eq
 801adec:	089b      	lsreq	r3, r3, #2
 801adee:	3002      	addeq	r0, #2
 801adf0:	07da      	lsls	r2, r3, #31
 801adf2:	d403      	bmi.n	801adfc <__lo0bits+0x50>
 801adf4:	085b      	lsrs	r3, r3, #1
 801adf6:	f100 0001 	add.w	r0, r0, #1
 801adfa:	d005      	beq.n	801ae08 <__lo0bits+0x5c>
 801adfc:	600b      	str	r3, [r1, #0]
 801adfe:	4770      	bx	lr
 801ae00:	4610      	mov	r0, r2
 801ae02:	e7e8      	b.n	801add6 <__lo0bits+0x2a>
 801ae04:	2000      	movs	r0, #0
 801ae06:	4770      	bx	lr
 801ae08:	2020      	movs	r0, #32
 801ae0a:	4770      	bx	lr

0801ae0c <__i2b>:
 801ae0c:	b510      	push	{r4, lr}
 801ae0e:	460c      	mov	r4, r1
 801ae10:	2101      	movs	r1, #1
 801ae12:	f7ff feb5 	bl	801ab80 <_Balloc>
 801ae16:	4602      	mov	r2, r0
 801ae18:	b928      	cbnz	r0, 801ae26 <__i2b+0x1a>
 801ae1a:	4b05      	ldr	r3, [pc, #20]	; (801ae30 <__i2b+0x24>)
 801ae1c:	4805      	ldr	r0, [pc, #20]	; (801ae34 <__i2b+0x28>)
 801ae1e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801ae22:	f7fe fb2b 	bl	801947c <__assert_func>
 801ae26:	2301      	movs	r3, #1
 801ae28:	6144      	str	r4, [r0, #20]
 801ae2a:	6103      	str	r3, [r0, #16]
 801ae2c:	bd10      	pop	{r4, pc}
 801ae2e:	bf00      	nop
 801ae30:	0801d98f 	.word	0x0801d98f
 801ae34:	0801da20 	.word	0x0801da20

0801ae38 <__multiply>:
 801ae38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae3c:	4614      	mov	r4, r2
 801ae3e:	690a      	ldr	r2, [r1, #16]
 801ae40:	6923      	ldr	r3, [r4, #16]
 801ae42:	429a      	cmp	r2, r3
 801ae44:	bfb8      	it	lt
 801ae46:	460b      	movlt	r3, r1
 801ae48:	460d      	mov	r5, r1
 801ae4a:	bfbc      	itt	lt
 801ae4c:	4625      	movlt	r5, r4
 801ae4e:	461c      	movlt	r4, r3
 801ae50:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801ae54:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801ae58:	68ab      	ldr	r3, [r5, #8]
 801ae5a:	6869      	ldr	r1, [r5, #4]
 801ae5c:	eb0a 0709 	add.w	r7, sl, r9
 801ae60:	42bb      	cmp	r3, r7
 801ae62:	b085      	sub	sp, #20
 801ae64:	bfb8      	it	lt
 801ae66:	3101      	addlt	r1, #1
 801ae68:	f7ff fe8a 	bl	801ab80 <_Balloc>
 801ae6c:	b930      	cbnz	r0, 801ae7c <__multiply+0x44>
 801ae6e:	4602      	mov	r2, r0
 801ae70:	4b42      	ldr	r3, [pc, #264]	; (801af7c <__multiply+0x144>)
 801ae72:	4843      	ldr	r0, [pc, #268]	; (801af80 <__multiply+0x148>)
 801ae74:	f240 115d 	movw	r1, #349	; 0x15d
 801ae78:	f7fe fb00 	bl	801947c <__assert_func>
 801ae7c:	f100 0614 	add.w	r6, r0, #20
 801ae80:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801ae84:	4633      	mov	r3, r6
 801ae86:	2200      	movs	r2, #0
 801ae88:	4543      	cmp	r3, r8
 801ae8a:	d31e      	bcc.n	801aeca <__multiply+0x92>
 801ae8c:	f105 0c14 	add.w	ip, r5, #20
 801ae90:	f104 0314 	add.w	r3, r4, #20
 801ae94:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801ae98:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801ae9c:	9202      	str	r2, [sp, #8]
 801ae9e:	ebac 0205 	sub.w	r2, ip, r5
 801aea2:	3a15      	subs	r2, #21
 801aea4:	f022 0203 	bic.w	r2, r2, #3
 801aea8:	3204      	adds	r2, #4
 801aeaa:	f105 0115 	add.w	r1, r5, #21
 801aeae:	458c      	cmp	ip, r1
 801aeb0:	bf38      	it	cc
 801aeb2:	2204      	movcc	r2, #4
 801aeb4:	9201      	str	r2, [sp, #4]
 801aeb6:	9a02      	ldr	r2, [sp, #8]
 801aeb8:	9303      	str	r3, [sp, #12]
 801aeba:	429a      	cmp	r2, r3
 801aebc:	d808      	bhi.n	801aed0 <__multiply+0x98>
 801aebe:	2f00      	cmp	r7, #0
 801aec0:	dc55      	bgt.n	801af6e <__multiply+0x136>
 801aec2:	6107      	str	r7, [r0, #16]
 801aec4:	b005      	add	sp, #20
 801aec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aeca:	f843 2b04 	str.w	r2, [r3], #4
 801aece:	e7db      	b.n	801ae88 <__multiply+0x50>
 801aed0:	f8b3 a000 	ldrh.w	sl, [r3]
 801aed4:	f1ba 0f00 	cmp.w	sl, #0
 801aed8:	d020      	beq.n	801af1c <__multiply+0xe4>
 801aeda:	f105 0e14 	add.w	lr, r5, #20
 801aede:	46b1      	mov	r9, r6
 801aee0:	2200      	movs	r2, #0
 801aee2:	f85e 4b04 	ldr.w	r4, [lr], #4
 801aee6:	f8d9 b000 	ldr.w	fp, [r9]
 801aeea:	b2a1      	uxth	r1, r4
 801aeec:	fa1f fb8b 	uxth.w	fp, fp
 801aef0:	fb0a b101 	mla	r1, sl, r1, fp
 801aef4:	4411      	add	r1, r2
 801aef6:	f8d9 2000 	ldr.w	r2, [r9]
 801aefa:	0c24      	lsrs	r4, r4, #16
 801aefc:	0c12      	lsrs	r2, r2, #16
 801aefe:	fb0a 2404 	mla	r4, sl, r4, r2
 801af02:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801af06:	b289      	uxth	r1, r1
 801af08:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801af0c:	45f4      	cmp	ip, lr
 801af0e:	f849 1b04 	str.w	r1, [r9], #4
 801af12:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801af16:	d8e4      	bhi.n	801aee2 <__multiply+0xaa>
 801af18:	9901      	ldr	r1, [sp, #4]
 801af1a:	5072      	str	r2, [r6, r1]
 801af1c:	9a03      	ldr	r2, [sp, #12]
 801af1e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801af22:	3304      	adds	r3, #4
 801af24:	f1b9 0f00 	cmp.w	r9, #0
 801af28:	d01f      	beq.n	801af6a <__multiply+0x132>
 801af2a:	6834      	ldr	r4, [r6, #0]
 801af2c:	f105 0114 	add.w	r1, r5, #20
 801af30:	46b6      	mov	lr, r6
 801af32:	f04f 0a00 	mov.w	sl, #0
 801af36:	880a      	ldrh	r2, [r1, #0]
 801af38:	f8be b002 	ldrh.w	fp, [lr, #2]
 801af3c:	fb09 b202 	mla	r2, r9, r2, fp
 801af40:	4492      	add	sl, r2
 801af42:	b2a4      	uxth	r4, r4
 801af44:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801af48:	f84e 4b04 	str.w	r4, [lr], #4
 801af4c:	f851 4b04 	ldr.w	r4, [r1], #4
 801af50:	f8be 2000 	ldrh.w	r2, [lr]
 801af54:	0c24      	lsrs	r4, r4, #16
 801af56:	fb09 2404 	mla	r4, r9, r4, r2
 801af5a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801af5e:	458c      	cmp	ip, r1
 801af60:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801af64:	d8e7      	bhi.n	801af36 <__multiply+0xfe>
 801af66:	9a01      	ldr	r2, [sp, #4]
 801af68:	50b4      	str	r4, [r6, r2]
 801af6a:	3604      	adds	r6, #4
 801af6c:	e7a3      	b.n	801aeb6 <__multiply+0x7e>
 801af6e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801af72:	2b00      	cmp	r3, #0
 801af74:	d1a5      	bne.n	801aec2 <__multiply+0x8a>
 801af76:	3f01      	subs	r7, #1
 801af78:	e7a1      	b.n	801aebe <__multiply+0x86>
 801af7a:	bf00      	nop
 801af7c:	0801d98f 	.word	0x0801d98f
 801af80:	0801da20 	.word	0x0801da20

0801af84 <__pow5mult>:
 801af84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801af88:	4615      	mov	r5, r2
 801af8a:	f012 0203 	ands.w	r2, r2, #3
 801af8e:	4606      	mov	r6, r0
 801af90:	460f      	mov	r7, r1
 801af92:	d007      	beq.n	801afa4 <__pow5mult+0x20>
 801af94:	4c25      	ldr	r4, [pc, #148]	; (801b02c <__pow5mult+0xa8>)
 801af96:	3a01      	subs	r2, #1
 801af98:	2300      	movs	r3, #0
 801af9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801af9e:	f7ff fe51 	bl	801ac44 <__multadd>
 801afa2:	4607      	mov	r7, r0
 801afa4:	10ad      	asrs	r5, r5, #2
 801afa6:	d03d      	beq.n	801b024 <__pow5mult+0xa0>
 801afa8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801afaa:	b97c      	cbnz	r4, 801afcc <__pow5mult+0x48>
 801afac:	2010      	movs	r0, #16
 801afae:	f7fc f8bd 	bl	801712c <malloc>
 801afb2:	4602      	mov	r2, r0
 801afb4:	6270      	str	r0, [r6, #36]	; 0x24
 801afb6:	b928      	cbnz	r0, 801afc4 <__pow5mult+0x40>
 801afb8:	4b1d      	ldr	r3, [pc, #116]	; (801b030 <__pow5mult+0xac>)
 801afba:	481e      	ldr	r0, [pc, #120]	; (801b034 <__pow5mult+0xb0>)
 801afbc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801afc0:	f7fe fa5c 	bl	801947c <__assert_func>
 801afc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801afc8:	6004      	str	r4, [r0, #0]
 801afca:	60c4      	str	r4, [r0, #12]
 801afcc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801afd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801afd4:	b94c      	cbnz	r4, 801afea <__pow5mult+0x66>
 801afd6:	f240 2171 	movw	r1, #625	; 0x271
 801afda:	4630      	mov	r0, r6
 801afdc:	f7ff ff16 	bl	801ae0c <__i2b>
 801afe0:	2300      	movs	r3, #0
 801afe2:	f8c8 0008 	str.w	r0, [r8, #8]
 801afe6:	4604      	mov	r4, r0
 801afe8:	6003      	str	r3, [r0, #0]
 801afea:	f04f 0900 	mov.w	r9, #0
 801afee:	07eb      	lsls	r3, r5, #31
 801aff0:	d50a      	bpl.n	801b008 <__pow5mult+0x84>
 801aff2:	4639      	mov	r1, r7
 801aff4:	4622      	mov	r2, r4
 801aff6:	4630      	mov	r0, r6
 801aff8:	f7ff ff1e 	bl	801ae38 <__multiply>
 801affc:	4639      	mov	r1, r7
 801affe:	4680      	mov	r8, r0
 801b000:	4630      	mov	r0, r6
 801b002:	f7ff fdfd 	bl	801ac00 <_Bfree>
 801b006:	4647      	mov	r7, r8
 801b008:	106d      	asrs	r5, r5, #1
 801b00a:	d00b      	beq.n	801b024 <__pow5mult+0xa0>
 801b00c:	6820      	ldr	r0, [r4, #0]
 801b00e:	b938      	cbnz	r0, 801b020 <__pow5mult+0x9c>
 801b010:	4622      	mov	r2, r4
 801b012:	4621      	mov	r1, r4
 801b014:	4630      	mov	r0, r6
 801b016:	f7ff ff0f 	bl	801ae38 <__multiply>
 801b01a:	6020      	str	r0, [r4, #0]
 801b01c:	f8c0 9000 	str.w	r9, [r0]
 801b020:	4604      	mov	r4, r0
 801b022:	e7e4      	b.n	801afee <__pow5mult+0x6a>
 801b024:	4638      	mov	r0, r7
 801b026:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b02a:	bf00      	nop
 801b02c:	0801db70 	.word	0x0801db70
 801b030:	0801d919 	.word	0x0801d919
 801b034:	0801da20 	.word	0x0801da20

0801b038 <__lshift>:
 801b038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b03c:	460c      	mov	r4, r1
 801b03e:	6849      	ldr	r1, [r1, #4]
 801b040:	6923      	ldr	r3, [r4, #16]
 801b042:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b046:	68a3      	ldr	r3, [r4, #8]
 801b048:	4607      	mov	r7, r0
 801b04a:	4691      	mov	r9, r2
 801b04c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b050:	f108 0601 	add.w	r6, r8, #1
 801b054:	42b3      	cmp	r3, r6
 801b056:	db0b      	blt.n	801b070 <__lshift+0x38>
 801b058:	4638      	mov	r0, r7
 801b05a:	f7ff fd91 	bl	801ab80 <_Balloc>
 801b05e:	4605      	mov	r5, r0
 801b060:	b948      	cbnz	r0, 801b076 <__lshift+0x3e>
 801b062:	4602      	mov	r2, r0
 801b064:	4b28      	ldr	r3, [pc, #160]	; (801b108 <__lshift+0xd0>)
 801b066:	4829      	ldr	r0, [pc, #164]	; (801b10c <__lshift+0xd4>)
 801b068:	f240 11d9 	movw	r1, #473	; 0x1d9
 801b06c:	f7fe fa06 	bl	801947c <__assert_func>
 801b070:	3101      	adds	r1, #1
 801b072:	005b      	lsls	r3, r3, #1
 801b074:	e7ee      	b.n	801b054 <__lshift+0x1c>
 801b076:	2300      	movs	r3, #0
 801b078:	f100 0114 	add.w	r1, r0, #20
 801b07c:	f100 0210 	add.w	r2, r0, #16
 801b080:	4618      	mov	r0, r3
 801b082:	4553      	cmp	r3, sl
 801b084:	db33      	blt.n	801b0ee <__lshift+0xb6>
 801b086:	6920      	ldr	r0, [r4, #16]
 801b088:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801b08c:	f104 0314 	add.w	r3, r4, #20
 801b090:	f019 091f 	ands.w	r9, r9, #31
 801b094:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801b098:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801b09c:	d02b      	beq.n	801b0f6 <__lshift+0xbe>
 801b09e:	f1c9 0e20 	rsb	lr, r9, #32
 801b0a2:	468a      	mov	sl, r1
 801b0a4:	2200      	movs	r2, #0
 801b0a6:	6818      	ldr	r0, [r3, #0]
 801b0a8:	fa00 f009 	lsl.w	r0, r0, r9
 801b0ac:	4302      	orrs	r2, r0
 801b0ae:	f84a 2b04 	str.w	r2, [sl], #4
 801b0b2:	f853 2b04 	ldr.w	r2, [r3], #4
 801b0b6:	459c      	cmp	ip, r3
 801b0b8:	fa22 f20e 	lsr.w	r2, r2, lr
 801b0bc:	d8f3      	bhi.n	801b0a6 <__lshift+0x6e>
 801b0be:	ebac 0304 	sub.w	r3, ip, r4
 801b0c2:	3b15      	subs	r3, #21
 801b0c4:	f023 0303 	bic.w	r3, r3, #3
 801b0c8:	3304      	adds	r3, #4
 801b0ca:	f104 0015 	add.w	r0, r4, #21
 801b0ce:	4584      	cmp	ip, r0
 801b0d0:	bf38      	it	cc
 801b0d2:	2304      	movcc	r3, #4
 801b0d4:	50ca      	str	r2, [r1, r3]
 801b0d6:	b10a      	cbz	r2, 801b0dc <__lshift+0xa4>
 801b0d8:	f108 0602 	add.w	r6, r8, #2
 801b0dc:	3e01      	subs	r6, #1
 801b0de:	4638      	mov	r0, r7
 801b0e0:	612e      	str	r6, [r5, #16]
 801b0e2:	4621      	mov	r1, r4
 801b0e4:	f7ff fd8c 	bl	801ac00 <_Bfree>
 801b0e8:	4628      	mov	r0, r5
 801b0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b0ee:	f842 0f04 	str.w	r0, [r2, #4]!
 801b0f2:	3301      	adds	r3, #1
 801b0f4:	e7c5      	b.n	801b082 <__lshift+0x4a>
 801b0f6:	3904      	subs	r1, #4
 801b0f8:	f853 2b04 	ldr.w	r2, [r3], #4
 801b0fc:	f841 2f04 	str.w	r2, [r1, #4]!
 801b100:	459c      	cmp	ip, r3
 801b102:	d8f9      	bhi.n	801b0f8 <__lshift+0xc0>
 801b104:	e7ea      	b.n	801b0dc <__lshift+0xa4>
 801b106:	bf00      	nop
 801b108:	0801d98f 	.word	0x0801d98f
 801b10c:	0801da20 	.word	0x0801da20

0801b110 <__mcmp>:
 801b110:	b530      	push	{r4, r5, lr}
 801b112:	6902      	ldr	r2, [r0, #16]
 801b114:	690c      	ldr	r4, [r1, #16]
 801b116:	1b12      	subs	r2, r2, r4
 801b118:	d10e      	bne.n	801b138 <__mcmp+0x28>
 801b11a:	f100 0314 	add.w	r3, r0, #20
 801b11e:	3114      	adds	r1, #20
 801b120:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801b124:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801b128:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801b12c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801b130:	42a5      	cmp	r5, r4
 801b132:	d003      	beq.n	801b13c <__mcmp+0x2c>
 801b134:	d305      	bcc.n	801b142 <__mcmp+0x32>
 801b136:	2201      	movs	r2, #1
 801b138:	4610      	mov	r0, r2
 801b13a:	bd30      	pop	{r4, r5, pc}
 801b13c:	4283      	cmp	r3, r0
 801b13e:	d3f3      	bcc.n	801b128 <__mcmp+0x18>
 801b140:	e7fa      	b.n	801b138 <__mcmp+0x28>
 801b142:	f04f 32ff 	mov.w	r2, #4294967295
 801b146:	e7f7      	b.n	801b138 <__mcmp+0x28>

0801b148 <__mdiff>:
 801b148:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b14c:	460c      	mov	r4, r1
 801b14e:	4606      	mov	r6, r0
 801b150:	4611      	mov	r1, r2
 801b152:	4620      	mov	r0, r4
 801b154:	4617      	mov	r7, r2
 801b156:	f7ff ffdb 	bl	801b110 <__mcmp>
 801b15a:	1e05      	subs	r5, r0, #0
 801b15c:	d110      	bne.n	801b180 <__mdiff+0x38>
 801b15e:	4629      	mov	r1, r5
 801b160:	4630      	mov	r0, r6
 801b162:	f7ff fd0d 	bl	801ab80 <_Balloc>
 801b166:	b930      	cbnz	r0, 801b176 <__mdiff+0x2e>
 801b168:	4b39      	ldr	r3, [pc, #228]	; (801b250 <__mdiff+0x108>)
 801b16a:	4602      	mov	r2, r0
 801b16c:	f240 2132 	movw	r1, #562	; 0x232
 801b170:	4838      	ldr	r0, [pc, #224]	; (801b254 <__mdiff+0x10c>)
 801b172:	f7fe f983 	bl	801947c <__assert_func>
 801b176:	2301      	movs	r3, #1
 801b178:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b17c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b180:	bfa4      	itt	ge
 801b182:	463b      	movge	r3, r7
 801b184:	4627      	movge	r7, r4
 801b186:	4630      	mov	r0, r6
 801b188:	6879      	ldr	r1, [r7, #4]
 801b18a:	bfa6      	itte	ge
 801b18c:	461c      	movge	r4, r3
 801b18e:	2500      	movge	r5, #0
 801b190:	2501      	movlt	r5, #1
 801b192:	f7ff fcf5 	bl	801ab80 <_Balloc>
 801b196:	b920      	cbnz	r0, 801b1a2 <__mdiff+0x5a>
 801b198:	4b2d      	ldr	r3, [pc, #180]	; (801b250 <__mdiff+0x108>)
 801b19a:	4602      	mov	r2, r0
 801b19c:	f44f 7110 	mov.w	r1, #576	; 0x240
 801b1a0:	e7e6      	b.n	801b170 <__mdiff+0x28>
 801b1a2:	693e      	ldr	r6, [r7, #16]
 801b1a4:	60c5      	str	r5, [r0, #12]
 801b1a6:	6925      	ldr	r5, [r4, #16]
 801b1a8:	f107 0114 	add.w	r1, r7, #20
 801b1ac:	f104 0914 	add.w	r9, r4, #20
 801b1b0:	f100 0e14 	add.w	lr, r0, #20
 801b1b4:	f107 0210 	add.w	r2, r7, #16
 801b1b8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801b1bc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801b1c0:	46f2      	mov	sl, lr
 801b1c2:	2700      	movs	r7, #0
 801b1c4:	f859 3b04 	ldr.w	r3, [r9], #4
 801b1c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b1cc:	fa1f f883 	uxth.w	r8, r3
 801b1d0:	fa17 f78b 	uxtah	r7, r7, fp
 801b1d4:	0c1b      	lsrs	r3, r3, #16
 801b1d6:	eba7 0808 	sub.w	r8, r7, r8
 801b1da:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b1de:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b1e2:	fa1f f888 	uxth.w	r8, r8
 801b1e6:	141f      	asrs	r7, r3, #16
 801b1e8:	454d      	cmp	r5, r9
 801b1ea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b1ee:	f84a 3b04 	str.w	r3, [sl], #4
 801b1f2:	d8e7      	bhi.n	801b1c4 <__mdiff+0x7c>
 801b1f4:	1b2b      	subs	r3, r5, r4
 801b1f6:	3b15      	subs	r3, #21
 801b1f8:	f023 0303 	bic.w	r3, r3, #3
 801b1fc:	3304      	adds	r3, #4
 801b1fe:	3415      	adds	r4, #21
 801b200:	42a5      	cmp	r5, r4
 801b202:	bf38      	it	cc
 801b204:	2304      	movcc	r3, #4
 801b206:	4419      	add	r1, r3
 801b208:	4473      	add	r3, lr
 801b20a:	469e      	mov	lr, r3
 801b20c:	460d      	mov	r5, r1
 801b20e:	4565      	cmp	r5, ip
 801b210:	d30e      	bcc.n	801b230 <__mdiff+0xe8>
 801b212:	f10c 0203 	add.w	r2, ip, #3
 801b216:	1a52      	subs	r2, r2, r1
 801b218:	f022 0203 	bic.w	r2, r2, #3
 801b21c:	3903      	subs	r1, #3
 801b21e:	458c      	cmp	ip, r1
 801b220:	bf38      	it	cc
 801b222:	2200      	movcc	r2, #0
 801b224:	441a      	add	r2, r3
 801b226:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b22a:	b17b      	cbz	r3, 801b24c <__mdiff+0x104>
 801b22c:	6106      	str	r6, [r0, #16]
 801b22e:	e7a5      	b.n	801b17c <__mdiff+0x34>
 801b230:	f855 8b04 	ldr.w	r8, [r5], #4
 801b234:	fa17 f488 	uxtah	r4, r7, r8
 801b238:	1422      	asrs	r2, r4, #16
 801b23a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801b23e:	b2a4      	uxth	r4, r4
 801b240:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801b244:	f84e 4b04 	str.w	r4, [lr], #4
 801b248:	1417      	asrs	r7, r2, #16
 801b24a:	e7e0      	b.n	801b20e <__mdiff+0xc6>
 801b24c:	3e01      	subs	r6, #1
 801b24e:	e7ea      	b.n	801b226 <__mdiff+0xde>
 801b250:	0801d98f 	.word	0x0801d98f
 801b254:	0801da20 	.word	0x0801da20

0801b258 <__ulp>:
 801b258:	b082      	sub	sp, #8
 801b25a:	ed8d 0b00 	vstr	d0, [sp]
 801b25e:	9b01      	ldr	r3, [sp, #4]
 801b260:	4912      	ldr	r1, [pc, #72]	; (801b2ac <__ulp+0x54>)
 801b262:	4019      	ands	r1, r3
 801b264:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801b268:	2900      	cmp	r1, #0
 801b26a:	dd05      	ble.n	801b278 <__ulp+0x20>
 801b26c:	2200      	movs	r2, #0
 801b26e:	460b      	mov	r3, r1
 801b270:	ec43 2b10 	vmov	d0, r2, r3
 801b274:	b002      	add	sp, #8
 801b276:	4770      	bx	lr
 801b278:	4249      	negs	r1, r1
 801b27a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801b27e:	ea4f 5021 	mov.w	r0, r1, asr #20
 801b282:	f04f 0200 	mov.w	r2, #0
 801b286:	f04f 0300 	mov.w	r3, #0
 801b28a:	da04      	bge.n	801b296 <__ulp+0x3e>
 801b28c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801b290:	fa41 f300 	asr.w	r3, r1, r0
 801b294:	e7ec      	b.n	801b270 <__ulp+0x18>
 801b296:	f1a0 0114 	sub.w	r1, r0, #20
 801b29a:	291e      	cmp	r1, #30
 801b29c:	bfda      	itte	le
 801b29e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801b2a2:	fa20 f101 	lsrle.w	r1, r0, r1
 801b2a6:	2101      	movgt	r1, #1
 801b2a8:	460a      	mov	r2, r1
 801b2aa:	e7e1      	b.n	801b270 <__ulp+0x18>
 801b2ac:	7ff00000 	.word	0x7ff00000

0801b2b0 <__b2d>:
 801b2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b2b2:	6905      	ldr	r5, [r0, #16]
 801b2b4:	f100 0714 	add.w	r7, r0, #20
 801b2b8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801b2bc:	1f2e      	subs	r6, r5, #4
 801b2be:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801b2c2:	4620      	mov	r0, r4
 801b2c4:	f7ff fd52 	bl	801ad6c <__hi0bits>
 801b2c8:	f1c0 0320 	rsb	r3, r0, #32
 801b2cc:	280a      	cmp	r0, #10
 801b2ce:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801b34c <__b2d+0x9c>
 801b2d2:	600b      	str	r3, [r1, #0]
 801b2d4:	dc14      	bgt.n	801b300 <__b2d+0x50>
 801b2d6:	f1c0 0e0b 	rsb	lr, r0, #11
 801b2da:	fa24 f10e 	lsr.w	r1, r4, lr
 801b2de:	42b7      	cmp	r7, r6
 801b2e0:	ea41 030c 	orr.w	r3, r1, ip
 801b2e4:	bf34      	ite	cc
 801b2e6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b2ea:	2100      	movcs	r1, #0
 801b2ec:	3015      	adds	r0, #21
 801b2ee:	fa04 f000 	lsl.w	r0, r4, r0
 801b2f2:	fa21 f10e 	lsr.w	r1, r1, lr
 801b2f6:	ea40 0201 	orr.w	r2, r0, r1
 801b2fa:	ec43 2b10 	vmov	d0, r2, r3
 801b2fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b300:	42b7      	cmp	r7, r6
 801b302:	bf3a      	itte	cc
 801b304:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801b308:	f1a5 0608 	subcc.w	r6, r5, #8
 801b30c:	2100      	movcs	r1, #0
 801b30e:	380b      	subs	r0, #11
 801b310:	d017      	beq.n	801b342 <__b2d+0x92>
 801b312:	f1c0 0c20 	rsb	ip, r0, #32
 801b316:	fa04 f500 	lsl.w	r5, r4, r0
 801b31a:	42be      	cmp	r6, r7
 801b31c:	fa21 f40c 	lsr.w	r4, r1, ip
 801b320:	ea45 0504 	orr.w	r5, r5, r4
 801b324:	bf8c      	ite	hi
 801b326:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801b32a:	2400      	movls	r4, #0
 801b32c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801b330:	fa01 f000 	lsl.w	r0, r1, r0
 801b334:	fa24 f40c 	lsr.w	r4, r4, ip
 801b338:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801b33c:	ea40 0204 	orr.w	r2, r0, r4
 801b340:	e7db      	b.n	801b2fa <__b2d+0x4a>
 801b342:	ea44 030c 	orr.w	r3, r4, ip
 801b346:	460a      	mov	r2, r1
 801b348:	e7d7      	b.n	801b2fa <__b2d+0x4a>
 801b34a:	bf00      	nop
 801b34c:	3ff00000 	.word	0x3ff00000

0801b350 <__d2b>:
 801b350:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b354:	4689      	mov	r9, r1
 801b356:	2101      	movs	r1, #1
 801b358:	ec57 6b10 	vmov	r6, r7, d0
 801b35c:	4690      	mov	r8, r2
 801b35e:	f7ff fc0f 	bl	801ab80 <_Balloc>
 801b362:	4604      	mov	r4, r0
 801b364:	b930      	cbnz	r0, 801b374 <__d2b+0x24>
 801b366:	4602      	mov	r2, r0
 801b368:	4b25      	ldr	r3, [pc, #148]	; (801b400 <__d2b+0xb0>)
 801b36a:	4826      	ldr	r0, [pc, #152]	; (801b404 <__d2b+0xb4>)
 801b36c:	f240 310a 	movw	r1, #778	; 0x30a
 801b370:	f7fe f884 	bl	801947c <__assert_func>
 801b374:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b378:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b37c:	bb35      	cbnz	r5, 801b3cc <__d2b+0x7c>
 801b37e:	2e00      	cmp	r6, #0
 801b380:	9301      	str	r3, [sp, #4]
 801b382:	d028      	beq.n	801b3d6 <__d2b+0x86>
 801b384:	4668      	mov	r0, sp
 801b386:	9600      	str	r6, [sp, #0]
 801b388:	f7ff fd10 	bl	801adac <__lo0bits>
 801b38c:	9900      	ldr	r1, [sp, #0]
 801b38e:	b300      	cbz	r0, 801b3d2 <__d2b+0x82>
 801b390:	9a01      	ldr	r2, [sp, #4]
 801b392:	f1c0 0320 	rsb	r3, r0, #32
 801b396:	fa02 f303 	lsl.w	r3, r2, r3
 801b39a:	430b      	orrs	r3, r1
 801b39c:	40c2      	lsrs	r2, r0
 801b39e:	6163      	str	r3, [r4, #20]
 801b3a0:	9201      	str	r2, [sp, #4]
 801b3a2:	9b01      	ldr	r3, [sp, #4]
 801b3a4:	61a3      	str	r3, [r4, #24]
 801b3a6:	2b00      	cmp	r3, #0
 801b3a8:	bf14      	ite	ne
 801b3aa:	2202      	movne	r2, #2
 801b3ac:	2201      	moveq	r2, #1
 801b3ae:	6122      	str	r2, [r4, #16]
 801b3b0:	b1d5      	cbz	r5, 801b3e8 <__d2b+0x98>
 801b3b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b3b6:	4405      	add	r5, r0
 801b3b8:	f8c9 5000 	str.w	r5, [r9]
 801b3bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b3c0:	f8c8 0000 	str.w	r0, [r8]
 801b3c4:	4620      	mov	r0, r4
 801b3c6:	b003      	add	sp, #12
 801b3c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b3cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b3d0:	e7d5      	b.n	801b37e <__d2b+0x2e>
 801b3d2:	6161      	str	r1, [r4, #20]
 801b3d4:	e7e5      	b.n	801b3a2 <__d2b+0x52>
 801b3d6:	a801      	add	r0, sp, #4
 801b3d8:	f7ff fce8 	bl	801adac <__lo0bits>
 801b3dc:	9b01      	ldr	r3, [sp, #4]
 801b3de:	6163      	str	r3, [r4, #20]
 801b3e0:	2201      	movs	r2, #1
 801b3e2:	6122      	str	r2, [r4, #16]
 801b3e4:	3020      	adds	r0, #32
 801b3e6:	e7e3      	b.n	801b3b0 <__d2b+0x60>
 801b3e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b3ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b3f0:	f8c9 0000 	str.w	r0, [r9]
 801b3f4:	6918      	ldr	r0, [r3, #16]
 801b3f6:	f7ff fcb9 	bl	801ad6c <__hi0bits>
 801b3fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b3fe:	e7df      	b.n	801b3c0 <__d2b+0x70>
 801b400:	0801d98f 	.word	0x0801d98f
 801b404:	0801da20 	.word	0x0801da20

0801b408 <__ratio>:
 801b408:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b40c:	4688      	mov	r8, r1
 801b40e:	4669      	mov	r1, sp
 801b410:	4681      	mov	r9, r0
 801b412:	f7ff ff4d 	bl	801b2b0 <__b2d>
 801b416:	a901      	add	r1, sp, #4
 801b418:	4640      	mov	r0, r8
 801b41a:	ec55 4b10 	vmov	r4, r5, d0
 801b41e:	f7ff ff47 	bl	801b2b0 <__b2d>
 801b422:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801b426:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801b42a:	eba3 0c02 	sub.w	ip, r3, r2
 801b42e:	e9dd 3200 	ldrd	r3, r2, [sp]
 801b432:	1a9b      	subs	r3, r3, r2
 801b434:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801b438:	ec51 0b10 	vmov	r0, r1, d0
 801b43c:	2b00      	cmp	r3, #0
 801b43e:	bfd6      	itet	le
 801b440:	460a      	movle	r2, r1
 801b442:	462a      	movgt	r2, r5
 801b444:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b448:	468b      	mov	fp, r1
 801b44a:	462f      	mov	r7, r5
 801b44c:	bfd4      	ite	le
 801b44e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801b452:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801b456:	4620      	mov	r0, r4
 801b458:	ee10 2a10 	vmov	r2, s0
 801b45c:	465b      	mov	r3, fp
 801b45e:	4639      	mov	r1, r7
 801b460:	f7e5 fa14 	bl	800088c <__aeabi_ddiv>
 801b464:	ec41 0b10 	vmov	d0, r0, r1
 801b468:	b003      	add	sp, #12
 801b46a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b46e <__copybits>:
 801b46e:	3901      	subs	r1, #1
 801b470:	b570      	push	{r4, r5, r6, lr}
 801b472:	1149      	asrs	r1, r1, #5
 801b474:	6914      	ldr	r4, [r2, #16]
 801b476:	3101      	adds	r1, #1
 801b478:	f102 0314 	add.w	r3, r2, #20
 801b47c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b480:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b484:	1f05      	subs	r5, r0, #4
 801b486:	42a3      	cmp	r3, r4
 801b488:	d30c      	bcc.n	801b4a4 <__copybits+0x36>
 801b48a:	1aa3      	subs	r3, r4, r2
 801b48c:	3b11      	subs	r3, #17
 801b48e:	f023 0303 	bic.w	r3, r3, #3
 801b492:	3211      	adds	r2, #17
 801b494:	42a2      	cmp	r2, r4
 801b496:	bf88      	it	hi
 801b498:	2300      	movhi	r3, #0
 801b49a:	4418      	add	r0, r3
 801b49c:	2300      	movs	r3, #0
 801b49e:	4288      	cmp	r0, r1
 801b4a0:	d305      	bcc.n	801b4ae <__copybits+0x40>
 801b4a2:	bd70      	pop	{r4, r5, r6, pc}
 801b4a4:	f853 6b04 	ldr.w	r6, [r3], #4
 801b4a8:	f845 6f04 	str.w	r6, [r5, #4]!
 801b4ac:	e7eb      	b.n	801b486 <__copybits+0x18>
 801b4ae:	f840 3b04 	str.w	r3, [r0], #4
 801b4b2:	e7f4      	b.n	801b49e <__copybits+0x30>

0801b4b4 <__any_on>:
 801b4b4:	f100 0214 	add.w	r2, r0, #20
 801b4b8:	6900      	ldr	r0, [r0, #16]
 801b4ba:	114b      	asrs	r3, r1, #5
 801b4bc:	4298      	cmp	r0, r3
 801b4be:	b510      	push	{r4, lr}
 801b4c0:	db11      	blt.n	801b4e6 <__any_on+0x32>
 801b4c2:	dd0a      	ble.n	801b4da <__any_on+0x26>
 801b4c4:	f011 011f 	ands.w	r1, r1, #31
 801b4c8:	d007      	beq.n	801b4da <__any_on+0x26>
 801b4ca:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b4ce:	fa24 f001 	lsr.w	r0, r4, r1
 801b4d2:	fa00 f101 	lsl.w	r1, r0, r1
 801b4d6:	428c      	cmp	r4, r1
 801b4d8:	d10b      	bne.n	801b4f2 <__any_on+0x3e>
 801b4da:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b4de:	4293      	cmp	r3, r2
 801b4e0:	d803      	bhi.n	801b4ea <__any_on+0x36>
 801b4e2:	2000      	movs	r0, #0
 801b4e4:	bd10      	pop	{r4, pc}
 801b4e6:	4603      	mov	r3, r0
 801b4e8:	e7f7      	b.n	801b4da <__any_on+0x26>
 801b4ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b4ee:	2900      	cmp	r1, #0
 801b4f0:	d0f5      	beq.n	801b4de <__any_on+0x2a>
 801b4f2:	2001      	movs	r0, #1
 801b4f4:	e7f6      	b.n	801b4e4 <__any_on+0x30>

0801b4f6 <_calloc_r>:
 801b4f6:	b513      	push	{r0, r1, r4, lr}
 801b4f8:	434a      	muls	r2, r1
 801b4fa:	4611      	mov	r1, r2
 801b4fc:	9201      	str	r2, [sp, #4]
 801b4fe:	f7fb fea5 	bl	801724c <_malloc_r>
 801b502:	4604      	mov	r4, r0
 801b504:	b118      	cbz	r0, 801b50e <_calloc_r+0x18>
 801b506:	9a01      	ldr	r2, [sp, #4]
 801b508:	2100      	movs	r1, #0
 801b50a:	f7fb fe47 	bl	801719c <memset>
 801b50e:	4620      	mov	r0, r4
 801b510:	b002      	add	sp, #8
 801b512:	bd10      	pop	{r4, pc}

0801b514 <_realloc_r>:
 801b514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b516:	4607      	mov	r7, r0
 801b518:	4614      	mov	r4, r2
 801b51a:	460e      	mov	r6, r1
 801b51c:	b921      	cbnz	r1, 801b528 <_realloc_r+0x14>
 801b51e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801b522:	4611      	mov	r1, r2
 801b524:	f7fb be92 	b.w	801724c <_malloc_r>
 801b528:	b922      	cbnz	r2, 801b534 <_realloc_r+0x20>
 801b52a:	f7fb fe3f 	bl	80171ac <_free_r>
 801b52e:	4625      	mov	r5, r4
 801b530:	4628      	mov	r0, r5
 801b532:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b534:	f000 fe9e 	bl	801c274 <_malloc_usable_size_r>
 801b538:	42a0      	cmp	r0, r4
 801b53a:	d20f      	bcs.n	801b55c <_realloc_r+0x48>
 801b53c:	4621      	mov	r1, r4
 801b53e:	4638      	mov	r0, r7
 801b540:	f7fb fe84 	bl	801724c <_malloc_r>
 801b544:	4605      	mov	r5, r0
 801b546:	2800      	cmp	r0, #0
 801b548:	d0f2      	beq.n	801b530 <_realloc_r+0x1c>
 801b54a:	4631      	mov	r1, r6
 801b54c:	4622      	mov	r2, r4
 801b54e:	f7fb fdfd 	bl	801714c <memcpy>
 801b552:	4631      	mov	r1, r6
 801b554:	4638      	mov	r0, r7
 801b556:	f7fb fe29 	bl	80171ac <_free_r>
 801b55a:	e7e9      	b.n	801b530 <_realloc_r+0x1c>
 801b55c:	4635      	mov	r5, r6
 801b55e:	e7e7      	b.n	801b530 <_realloc_r+0x1c>

0801b560 <__ssputs_r>:
 801b560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b564:	688e      	ldr	r6, [r1, #8]
 801b566:	429e      	cmp	r6, r3
 801b568:	4682      	mov	sl, r0
 801b56a:	460c      	mov	r4, r1
 801b56c:	4690      	mov	r8, r2
 801b56e:	461f      	mov	r7, r3
 801b570:	d838      	bhi.n	801b5e4 <__ssputs_r+0x84>
 801b572:	898a      	ldrh	r2, [r1, #12]
 801b574:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b578:	d032      	beq.n	801b5e0 <__ssputs_r+0x80>
 801b57a:	6825      	ldr	r5, [r4, #0]
 801b57c:	6909      	ldr	r1, [r1, #16]
 801b57e:	eba5 0901 	sub.w	r9, r5, r1
 801b582:	6965      	ldr	r5, [r4, #20]
 801b584:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b588:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b58c:	3301      	adds	r3, #1
 801b58e:	444b      	add	r3, r9
 801b590:	106d      	asrs	r5, r5, #1
 801b592:	429d      	cmp	r5, r3
 801b594:	bf38      	it	cc
 801b596:	461d      	movcc	r5, r3
 801b598:	0553      	lsls	r3, r2, #21
 801b59a:	d531      	bpl.n	801b600 <__ssputs_r+0xa0>
 801b59c:	4629      	mov	r1, r5
 801b59e:	f7fb fe55 	bl	801724c <_malloc_r>
 801b5a2:	4606      	mov	r6, r0
 801b5a4:	b950      	cbnz	r0, 801b5bc <__ssputs_r+0x5c>
 801b5a6:	230c      	movs	r3, #12
 801b5a8:	f8ca 3000 	str.w	r3, [sl]
 801b5ac:	89a3      	ldrh	r3, [r4, #12]
 801b5ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b5b2:	81a3      	strh	r3, [r4, #12]
 801b5b4:	f04f 30ff 	mov.w	r0, #4294967295
 801b5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b5bc:	6921      	ldr	r1, [r4, #16]
 801b5be:	464a      	mov	r2, r9
 801b5c0:	f7fb fdc4 	bl	801714c <memcpy>
 801b5c4:	89a3      	ldrh	r3, [r4, #12]
 801b5c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801b5ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b5ce:	81a3      	strh	r3, [r4, #12]
 801b5d0:	6126      	str	r6, [r4, #16]
 801b5d2:	6165      	str	r5, [r4, #20]
 801b5d4:	444e      	add	r6, r9
 801b5d6:	eba5 0509 	sub.w	r5, r5, r9
 801b5da:	6026      	str	r6, [r4, #0]
 801b5dc:	60a5      	str	r5, [r4, #8]
 801b5de:	463e      	mov	r6, r7
 801b5e0:	42be      	cmp	r6, r7
 801b5e2:	d900      	bls.n	801b5e6 <__ssputs_r+0x86>
 801b5e4:	463e      	mov	r6, r7
 801b5e6:	4632      	mov	r2, r6
 801b5e8:	6820      	ldr	r0, [r4, #0]
 801b5ea:	4641      	mov	r1, r8
 801b5ec:	f7fb fdbc 	bl	8017168 <memmove>
 801b5f0:	68a3      	ldr	r3, [r4, #8]
 801b5f2:	6822      	ldr	r2, [r4, #0]
 801b5f4:	1b9b      	subs	r3, r3, r6
 801b5f6:	4432      	add	r2, r6
 801b5f8:	60a3      	str	r3, [r4, #8]
 801b5fa:	6022      	str	r2, [r4, #0]
 801b5fc:	2000      	movs	r0, #0
 801b5fe:	e7db      	b.n	801b5b8 <__ssputs_r+0x58>
 801b600:	462a      	mov	r2, r5
 801b602:	f7ff ff87 	bl	801b514 <_realloc_r>
 801b606:	4606      	mov	r6, r0
 801b608:	2800      	cmp	r0, #0
 801b60a:	d1e1      	bne.n	801b5d0 <__ssputs_r+0x70>
 801b60c:	6921      	ldr	r1, [r4, #16]
 801b60e:	4650      	mov	r0, sl
 801b610:	f7fb fdcc 	bl	80171ac <_free_r>
 801b614:	e7c7      	b.n	801b5a6 <__ssputs_r+0x46>
	...

0801b618 <_svfiprintf_r>:
 801b618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b61c:	4698      	mov	r8, r3
 801b61e:	898b      	ldrh	r3, [r1, #12]
 801b620:	061b      	lsls	r3, r3, #24
 801b622:	b09d      	sub	sp, #116	; 0x74
 801b624:	4607      	mov	r7, r0
 801b626:	460d      	mov	r5, r1
 801b628:	4614      	mov	r4, r2
 801b62a:	d50e      	bpl.n	801b64a <_svfiprintf_r+0x32>
 801b62c:	690b      	ldr	r3, [r1, #16]
 801b62e:	b963      	cbnz	r3, 801b64a <_svfiprintf_r+0x32>
 801b630:	2140      	movs	r1, #64	; 0x40
 801b632:	f7fb fe0b 	bl	801724c <_malloc_r>
 801b636:	6028      	str	r0, [r5, #0]
 801b638:	6128      	str	r0, [r5, #16]
 801b63a:	b920      	cbnz	r0, 801b646 <_svfiprintf_r+0x2e>
 801b63c:	230c      	movs	r3, #12
 801b63e:	603b      	str	r3, [r7, #0]
 801b640:	f04f 30ff 	mov.w	r0, #4294967295
 801b644:	e0d1      	b.n	801b7ea <_svfiprintf_r+0x1d2>
 801b646:	2340      	movs	r3, #64	; 0x40
 801b648:	616b      	str	r3, [r5, #20]
 801b64a:	2300      	movs	r3, #0
 801b64c:	9309      	str	r3, [sp, #36]	; 0x24
 801b64e:	2320      	movs	r3, #32
 801b650:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801b654:	f8cd 800c 	str.w	r8, [sp, #12]
 801b658:	2330      	movs	r3, #48	; 0x30
 801b65a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801b804 <_svfiprintf_r+0x1ec>
 801b65e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801b662:	f04f 0901 	mov.w	r9, #1
 801b666:	4623      	mov	r3, r4
 801b668:	469a      	mov	sl, r3
 801b66a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b66e:	b10a      	cbz	r2, 801b674 <_svfiprintf_r+0x5c>
 801b670:	2a25      	cmp	r2, #37	; 0x25
 801b672:	d1f9      	bne.n	801b668 <_svfiprintf_r+0x50>
 801b674:	ebba 0b04 	subs.w	fp, sl, r4
 801b678:	d00b      	beq.n	801b692 <_svfiprintf_r+0x7a>
 801b67a:	465b      	mov	r3, fp
 801b67c:	4622      	mov	r2, r4
 801b67e:	4629      	mov	r1, r5
 801b680:	4638      	mov	r0, r7
 801b682:	f7ff ff6d 	bl	801b560 <__ssputs_r>
 801b686:	3001      	adds	r0, #1
 801b688:	f000 80aa 	beq.w	801b7e0 <_svfiprintf_r+0x1c8>
 801b68c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801b68e:	445a      	add	r2, fp
 801b690:	9209      	str	r2, [sp, #36]	; 0x24
 801b692:	f89a 3000 	ldrb.w	r3, [sl]
 801b696:	2b00      	cmp	r3, #0
 801b698:	f000 80a2 	beq.w	801b7e0 <_svfiprintf_r+0x1c8>
 801b69c:	2300      	movs	r3, #0
 801b69e:	f04f 32ff 	mov.w	r2, #4294967295
 801b6a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b6a6:	f10a 0a01 	add.w	sl, sl, #1
 801b6aa:	9304      	str	r3, [sp, #16]
 801b6ac:	9307      	str	r3, [sp, #28]
 801b6ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801b6b2:	931a      	str	r3, [sp, #104]	; 0x68
 801b6b4:	4654      	mov	r4, sl
 801b6b6:	2205      	movs	r2, #5
 801b6b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b6bc:	4851      	ldr	r0, [pc, #324]	; (801b804 <_svfiprintf_r+0x1ec>)
 801b6be:	f7e4 fdaf 	bl	8000220 <memchr>
 801b6c2:	9a04      	ldr	r2, [sp, #16]
 801b6c4:	b9d8      	cbnz	r0, 801b6fe <_svfiprintf_r+0xe6>
 801b6c6:	06d0      	lsls	r0, r2, #27
 801b6c8:	bf44      	itt	mi
 801b6ca:	2320      	movmi	r3, #32
 801b6cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b6d0:	0711      	lsls	r1, r2, #28
 801b6d2:	bf44      	itt	mi
 801b6d4:	232b      	movmi	r3, #43	; 0x2b
 801b6d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801b6da:	f89a 3000 	ldrb.w	r3, [sl]
 801b6de:	2b2a      	cmp	r3, #42	; 0x2a
 801b6e0:	d015      	beq.n	801b70e <_svfiprintf_r+0xf6>
 801b6e2:	9a07      	ldr	r2, [sp, #28]
 801b6e4:	4654      	mov	r4, sl
 801b6e6:	2000      	movs	r0, #0
 801b6e8:	f04f 0c0a 	mov.w	ip, #10
 801b6ec:	4621      	mov	r1, r4
 801b6ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b6f2:	3b30      	subs	r3, #48	; 0x30
 801b6f4:	2b09      	cmp	r3, #9
 801b6f6:	d94e      	bls.n	801b796 <_svfiprintf_r+0x17e>
 801b6f8:	b1b0      	cbz	r0, 801b728 <_svfiprintf_r+0x110>
 801b6fa:	9207      	str	r2, [sp, #28]
 801b6fc:	e014      	b.n	801b728 <_svfiprintf_r+0x110>
 801b6fe:	eba0 0308 	sub.w	r3, r0, r8
 801b702:	fa09 f303 	lsl.w	r3, r9, r3
 801b706:	4313      	orrs	r3, r2
 801b708:	9304      	str	r3, [sp, #16]
 801b70a:	46a2      	mov	sl, r4
 801b70c:	e7d2      	b.n	801b6b4 <_svfiprintf_r+0x9c>
 801b70e:	9b03      	ldr	r3, [sp, #12]
 801b710:	1d19      	adds	r1, r3, #4
 801b712:	681b      	ldr	r3, [r3, #0]
 801b714:	9103      	str	r1, [sp, #12]
 801b716:	2b00      	cmp	r3, #0
 801b718:	bfbb      	ittet	lt
 801b71a:	425b      	neglt	r3, r3
 801b71c:	f042 0202 	orrlt.w	r2, r2, #2
 801b720:	9307      	strge	r3, [sp, #28]
 801b722:	9307      	strlt	r3, [sp, #28]
 801b724:	bfb8      	it	lt
 801b726:	9204      	strlt	r2, [sp, #16]
 801b728:	7823      	ldrb	r3, [r4, #0]
 801b72a:	2b2e      	cmp	r3, #46	; 0x2e
 801b72c:	d10c      	bne.n	801b748 <_svfiprintf_r+0x130>
 801b72e:	7863      	ldrb	r3, [r4, #1]
 801b730:	2b2a      	cmp	r3, #42	; 0x2a
 801b732:	d135      	bne.n	801b7a0 <_svfiprintf_r+0x188>
 801b734:	9b03      	ldr	r3, [sp, #12]
 801b736:	1d1a      	adds	r2, r3, #4
 801b738:	681b      	ldr	r3, [r3, #0]
 801b73a:	9203      	str	r2, [sp, #12]
 801b73c:	2b00      	cmp	r3, #0
 801b73e:	bfb8      	it	lt
 801b740:	f04f 33ff 	movlt.w	r3, #4294967295
 801b744:	3402      	adds	r4, #2
 801b746:	9305      	str	r3, [sp, #20]
 801b748:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801b814 <_svfiprintf_r+0x1fc>
 801b74c:	7821      	ldrb	r1, [r4, #0]
 801b74e:	2203      	movs	r2, #3
 801b750:	4650      	mov	r0, sl
 801b752:	f7e4 fd65 	bl	8000220 <memchr>
 801b756:	b140      	cbz	r0, 801b76a <_svfiprintf_r+0x152>
 801b758:	2340      	movs	r3, #64	; 0x40
 801b75a:	eba0 000a 	sub.w	r0, r0, sl
 801b75e:	fa03 f000 	lsl.w	r0, r3, r0
 801b762:	9b04      	ldr	r3, [sp, #16]
 801b764:	4303      	orrs	r3, r0
 801b766:	3401      	adds	r4, #1
 801b768:	9304      	str	r3, [sp, #16]
 801b76a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b76e:	4826      	ldr	r0, [pc, #152]	; (801b808 <_svfiprintf_r+0x1f0>)
 801b770:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801b774:	2206      	movs	r2, #6
 801b776:	f7e4 fd53 	bl	8000220 <memchr>
 801b77a:	2800      	cmp	r0, #0
 801b77c:	d038      	beq.n	801b7f0 <_svfiprintf_r+0x1d8>
 801b77e:	4b23      	ldr	r3, [pc, #140]	; (801b80c <_svfiprintf_r+0x1f4>)
 801b780:	bb1b      	cbnz	r3, 801b7ca <_svfiprintf_r+0x1b2>
 801b782:	9b03      	ldr	r3, [sp, #12]
 801b784:	3307      	adds	r3, #7
 801b786:	f023 0307 	bic.w	r3, r3, #7
 801b78a:	3308      	adds	r3, #8
 801b78c:	9303      	str	r3, [sp, #12]
 801b78e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b790:	4433      	add	r3, r6
 801b792:	9309      	str	r3, [sp, #36]	; 0x24
 801b794:	e767      	b.n	801b666 <_svfiprintf_r+0x4e>
 801b796:	fb0c 3202 	mla	r2, ip, r2, r3
 801b79a:	460c      	mov	r4, r1
 801b79c:	2001      	movs	r0, #1
 801b79e:	e7a5      	b.n	801b6ec <_svfiprintf_r+0xd4>
 801b7a0:	2300      	movs	r3, #0
 801b7a2:	3401      	adds	r4, #1
 801b7a4:	9305      	str	r3, [sp, #20]
 801b7a6:	4619      	mov	r1, r3
 801b7a8:	f04f 0c0a 	mov.w	ip, #10
 801b7ac:	4620      	mov	r0, r4
 801b7ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b7b2:	3a30      	subs	r2, #48	; 0x30
 801b7b4:	2a09      	cmp	r2, #9
 801b7b6:	d903      	bls.n	801b7c0 <_svfiprintf_r+0x1a8>
 801b7b8:	2b00      	cmp	r3, #0
 801b7ba:	d0c5      	beq.n	801b748 <_svfiprintf_r+0x130>
 801b7bc:	9105      	str	r1, [sp, #20]
 801b7be:	e7c3      	b.n	801b748 <_svfiprintf_r+0x130>
 801b7c0:	fb0c 2101 	mla	r1, ip, r1, r2
 801b7c4:	4604      	mov	r4, r0
 801b7c6:	2301      	movs	r3, #1
 801b7c8:	e7f0      	b.n	801b7ac <_svfiprintf_r+0x194>
 801b7ca:	ab03      	add	r3, sp, #12
 801b7cc:	9300      	str	r3, [sp, #0]
 801b7ce:	462a      	mov	r2, r5
 801b7d0:	4b0f      	ldr	r3, [pc, #60]	; (801b810 <_svfiprintf_r+0x1f8>)
 801b7d2:	a904      	add	r1, sp, #16
 801b7d4:	4638      	mov	r0, r7
 801b7d6:	f7fb fe33 	bl	8017440 <_printf_float>
 801b7da:	1c42      	adds	r2, r0, #1
 801b7dc:	4606      	mov	r6, r0
 801b7de:	d1d6      	bne.n	801b78e <_svfiprintf_r+0x176>
 801b7e0:	89ab      	ldrh	r3, [r5, #12]
 801b7e2:	065b      	lsls	r3, r3, #25
 801b7e4:	f53f af2c 	bmi.w	801b640 <_svfiprintf_r+0x28>
 801b7e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b7ea:	b01d      	add	sp, #116	; 0x74
 801b7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b7f0:	ab03      	add	r3, sp, #12
 801b7f2:	9300      	str	r3, [sp, #0]
 801b7f4:	462a      	mov	r2, r5
 801b7f6:	4b06      	ldr	r3, [pc, #24]	; (801b810 <_svfiprintf_r+0x1f8>)
 801b7f8:	a904      	add	r1, sp, #16
 801b7fa:	4638      	mov	r0, r7
 801b7fc:	f7fc f8c4 	bl	8017988 <_printf_i>
 801b800:	e7eb      	b.n	801b7da <_svfiprintf_r+0x1c2>
 801b802:	bf00      	nop
 801b804:	0801db7c 	.word	0x0801db7c
 801b808:	0801db86 	.word	0x0801db86
 801b80c:	08017441 	.word	0x08017441
 801b810:	0801b561 	.word	0x0801b561
 801b814:	0801db82 	.word	0x0801db82

0801b818 <_sungetc_r>:
 801b818:	b538      	push	{r3, r4, r5, lr}
 801b81a:	1c4b      	adds	r3, r1, #1
 801b81c:	4614      	mov	r4, r2
 801b81e:	d103      	bne.n	801b828 <_sungetc_r+0x10>
 801b820:	f04f 35ff 	mov.w	r5, #4294967295
 801b824:	4628      	mov	r0, r5
 801b826:	bd38      	pop	{r3, r4, r5, pc}
 801b828:	8993      	ldrh	r3, [r2, #12]
 801b82a:	f023 0320 	bic.w	r3, r3, #32
 801b82e:	8193      	strh	r3, [r2, #12]
 801b830:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b832:	6852      	ldr	r2, [r2, #4]
 801b834:	b2cd      	uxtb	r5, r1
 801b836:	b18b      	cbz	r3, 801b85c <_sungetc_r+0x44>
 801b838:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801b83a:	4293      	cmp	r3, r2
 801b83c:	dd08      	ble.n	801b850 <_sungetc_r+0x38>
 801b83e:	6823      	ldr	r3, [r4, #0]
 801b840:	1e5a      	subs	r2, r3, #1
 801b842:	6022      	str	r2, [r4, #0]
 801b844:	f803 5c01 	strb.w	r5, [r3, #-1]
 801b848:	6863      	ldr	r3, [r4, #4]
 801b84a:	3301      	adds	r3, #1
 801b84c:	6063      	str	r3, [r4, #4]
 801b84e:	e7e9      	b.n	801b824 <_sungetc_r+0xc>
 801b850:	4621      	mov	r1, r4
 801b852:	f000 fca5 	bl	801c1a0 <__submore>
 801b856:	2800      	cmp	r0, #0
 801b858:	d0f1      	beq.n	801b83e <_sungetc_r+0x26>
 801b85a:	e7e1      	b.n	801b820 <_sungetc_r+0x8>
 801b85c:	6921      	ldr	r1, [r4, #16]
 801b85e:	6823      	ldr	r3, [r4, #0]
 801b860:	b151      	cbz	r1, 801b878 <_sungetc_r+0x60>
 801b862:	4299      	cmp	r1, r3
 801b864:	d208      	bcs.n	801b878 <_sungetc_r+0x60>
 801b866:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801b86a:	42a9      	cmp	r1, r5
 801b86c:	d104      	bne.n	801b878 <_sungetc_r+0x60>
 801b86e:	3b01      	subs	r3, #1
 801b870:	3201      	adds	r2, #1
 801b872:	6023      	str	r3, [r4, #0]
 801b874:	6062      	str	r2, [r4, #4]
 801b876:	e7d5      	b.n	801b824 <_sungetc_r+0xc>
 801b878:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801b87c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b880:	6363      	str	r3, [r4, #52]	; 0x34
 801b882:	2303      	movs	r3, #3
 801b884:	63a3      	str	r3, [r4, #56]	; 0x38
 801b886:	4623      	mov	r3, r4
 801b888:	f803 5f46 	strb.w	r5, [r3, #70]!
 801b88c:	6023      	str	r3, [r4, #0]
 801b88e:	2301      	movs	r3, #1
 801b890:	e7dc      	b.n	801b84c <_sungetc_r+0x34>

0801b892 <__ssrefill_r>:
 801b892:	b510      	push	{r4, lr}
 801b894:	460c      	mov	r4, r1
 801b896:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801b898:	b169      	cbz	r1, 801b8b6 <__ssrefill_r+0x24>
 801b89a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b89e:	4299      	cmp	r1, r3
 801b8a0:	d001      	beq.n	801b8a6 <__ssrefill_r+0x14>
 801b8a2:	f7fb fc83 	bl	80171ac <_free_r>
 801b8a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b8a8:	6063      	str	r3, [r4, #4]
 801b8aa:	2000      	movs	r0, #0
 801b8ac:	6360      	str	r0, [r4, #52]	; 0x34
 801b8ae:	b113      	cbz	r3, 801b8b6 <__ssrefill_r+0x24>
 801b8b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801b8b2:	6023      	str	r3, [r4, #0]
 801b8b4:	bd10      	pop	{r4, pc}
 801b8b6:	6923      	ldr	r3, [r4, #16]
 801b8b8:	6023      	str	r3, [r4, #0]
 801b8ba:	2300      	movs	r3, #0
 801b8bc:	6063      	str	r3, [r4, #4]
 801b8be:	89a3      	ldrh	r3, [r4, #12]
 801b8c0:	f043 0320 	orr.w	r3, r3, #32
 801b8c4:	81a3      	strh	r3, [r4, #12]
 801b8c6:	f04f 30ff 	mov.w	r0, #4294967295
 801b8ca:	e7f3      	b.n	801b8b4 <__ssrefill_r+0x22>

0801b8cc <__ssvfiscanf_r>:
 801b8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b8d0:	460c      	mov	r4, r1
 801b8d2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801b8d6:	2100      	movs	r1, #0
 801b8d8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801b8dc:	49b2      	ldr	r1, [pc, #712]	; (801bba8 <__ssvfiscanf_r+0x2dc>)
 801b8de:	91a0      	str	r1, [sp, #640]	; 0x280
 801b8e0:	f10d 0804 	add.w	r8, sp, #4
 801b8e4:	49b1      	ldr	r1, [pc, #708]	; (801bbac <__ssvfiscanf_r+0x2e0>)
 801b8e6:	4fb2      	ldr	r7, [pc, #712]	; (801bbb0 <__ssvfiscanf_r+0x2e4>)
 801b8e8:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801bbb4 <__ssvfiscanf_r+0x2e8>
 801b8ec:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801b8f0:	4606      	mov	r6, r0
 801b8f2:	91a1      	str	r1, [sp, #644]	; 0x284
 801b8f4:	9300      	str	r3, [sp, #0]
 801b8f6:	f892 a000 	ldrb.w	sl, [r2]
 801b8fa:	f1ba 0f00 	cmp.w	sl, #0
 801b8fe:	f000 8151 	beq.w	801bba4 <__ssvfiscanf_r+0x2d8>
 801b902:	f81a 3007 	ldrb.w	r3, [sl, r7]
 801b906:	f013 0308 	ands.w	r3, r3, #8
 801b90a:	f102 0501 	add.w	r5, r2, #1
 801b90e:	d019      	beq.n	801b944 <__ssvfiscanf_r+0x78>
 801b910:	6863      	ldr	r3, [r4, #4]
 801b912:	2b00      	cmp	r3, #0
 801b914:	dd0f      	ble.n	801b936 <__ssvfiscanf_r+0x6a>
 801b916:	6823      	ldr	r3, [r4, #0]
 801b918:	781a      	ldrb	r2, [r3, #0]
 801b91a:	5cba      	ldrb	r2, [r7, r2]
 801b91c:	0712      	lsls	r2, r2, #28
 801b91e:	d401      	bmi.n	801b924 <__ssvfiscanf_r+0x58>
 801b920:	462a      	mov	r2, r5
 801b922:	e7e8      	b.n	801b8f6 <__ssvfiscanf_r+0x2a>
 801b924:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801b926:	3201      	adds	r2, #1
 801b928:	9245      	str	r2, [sp, #276]	; 0x114
 801b92a:	6862      	ldr	r2, [r4, #4]
 801b92c:	3301      	adds	r3, #1
 801b92e:	3a01      	subs	r2, #1
 801b930:	6062      	str	r2, [r4, #4]
 801b932:	6023      	str	r3, [r4, #0]
 801b934:	e7ec      	b.n	801b910 <__ssvfiscanf_r+0x44>
 801b936:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801b938:	4621      	mov	r1, r4
 801b93a:	4630      	mov	r0, r6
 801b93c:	4798      	blx	r3
 801b93e:	2800      	cmp	r0, #0
 801b940:	d0e9      	beq.n	801b916 <__ssvfiscanf_r+0x4a>
 801b942:	e7ed      	b.n	801b920 <__ssvfiscanf_r+0x54>
 801b944:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801b948:	f040 8083 	bne.w	801ba52 <__ssvfiscanf_r+0x186>
 801b94c:	9341      	str	r3, [sp, #260]	; 0x104
 801b94e:	9343      	str	r3, [sp, #268]	; 0x10c
 801b950:	7853      	ldrb	r3, [r2, #1]
 801b952:	2b2a      	cmp	r3, #42	; 0x2a
 801b954:	bf02      	ittt	eq
 801b956:	2310      	moveq	r3, #16
 801b958:	1c95      	addeq	r5, r2, #2
 801b95a:	9341      	streq	r3, [sp, #260]	; 0x104
 801b95c:	220a      	movs	r2, #10
 801b95e:	46ab      	mov	fp, r5
 801b960:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801b964:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801b968:	2b09      	cmp	r3, #9
 801b96a:	d91d      	bls.n	801b9a8 <__ssvfiscanf_r+0xdc>
 801b96c:	4891      	ldr	r0, [pc, #580]	; (801bbb4 <__ssvfiscanf_r+0x2e8>)
 801b96e:	2203      	movs	r2, #3
 801b970:	f7e4 fc56 	bl	8000220 <memchr>
 801b974:	b140      	cbz	r0, 801b988 <__ssvfiscanf_r+0xbc>
 801b976:	2301      	movs	r3, #1
 801b978:	eba0 0009 	sub.w	r0, r0, r9
 801b97c:	fa03 f000 	lsl.w	r0, r3, r0
 801b980:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801b982:	4318      	orrs	r0, r3
 801b984:	9041      	str	r0, [sp, #260]	; 0x104
 801b986:	465d      	mov	r5, fp
 801b988:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b98c:	2b78      	cmp	r3, #120	; 0x78
 801b98e:	d806      	bhi.n	801b99e <__ssvfiscanf_r+0xd2>
 801b990:	2b57      	cmp	r3, #87	; 0x57
 801b992:	d810      	bhi.n	801b9b6 <__ssvfiscanf_r+0xea>
 801b994:	2b25      	cmp	r3, #37	; 0x25
 801b996:	d05c      	beq.n	801ba52 <__ssvfiscanf_r+0x186>
 801b998:	d856      	bhi.n	801ba48 <__ssvfiscanf_r+0x17c>
 801b99a:	2b00      	cmp	r3, #0
 801b99c:	d074      	beq.n	801ba88 <__ssvfiscanf_r+0x1bc>
 801b99e:	2303      	movs	r3, #3
 801b9a0:	9347      	str	r3, [sp, #284]	; 0x11c
 801b9a2:	230a      	movs	r3, #10
 801b9a4:	9342      	str	r3, [sp, #264]	; 0x108
 801b9a6:	e081      	b.n	801baac <__ssvfiscanf_r+0x1e0>
 801b9a8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801b9aa:	fb02 1303 	mla	r3, r2, r3, r1
 801b9ae:	3b30      	subs	r3, #48	; 0x30
 801b9b0:	9343      	str	r3, [sp, #268]	; 0x10c
 801b9b2:	465d      	mov	r5, fp
 801b9b4:	e7d3      	b.n	801b95e <__ssvfiscanf_r+0x92>
 801b9b6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801b9ba:	2a20      	cmp	r2, #32
 801b9bc:	d8ef      	bhi.n	801b99e <__ssvfiscanf_r+0xd2>
 801b9be:	a101      	add	r1, pc, #4	; (adr r1, 801b9c4 <__ssvfiscanf_r+0xf8>)
 801b9c0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b9c4:	0801ba97 	.word	0x0801ba97
 801b9c8:	0801b99f 	.word	0x0801b99f
 801b9cc:	0801b99f 	.word	0x0801b99f
 801b9d0:	0801baf5 	.word	0x0801baf5
 801b9d4:	0801b99f 	.word	0x0801b99f
 801b9d8:	0801b99f 	.word	0x0801b99f
 801b9dc:	0801b99f 	.word	0x0801b99f
 801b9e0:	0801b99f 	.word	0x0801b99f
 801b9e4:	0801b99f 	.word	0x0801b99f
 801b9e8:	0801b99f 	.word	0x0801b99f
 801b9ec:	0801b99f 	.word	0x0801b99f
 801b9f0:	0801bb0b 	.word	0x0801bb0b
 801b9f4:	0801bae1 	.word	0x0801bae1
 801b9f8:	0801ba4f 	.word	0x0801ba4f
 801b9fc:	0801ba4f 	.word	0x0801ba4f
 801ba00:	0801ba4f 	.word	0x0801ba4f
 801ba04:	0801b99f 	.word	0x0801b99f
 801ba08:	0801bae5 	.word	0x0801bae5
 801ba0c:	0801b99f 	.word	0x0801b99f
 801ba10:	0801b99f 	.word	0x0801b99f
 801ba14:	0801b99f 	.word	0x0801b99f
 801ba18:	0801b99f 	.word	0x0801b99f
 801ba1c:	0801bb1b 	.word	0x0801bb1b
 801ba20:	0801baed 	.word	0x0801baed
 801ba24:	0801ba8f 	.word	0x0801ba8f
 801ba28:	0801b99f 	.word	0x0801b99f
 801ba2c:	0801b99f 	.word	0x0801b99f
 801ba30:	0801bb17 	.word	0x0801bb17
 801ba34:	0801b99f 	.word	0x0801b99f
 801ba38:	0801bae1 	.word	0x0801bae1
 801ba3c:	0801b99f 	.word	0x0801b99f
 801ba40:	0801b99f 	.word	0x0801b99f
 801ba44:	0801ba97 	.word	0x0801ba97
 801ba48:	3b45      	subs	r3, #69	; 0x45
 801ba4a:	2b02      	cmp	r3, #2
 801ba4c:	d8a7      	bhi.n	801b99e <__ssvfiscanf_r+0xd2>
 801ba4e:	2305      	movs	r3, #5
 801ba50:	e02b      	b.n	801baaa <__ssvfiscanf_r+0x1de>
 801ba52:	6863      	ldr	r3, [r4, #4]
 801ba54:	2b00      	cmp	r3, #0
 801ba56:	dd0d      	ble.n	801ba74 <__ssvfiscanf_r+0x1a8>
 801ba58:	6823      	ldr	r3, [r4, #0]
 801ba5a:	781a      	ldrb	r2, [r3, #0]
 801ba5c:	4552      	cmp	r2, sl
 801ba5e:	f040 80a1 	bne.w	801bba4 <__ssvfiscanf_r+0x2d8>
 801ba62:	3301      	adds	r3, #1
 801ba64:	6862      	ldr	r2, [r4, #4]
 801ba66:	6023      	str	r3, [r4, #0]
 801ba68:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801ba6a:	3a01      	subs	r2, #1
 801ba6c:	3301      	adds	r3, #1
 801ba6e:	6062      	str	r2, [r4, #4]
 801ba70:	9345      	str	r3, [sp, #276]	; 0x114
 801ba72:	e755      	b.n	801b920 <__ssvfiscanf_r+0x54>
 801ba74:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ba76:	4621      	mov	r1, r4
 801ba78:	4630      	mov	r0, r6
 801ba7a:	4798      	blx	r3
 801ba7c:	2800      	cmp	r0, #0
 801ba7e:	d0eb      	beq.n	801ba58 <__ssvfiscanf_r+0x18c>
 801ba80:	9844      	ldr	r0, [sp, #272]	; 0x110
 801ba82:	2800      	cmp	r0, #0
 801ba84:	f040 8084 	bne.w	801bb90 <__ssvfiscanf_r+0x2c4>
 801ba88:	f04f 30ff 	mov.w	r0, #4294967295
 801ba8c:	e086      	b.n	801bb9c <__ssvfiscanf_r+0x2d0>
 801ba8e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801ba90:	f042 0220 	orr.w	r2, r2, #32
 801ba94:	9241      	str	r2, [sp, #260]	; 0x104
 801ba96:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801ba98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801ba9c:	9241      	str	r2, [sp, #260]	; 0x104
 801ba9e:	2210      	movs	r2, #16
 801baa0:	2b6f      	cmp	r3, #111	; 0x6f
 801baa2:	9242      	str	r2, [sp, #264]	; 0x108
 801baa4:	bf34      	ite	cc
 801baa6:	2303      	movcc	r3, #3
 801baa8:	2304      	movcs	r3, #4
 801baaa:	9347      	str	r3, [sp, #284]	; 0x11c
 801baac:	6863      	ldr	r3, [r4, #4]
 801baae:	2b00      	cmp	r3, #0
 801bab0:	dd41      	ble.n	801bb36 <__ssvfiscanf_r+0x26a>
 801bab2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801bab4:	0659      	lsls	r1, r3, #25
 801bab6:	d404      	bmi.n	801bac2 <__ssvfiscanf_r+0x1f6>
 801bab8:	6823      	ldr	r3, [r4, #0]
 801baba:	781a      	ldrb	r2, [r3, #0]
 801babc:	5cba      	ldrb	r2, [r7, r2]
 801babe:	0712      	lsls	r2, r2, #28
 801bac0:	d440      	bmi.n	801bb44 <__ssvfiscanf_r+0x278>
 801bac2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801bac4:	2b02      	cmp	r3, #2
 801bac6:	dc4f      	bgt.n	801bb68 <__ssvfiscanf_r+0x29c>
 801bac8:	466b      	mov	r3, sp
 801baca:	4622      	mov	r2, r4
 801bacc:	a941      	add	r1, sp, #260	; 0x104
 801bace:	4630      	mov	r0, r6
 801bad0:	f000 f9ce 	bl	801be70 <_scanf_chars>
 801bad4:	2801      	cmp	r0, #1
 801bad6:	d065      	beq.n	801bba4 <__ssvfiscanf_r+0x2d8>
 801bad8:	2802      	cmp	r0, #2
 801bada:	f47f af21 	bne.w	801b920 <__ssvfiscanf_r+0x54>
 801bade:	e7cf      	b.n	801ba80 <__ssvfiscanf_r+0x1b4>
 801bae0:	220a      	movs	r2, #10
 801bae2:	e7dd      	b.n	801baa0 <__ssvfiscanf_r+0x1d4>
 801bae4:	2300      	movs	r3, #0
 801bae6:	9342      	str	r3, [sp, #264]	; 0x108
 801bae8:	2303      	movs	r3, #3
 801baea:	e7de      	b.n	801baaa <__ssvfiscanf_r+0x1de>
 801baec:	2308      	movs	r3, #8
 801baee:	9342      	str	r3, [sp, #264]	; 0x108
 801baf0:	2304      	movs	r3, #4
 801baf2:	e7da      	b.n	801baaa <__ssvfiscanf_r+0x1de>
 801baf4:	4629      	mov	r1, r5
 801baf6:	4640      	mov	r0, r8
 801baf8:	f000 fb18 	bl	801c12c <__sccl>
 801bafc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801bafe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bb02:	9341      	str	r3, [sp, #260]	; 0x104
 801bb04:	4605      	mov	r5, r0
 801bb06:	2301      	movs	r3, #1
 801bb08:	e7cf      	b.n	801baaa <__ssvfiscanf_r+0x1de>
 801bb0a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801bb0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bb10:	9341      	str	r3, [sp, #260]	; 0x104
 801bb12:	2300      	movs	r3, #0
 801bb14:	e7c9      	b.n	801baaa <__ssvfiscanf_r+0x1de>
 801bb16:	2302      	movs	r3, #2
 801bb18:	e7c7      	b.n	801baaa <__ssvfiscanf_r+0x1de>
 801bb1a:	9841      	ldr	r0, [sp, #260]	; 0x104
 801bb1c:	06c3      	lsls	r3, r0, #27
 801bb1e:	f53f aeff 	bmi.w	801b920 <__ssvfiscanf_r+0x54>
 801bb22:	9b00      	ldr	r3, [sp, #0]
 801bb24:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801bb26:	1d19      	adds	r1, r3, #4
 801bb28:	9100      	str	r1, [sp, #0]
 801bb2a:	681b      	ldr	r3, [r3, #0]
 801bb2c:	07c0      	lsls	r0, r0, #31
 801bb2e:	bf4c      	ite	mi
 801bb30:	801a      	strhmi	r2, [r3, #0]
 801bb32:	601a      	strpl	r2, [r3, #0]
 801bb34:	e6f4      	b.n	801b920 <__ssvfiscanf_r+0x54>
 801bb36:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801bb38:	4621      	mov	r1, r4
 801bb3a:	4630      	mov	r0, r6
 801bb3c:	4798      	blx	r3
 801bb3e:	2800      	cmp	r0, #0
 801bb40:	d0b7      	beq.n	801bab2 <__ssvfiscanf_r+0x1e6>
 801bb42:	e79d      	b.n	801ba80 <__ssvfiscanf_r+0x1b4>
 801bb44:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801bb46:	3201      	adds	r2, #1
 801bb48:	9245      	str	r2, [sp, #276]	; 0x114
 801bb4a:	6862      	ldr	r2, [r4, #4]
 801bb4c:	3a01      	subs	r2, #1
 801bb4e:	2a00      	cmp	r2, #0
 801bb50:	6062      	str	r2, [r4, #4]
 801bb52:	dd02      	ble.n	801bb5a <__ssvfiscanf_r+0x28e>
 801bb54:	3301      	adds	r3, #1
 801bb56:	6023      	str	r3, [r4, #0]
 801bb58:	e7ae      	b.n	801bab8 <__ssvfiscanf_r+0x1ec>
 801bb5a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801bb5c:	4621      	mov	r1, r4
 801bb5e:	4630      	mov	r0, r6
 801bb60:	4798      	blx	r3
 801bb62:	2800      	cmp	r0, #0
 801bb64:	d0a8      	beq.n	801bab8 <__ssvfiscanf_r+0x1ec>
 801bb66:	e78b      	b.n	801ba80 <__ssvfiscanf_r+0x1b4>
 801bb68:	2b04      	cmp	r3, #4
 801bb6a:	dc06      	bgt.n	801bb7a <__ssvfiscanf_r+0x2ae>
 801bb6c:	466b      	mov	r3, sp
 801bb6e:	4622      	mov	r2, r4
 801bb70:	a941      	add	r1, sp, #260	; 0x104
 801bb72:	4630      	mov	r0, r6
 801bb74:	f000 f9d4 	bl	801bf20 <_scanf_i>
 801bb78:	e7ac      	b.n	801bad4 <__ssvfiscanf_r+0x208>
 801bb7a:	4b0f      	ldr	r3, [pc, #60]	; (801bbb8 <__ssvfiscanf_r+0x2ec>)
 801bb7c:	2b00      	cmp	r3, #0
 801bb7e:	f43f aecf 	beq.w	801b920 <__ssvfiscanf_r+0x54>
 801bb82:	466b      	mov	r3, sp
 801bb84:	4622      	mov	r2, r4
 801bb86:	a941      	add	r1, sp, #260	; 0x104
 801bb88:	4630      	mov	r0, r6
 801bb8a:	f7fc f823 	bl	8017bd4 <_scanf_float>
 801bb8e:	e7a1      	b.n	801bad4 <__ssvfiscanf_r+0x208>
 801bb90:	89a3      	ldrh	r3, [r4, #12]
 801bb92:	f013 0f40 	tst.w	r3, #64	; 0x40
 801bb96:	bf18      	it	ne
 801bb98:	f04f 30ff 	movne.w	r0, #4294967295
 801bb9c:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801bba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bba4:	9844      	ldr	r0, [sp, #272]	; 0x110
 801bba6:	e7f9      	b.n	801bb9c <__ssvfiscanf_r+0x2d0>
 801bba8:	0801b819 	.word	0x0801b819
 801bbac:	0801b893 	.word	0x0801b893
 801bbb0:	0801d6e1 	.word	0x0801d6e1
 801bbb4:	0801db82 	.word	0x0801db82
 801bbb8:	08017bd5 	.word	0x08017bd5

0801bbbc <__sfputc_r>:
 801bbbc:	6893      	ldr	r3, [r2, #8]
 801bbbe:	3b01      	subs	r3, #1
 801bbc0:	2b00      	cmp	r3, #0
 801bbc2:	b410      	push	{r4}
 801bbc4:	6093      	str	r3, [r2, #8]
 801bbc6:	da08      	bge.n	801bbda <__sfputc_r+0x1e>
 801bbc8:	6994      	ldr	r4, [r2, #24]
 801bbca:	42a3      	cmp	r3, r4
 801bbcc:	db01      	blt.n	801bbd2 <__sfputc_r+0x16>
 801bbce:	290a      	cmp	r1, #10
 801bbd0:	d103      	bne.n	801bbda <__sfputc_r+0x1e>
 801bbd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bbd6:	f7fd bb7f 	b.w	80192d8 <__swbuf_r>
 801bbda:	6813      	ldr	r3, [r2, #0]
 801bbdc:	1c58      	adds	r0, r3, #1
 801bbde:	6010      	str	r0, [r2, #0]
 801bbe0:	7019      	strb	r1, [r3, #0]
 801bbe2:	4608      	mov	r0, r1
 801bbe4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bbe8:	4770      	bx	lr

0801bbea <__sfputs_r>:
 801bbea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bbec:	4606      	mov	r6, r0
 801bbee:	460f      	mov	r7, r1
 801bbf0:	4614      	mov	r4, r2
 801bbf2:	18d5      	adds	r5, r2, r3
 801bbf4:	42ac      	cmp	r4, r5
 801bbf6:	d101      	bne.n	801bbfc <__sfputs_r+0x12>
 801bbf8:	2000      	movs	r0, #0
 801bbfa:	e007      	b.n	801bc0c <__sfputs_r+0x22>
 801bbfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bc00:	463a      	mov	r2, r7
 801bc02:	4630      	mov	r0, r6
 801bc04:	f7ff ffda 	bl	801bbbc <__sfputc_r>
 801bc08:	1c43      	adds	r3, r0, #1
 801bc0a:	d1f3      	bne.n	801bbf4 <__sfputs_r+0xa>
 801bc0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bc10 <_vfiprintf_r>:
 801bc10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bc14:	460d      	mov	r5, r1
 801bc16:	b09d      	sub	sp, #116	; 0x74
 801bc18:	4614      	mov	r4, r2
 801bc1a:	4698      	mov	r8, r3
 801bc1c:	4606      	mov	r6, r0
 801bc1e:	b118      	cbz	r0, 801bc28 <_vfiprintf_r+0x18>
 801bc20:	6983      	ldr	r3, [r0, #24]
 801bc22:	b90b      	cbnz	r3, 801bc28 <_vfiprintf_r+0x18>
 801bc24:	f7fb f9bc 	bl	8016fa0 <__sinit>
 801bc28:	4b89      	ldr	r3, [pc, #548]	; (801be50 <_vfiprintf_r+0x240>)
 801bc2a:	429d      	cmp	r5, r3
 801bc2c:	d11b      	bne.n	801bc66 <_vfiprintf_r+0x56>
 801bc2e:	6875      	ldr	r5, [r6, #4]
 801bc30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bc32:	07d9      	lsls	r1, r3, #31
 801bc34:	d405      	bmi.n	801bc42 <_vfiprintf_r+0x32>
 801bc36:	89ab      	ldrh	r3, [r5, #12]
 801bc38:	059a      	lsls	r2, r3, #22
 801bc3a:	d402      	bmi.n	801bc42 <_vfiprintf_r+0x32>
 801bc3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bc3e:	f7fb fa72 	bl	8017126 <__retarget_lock_acquire_recursive>
 801bc42:	89ab      	ldrh	r3, [r5, #12]
 801bc44:	071b      	lsls	r3, r3, #28
 801bc46:	d501      	bpl.n	801bc4c <_vfiprintf_r+0x3c>
 801bc48:	692b      	ldr	r3, [r5, #16]
 801bc4a:	b9eb      	cbnz	r3, 801bc88 <_vfiprintf_r+0x78>
 801bc4c:	4629      	mov	r1, r5
 801bc4e:	4630      	mov	r0, r6
 801bc50:	f7fd fba6 	bl	80193a0 <__swsetup_r>
 801bc54:	b1c0      	cbz	r0, 801bc88 <_vfiprintf_r+0x78>
 801bc56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bc58:	07dc      	lsls	r4, r3, #31
 801bc5a:	d50e      	bpl.n	801bc7a <_vfiprintf_r+0x6a>
 801bc5c:	f04f 30ff 	mov.w	r0, #4294967295
 801bc60:	b01d      	add	sp, #116	; 0x74
 801bc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc66:	4b7b      	ldr	r3, [pc, #492]	; (801be54 <_vfiprintf_r+0x244>)
 801bc68:	429d      	cmp	r5, r3
 801bc6a:	d101      	bne.n	801bc70 <_vfiprintf_r+0x60>
 801bc6c:	68b5      	ldr	r5, [r6, #8]
 801bc6e:	e7df      	b.n	801bc30 <_vfiprintf_r+0x20>
 801bc70:	4b79      	ldr	r3, [pc, #484]	; (801be58 <_vfiprintf_r+0x248>)
 801bc72:	429d      	cmp	r5, r3
 801bc74:	bf08      	it	eq
 801bc76:	68f5      	ldreq	r5, [r6, #12]
 801bc78:	e7da      	b.n	801bc30 <_vfiprintf_r+0x20>
 801bc7a:	89ab      	ldrh	r3, [r5, #12]
 801bc7c:	0598      	lsls	r0, r3, #22
 801bc7e:	d4ed      	bmi.n	801bc5c <_vfiprintf_r+0x4c>
 801bc80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bc82:	f7fb fa51 	bl	8017128 <__retarget_lock_release_recursive>
 801bc86:	e7e9      	b.n	801bc5c <_vfiprintf_r+0x4c>
 801bc88:	2300      	movs	r3, #0
 801bc8a:	9309      	str	r3, [sp, #36]	; 0x24
 801bc8c:	2320      	movs	r3, #32
 801bc8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bc92:	f8cd 800c 	str.w	r8, [sp, #12]
 801bc96:	2330      	movs	r3, #48	; 0x30
 801bc98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801be5c <_vfiprintf_r+0x24c>
 801bc9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bca0:	f04f 0901 	mov.w	r9, #1
 801bca4:	4623      	mov	r3, r4
 801bca6:	469a      	mov	sl, r3
 801bca8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bcac:	b10a      	cbz	r2, 801bcb2 <_vfiprintf_r+0xa2>
 801bcae:	2a25      	cmp	r2, #37	; 0x25
 801bcb0:	d1f9      	bne.n	801bca6 <_vfiprintf_r+0x96>
 801bcb2:	ebba 0b04 	subs.w	fp, sl, r4
 801bcb6:	d00b      	beq.n	801bcd0 <_vfiprintf_r+0xc0>
 801bcb8:	465b      	mov	r3, fp
 801bcba:	4622      	mov	r2, r4
 801bcbc:	4629      	mov	r1, r5
 801bcbe:	4630      	mov	r0, r6
 801bcc0:	f7ff ff93 	bl	801bbea <__sfputs_r>
 801bcc4:	3001      	adds	r0, #1
 801bcc6:	f000 80aa 	beq.w	801be1e <_vfiprintf_r+0x20e>
 801bcca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bccc:	445a      	add	r2, fp
 801bcce:	9209      	str	r2, [sp, #36]	; 0x24
 801bcd0:	f89a 3000 	ldrb.w	r3, [sl]
 801bcd4:	2b00      	cmp	r3, #0
 801bcd6:	f000 80a2 	beq.w	801be1e <_vfiprintf_r+0x20e>
 801bcda:	2300      	movs	r3, #0
 801bcdc:	f04f 32ff 	mov.w	r2, #4294967295
 801bce0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bce4:	f10a 0a01 	add.w	sl, sl, #1
 801bce8:	9304      	str	r3, [sp, #16]
 801bcea:	9307      	str	r3, [sp, #28]
 801bcec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801bcf0:	931a      	str	r3, [sp, #104]	; 0x68
 801bcf2:	4654      	mov	r4, sl
 801bcf4:	2205      	movs	r2, #5
 801bcf6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bcfa:	4858      	ldr	r0, [pc, #352]	; (801be5c <_vfiprintf_r+0x24c>)
 801bcfc:	f7e4 fa90 	bl	8000220 <memchr>
 801bd00:	9a04      	ldr	r2, [sp, #16]
 801bd02:	b9d8      	cbnz	r0, 801bd3c <_vfiprintf_r+0x12c>
 801bd04:	06d1      	lsls	r1, r2, #27
 801bd06:	bf44      	itt	mi
 801bd08:	2320      	movmi	r3, #32
 801bd0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bd0e:	0713      	lsls	r3, r2, #28
 801bd10:	bf44      	itt	mi
 801bd12:	232b      	movmi	r3, #43	; 0x2b
 801bd14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801bd18:	f89a 3000 	ldrb.w	r3, [sl]
 801bd1c:	2b2a      	cmp	r3, #42	; 0x2a
 801bd1e:	d015      	beq.n	801bd4c <_vfiprintf_r+0x13c>
 801bd20:	9a07      	ldr	r2, [sp, #28]
 801bd22:	4654      	mov	r4, sl
 801bd24:	2000      	movs	r0, #0
 801bd26:	f04f 0c0a 	mov.w	ip, #10
 801bd2a:	4621      	mov	r1, r4
 801bd2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801bd30:	3b30      	subs	r3, #48	; 0x30
 801bd32:	2b09      	cmp	r3, #9
 801bd34:	d94e      	bls.n	801bdd4 <_vfiprintf_r+0x1c4>
 801bd36:	b1b0      	cbz	r0, 801bd66 <_vfiprintf_r+0x156>
 801bd38:	9207      	str	r2, [sp, #28]
 801bd3a:	e014      	b.n	801bd66 <_vfiprintf_r+0x156>
 801bd3c:	eba0 0308 	sub.w	r3, r0, r8
 801bd40:	fa09 f303 	lsl.w	r3, r9, r3
 801bd44:	4313      	orrs	r3, r2
 801bd46:	9304      	str	r3, [sp, #16]
 801bd48:	46a2      	mov	sl, r4
 801bd4a:	e7d2      	b.n	801bcf2 <_vfiprintf_r+0xe2>
 801bd4c:	9b03      	ldr	r3, [sp, #12]
 801bd4e:	1d19      	adds	r1, r3, #4
 801bd50:	681b      	ldr	r3, [r3, #0]
 801bd52:	9103      	str	r1, [sp, #12]
 801bd54:	2b00      	cmp	r3, #0
 801bd56:	bfbb      	ittet	lt
 801bd58:	425b      	neglt	r3, r3
 801bd5a:	f042 0202 	orrlt.w	r2, r2, #2
 801bd5e:	9307      	strge	r3, [sp, #28]
 801bd60:	9307      	strlt	r3, [sp, #28]
 801bd62:	bfb8      	it	lt
 801bd64:	9204      	strlt	r2, [sp, #16]
 801bd66:	7823      	ldrb	r3, [r4, #0]
 801bd68:	2b2e      	cmp	r3, #46	; 0x2e
 801bd6a:	d10c      	bne.n	801bd86 <_vfiprintf_r+0x176>
 801bd6c:	7863      	ldrb	r3, [r4, #1]
 801bd6e:	2b2a      	cmp	r3, #42	; 0x2a
 801bd70:	d135      	bne.n	801bdde <_vfiprintf_r+0x1ce>
 801bd72:	9b03      	ldr	r3, [sp, #12]
 801bd74:	1d1a      	adds	r2, r3, #4
 801bd76:	681b      	ldr	r3, [r3, #0]
 801bd78:	9203      	str	r2, [sp, #12]
 801bd7a:	2b00      	cmp	r3, #0
 801bd7c:	bfb8      	it	lt
 801bd7e:	f04f 33ff 	movlt.w	r3, #4294967295
 801bd82:	3402      	adds	r4, #2
 801bd84:	9305      	str	r3, [sp, #20]
 801bd86:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801be6c <_vfiprintf_r+0x25c>
 801bd8a:	7821      	ldrb	r1, [r4, #0]
 801bd8c:	2203      	movs	r2, #3
 801bd8e:	4650      	mov	r0, sl
 801bd90:	f7e4 fa46 	bl	8000220 <memchr>
 801bd94:	b140      	cbz	r0, 801bda8 <_vfiprintf_r+0x198>
 801bd96:	2340      	movs	r3, #64	; 0x40
 801bd98:	eba0 000a 	sub.w	r0, r0, sl
 801bd9c:	fa03 f000 	lsl.w	r0, r3, r0
 801bda0:	9b04      	ldr	r3, [sp, #16]
 801bda2:	4303      	orrs	r3, r0
 801bda4:	3401      	adds	r4, #1
 801bda6:	9304      	str	r3, [sp, #16]
 801bda8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bdac:	482c      	ldr	r0, [pc, #176]	; (801be60 <_vfiprintf_r+0x250>)
 801bdae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801bdb2:	2206      	movs	r2, #6
 801bdb4:	f7e4 fa34 	bl	8000220 <memchr>
 801bdb8:	2800      	cmp	r0, #0
 801bdba:	d03f      	beq.n	801be3c <_vfiprintf_r+0x22c>
 801bdbc:	4b29      	ldr	r3, [pc, #164]	; (801be64 <_vfiprintf_r+0x254>)
 801bdbe:	bb1b      	cbnz	r3, 801be08 <_vfiprintf_r+0x1f8>
 801bdc0:	9b03      	ldr	r3, [sp, #12]
 801bdc2:	3307      	adds	r3, #7
 801bdc4:	f023 0307 	bic.w	r3, r3, #7
 801bdc8:	3308      	adds	r3, #8
 801bdca:	9303      	str	r3, [sp, #12]
 801bdcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bdce:	443b      	add	r3, r7
 801bdd0:	9309      	str	r3, [sp, #36]	; 0x24
 801bdd2:	e767      	b.n	801bca4 <_vfiprintf_r+0x94>
 801bdd4:	fb0c 3202 	mla	r2, ip, r2, r3
 801bdd8:	460c      	mov	r4, r1
 801bdda:	2001      	movs	r0, #1
 801bddc:	e7a5      	b.n	801bd2a <_vfiprintf_r+0x11a>
 801bdde:	2300      	movs	r3, #0
 801bde0:	3401      	adds	r4, #1
 801bde2:	9305      	str	r3, [sp, #20]
 801bde4:	4619      	mov	r1, r3
 801bde6:	f04f 0c0a 	mov.w	ip, #10
 801bdea:	4620      	mov	r0, r4
 801bdec:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bdf0:	3a30      	subs	r2, #48	; 0x30
 801bdf2:	2a09      	cmp	r2, #9
 801bdf4:	d903      	bls.n	801bdfe <_vfiprintf_r+0x1ee>
 801bdf6:	2b00      	cmp	r3, #0
 801bdf8:	d0c5      	beq.n	801bd86 <_vfiprintf_r+0x176>
 801bdfa:	9105      	str	r1, [sp, #20]
 801bdfc:	e7c3      	b.n	801bd86 <_vfiprintf_r+0x176>
 801bdfe:	fb0c 2101 	mla	r1, ip, r1, r2
 801be02:	4604      	mov	r4, r0
 801be04:	2301      	movs	r3, #1
 801be06:	e7f0      	b.n	801bdea <_vfiprintf_r+0x1da>
 801be08:	ab03      	add	r3, sp, #12
 801be0a:	9300      	str	r3, [sp, #0]
 801be0c:	462a      	mov	r2, r5
 801be0e:	4b16      	ldr	r3, [pc, #88]	; (801be68 <_vfiprintf_r+0x258>)
 801be10:	a904      	add	r1, sp, #16
 801be12:	4630      	mov	r0, r6
 801be14:	f7fb fb14 	bl	8017440 <_printf_float>
 801be18:	4607      	mov	r7, r0
 801be1a:	1c78      	adds	r0, r7, #1
 801be1c:	d1d6      	bne.n	801bdcc <_vfiprintf_r+0x1bc>
 801be1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801be20:	07d9      	lsls	r1, r3, #31
 801be22:	d405      	bmi.n	801be30 <_vfiprintf_r+0x220>
 801be24:	89ab      	ldrh	r3, [r5, #12]
 801be26:	059a      	lsls	r2, r3, #22
 801be28:	d402      	bmi.n	801be30 <_vfiprintf_r+0x220>
 801be2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801be2c:	f7fb f97c 	bl	8017128 <__retarget_lock_release_recursive>
 801be30:	89ab      	ldrh	r3, [r5, #12]
 801be32:	065b      	lsls	r3, r3, #25
 801be34:	f53f af12 	bmi.w	801bc5c <_vfiprintf_r+0x4c>
 801be38:	9809      	ldr	r0, [sp, #36]	; 0x24
 801be3a:	e711      	b.n	801bc60 <_vfiprintf_r+0x50>
 801be3c:	ab03      	add	r3, sp, #12
 801be3e:	9300      	str	r3, [sp, #0]
 801be40:	462a      	mov	r2, r5
 801be42:	4b09      	ldr	r3, [pc, #36]	; (801be68 <_vfiprintf_r+0x258>)
 801be44:	a904      	add	r1, sp, #16
 801be46:	4630      	mov	r0, r6
 801be48:	f7fb fd9e 	bl	8017988 <_printf_i>
 801be4c:	e7e4      	b.n	801be18 <_vfiprintf_r+0x208>
 801be4e:	bf00      	nop
 801be50:	0801d804 	.word	0x0801d804
 801be54:	0801d824 	.word	0x0801d824
 801be58:	0801d7e4 	.word	0x0801d7e4
 801be5c:	0801db7c 	.word	0x0801db7c
 801be60:	0801db86 	.word	0x0801db86
 801be64:	08017441 	.word	0x08017441
 801be68:	0801bbeb 	.word	0x0801bbeb
 801be6c:	0801db82 	.word	0x0801db82

0801be70 <_scanf_chars>:
 801be70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801be74:	4615      	mov	r5, r2
 801be76:	688a      	ldr	r2, [r1, #8]
 801be78:	4680      	mov	r8, r0
 801be7a:	460c      	mov	r4, r1
 801be7c:	b932      	cbnz	r2, 801be8c <_scanf_chars+0x1c>
 801be7e:	698a      	ldr	r2, [r1, #24]
 801be80:	2a00      	cmp	r2, #0
 801be82:	bf0c      	ite	eq
 801be84:	2201      	moveq	r2, #1
 801be86:	f04f 32ff 	movne.w	r2, #4294967295
 801be8a:	608a      	str	r2, [r1, #8]
 801be8c:	6822      	ldr	r2, [r4, #0]
 801be8e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801bf1c <_scanf_chars+0xac>
 801be92:	06d1      	lsls	r1, r2, #27
 801be94:	bf5f      	itttt	pl
 801be96:	681a      	ldrpl	r2, [r3, #0]
 801be98:	1d11      	addpl	r1, r2, #4
 801be9a:	6019      	strpl	r1, [r3, #0]
 801be9c:	6816      	ldrpl	r6, [r2, #0]
 801be9e:	2700      	movs	r7, #0
 801bea0:	69a0      	ldr	r0, [r4, #24]
 801bea2:	b188      	cbz	r0, 801bec8 <_scanf_chars+0x58>
 801bea4:	2801      	cmp	r0, #1
 801bea6:	d107      	bne.n	801beb8 <_scanf_chars+0x48>
 801bea8:	682b      	ldr	r3, [r5, #0]
 801beaa:	781a      	ldrb	r2, [r3, #0]
 801beac:	6963      	ldr	r3, [r4, #20]
 801beae:	5c9b      	ldrb	r3, [r3, r2]
 801beb0:	b953      	cbnz	r3, 801bec8 <_scanf_chars+0x58>
 801beb2:	bb27      	cbnz	r7, 801befe <_scanf_chars+0x8e>
 801beb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801beb8:	2802      	cmp	r0, #2
 801beba:	d120      	bne.n	801befe <_scanf_chars+0x8e>
 801bebc:	682b      	ldr	r3, [r5, #0]
 801bebe:	781b      	ldrb	r3, [r3, #0]
 801bec0:	f813 3009 	ldrb.w	r3, [r3, r9]
 801bec4:	071b      	lsls	r3, r3, #28
 801bec6:	d41a      	bmi.n	801befe <_scanf_chars+0x8e>
 801bec8:	6823      	ldr	r3, [r4, #0]
 801beca:	06da      	lsls	r2, r3, #27
 801becc:	bf5e      	ittt	pl
 801bece:	682b      	ldrpl	r3, [r5, #0]
 801bed0:	781b      	ldrbpl	r3, [r3, #0]
 801bed2:	f806 3b01 	strbpl.w	r3, [r6], #1
 801bed6:	682a      	ldr	r2, [r5, #0]
 801bed8:	686b      	ldr	r3, [r5, #4]
 801beda:	3201      	adds	r2, #1
 801bedc:	602a      	str	r2, [r5, #0]
 801bede:	68a2      	ldr	r2, [r4, #8]
 801bee0:	3b01      	subs	r3, #1
 801bee2:	3a01      	subs	r2, #1
 801bee4:	606b      	str	r3, [r5, #4]
 801bee6:	3701      	adds	r7, #1
 801bee8:	60a2      	str	r2, [r4, #8]
 801beea:	b142      	cbz	r2, 801befe <_scanf_chars+0x8e>
 801beec:	2b00      	cmp	r3, #0
 801beee:	dcd7      	bgt.n	801bea0 <_scanf_chars+0x30>
 801bef0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801bef4:	4629      	mov	r1, r5
 801bef6:	4640      	mov	r0, r8
 801bef8:	4798      	blx	r3
 801befa:	2800      	cmp	r0, #0
 801befc:	d0d0      	beq.n	801bea0 <_scanf_chars+0x30>
 801befe:	6823      	ldr	r3, [r4, #0]
 801bf00:	f013 0310 	ands.w	r3, r3, #16
 801bf04:	d105      	bne.n	801bf12 <_scanf_chars+0xa2>
 801bf06:	68e2      	ldr	r2, [r4, #12]
 801bf08:	3201      	adds	r2, #1
 801bf0a:	60e2      	str	r2, [r4, #12]
 801bf0c:	69a2      	ldr	r2, [r4, #24]
 801bf0e:	b102      	cbz	r2, 801bf12 <_scanf_chars+0xa2>
 801bf10:	7033      	strb	r3, [r6, #0]
 801bf12:	6923      	ldr	r3, [r4, #16]
 801bf14:	441f      	add	r7, r3
 801bf16:	6127      	str	r7, [r4, #16]
 801bf18:	2000      	movs	r0, #0
 801bf1a:	e7cb      	b.n	801beb4 <_scanf_chars+0x44>
 801bf1c:	0801d6e1 	.word	0x0801d6e1

0801bf20 <_scanf_i>:
 801bf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf24:	4698      	mov	r8, r3
 801bf26:	4b74      	ldr	r3, [pc, #464]	; (801c0f8 <_scanf_i+0x1d8>)
 801bf28:	460c      	mov	r4, r1
 801bf2a:	4682      	mov	sl, r0
 801bf2c:	4616      	mov	r6, r2
 801bf2e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801bf32:	b087      	sub	sp, #28
 801bf34:	ab03      	add	r3, sp, #12
 801bf36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801bf3a:	4b70      	ldr	r3, [pc, #448]	; (801c0fc <_scanf_i+0x1dc>)
 801bf3c:	69a1      	ldr	r1, [r4, #24]
 801bf3e:	4a70      	ldr	r2, [pc, #448]	; (801c100 <_scanf_i+0x1e0>)
 801bf40:	2903      	cmp	r1, #3
 801bf42:	bf18      	it	ne
 801bf44:	461a      	movne	r2, r3
 801bf46:	68a3      	ldr	r3, [r4, #8]
 801bf48:	9201      	str	r2, [sp, #4]
 801bf4a:	1e5a      	subs	r2, r3, #1
 801bf4c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801bf50:	bf88      	it	hi
 801bf52:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801bf56:	4627      	mov	r7, r4
 801bf58:	bf82      	ittt	hi
 801bf5a:	eb03 0905 	addhi.w	r9, r3, r5
 801bf5e:	f240 135d 	movwhi	r3, #349	; 0x15d
 801bf62:	60a3      	strhi	r3, [r4, #8]
 801bf64:	f857 3b1c 	ldr.w	r3, [r7], #28
 801bf68:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801bf6c:	bf98      	it	ls
 801bf6e:	f04f 0900 	movls.w	r9, #0
 801bf72:	6023      	str	r3, [r4, #0]
 801bf74:	463d      	mov	r5, r7
 801bf76:	f04f 0b00 	mov.w	fp, #0
 801bf7a:	6831      	ldr	r1, [r6, #0]
 801bf7c:	ab03      	add	r3, sp, #12
 801bf7e:	7809      	ldrb	r1, [r1, #0]
 801bf80:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801bf84:	2202      	movs	r2, #2
 801bf86:	f7e4 f94b 	bl	8000220 <memchr>
 801bf8a:	b328      	cbz	r0, 801bfd8 <_scanf_i+0xb8>
 801bf8c:	f1bb 0f01 	cmp.w	fp, #1
 801bf90:	d159      	bne.n	801c046 <_scanf_i+0x126>
 801bf92:	6862      	ldr	r2, [r4, #4]
 801bf94:	b92a      	cbnz	r2, 801bfa2 <_scanf_i+0x82>
 801bf96:	6822      	ldr	r2, [r4, #0]
 801bf98:	2308      	movs	r3, #8
 801bf9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801bf9e:	6063      	str	r3, [r4, #4]
 801bfa0:	6022      	str	r2, [r4, #0]
 801bfa2:	6822      	ldr	r2, [r4, #0]
 801bfa4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801bfa8:	6022      	str	r2, [r4, #0]
 801bfaa:	68a2      	ldr	r2, [r4, #8]
 801bfac:	1e51      	subs	r1, r2, #1
 801bfae:	60a1      	str	r1, [r4, #8]
 801bfb0:	b192      	cbz	r2, 801bfd8 <_scanf_i+0xb8>
 801bfb2:	6832      	ldr	r2, [r6, #0]
 801bfb4:	1c51      	adds	r1, r2, #1
 801bfb6:	6031      	str	r1, [r6, #0]
 801bfb8:	7812      	ldrb	r2, [r2, #0]
 801bfba:	f805 2b01 	strb.w	r2, [r5], #1
 801bfbe:	6872      	ldr	r2, [r6, #4]
 801bfc0:	3a01      	subs	r2, #1
 801bfc2:	2a00      	cmp	r2, #0
 801bfc4:	6072      	str	r2, [r6, #4]
 801bfc6:	dc07      	bgt.n	801bfd8 <_scanf_i+0xb8>
 801bfc8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801bfcc:	4631      	mov	r1, r6
 801bfce:	4650      	mov	r0, sl
 801bfd0:	4790      	blx	r2
 801bfd2:	2800      	cmp	r0, #0
 801bfd4:	f040 8085 	bne.w	801c0e2 <_scanf_i+0x1c2>
 801bfd8:	f10b 0b01 	add.w	fp, fp, #1
 801bfdc:	f1bb 0f03 	cmp.w	fp, #3
 801bfe0:	d1cb      	bne.n	801bf7a <_scanf_i+0x5a>
 801bfe2:	6863      	ldr	r3, [r4, #4]
 801bfe4:	b90b      	cbnz	r3, 801bfea <_scanf_i+0xca>
 801bfe6:	230a      	movs	r3, #10
 801bfe8:	6063      	str	r3, [r4, #4]
 801bfea:	6863      	ldr	r3, [r4, #4]
 801bfec:	4945      	ldr	r1, [pc, #276]	; (801c104 <_scanf_i+0x1e4>)
 801bfee:	6960      	ldr	r0, [r4, #20]
 801bff0:	1ac9      	subs	r1, r1, r3
 801bff2:	f000 f89b 	bl	801c12c <__sccl>
 801bff6:	f04f 0b00 	mov.w	fp, #0
 801bffa:	68a3      	ldr	r3, [r4, #8]
 801bffc:	6822      	ldr	r2, [r4, #0]
 801bffe:	2b00      	cmp	r3, #0
 801c000:	d03d      	beq.n	801c07e <_scanf_i+0x15e>
 801c002:	6831      	ldr	r1, [r6, #0]
 801c004:	6960      	ldr	r0, [r4, #20]
 801c006:	f891 c000 	ldrb.w	ip, [r1]
 801c00a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801c00e:	2800      	cmp	r0, #0
 801c010:	d035      	beq.n	801c07e <_scanf_i+0x15e>
 801c012:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801c016:	d124      	bne.n	801c062 <_scanf_i+0x142>
 801c018:	0510      	lsls	r0, r2, #20
 801c01a:	d522      	bpl.n	801c062 <_scanf_i+0x142>
 801c01c:	f10b 0b01 	add.w	fp, fp, #1
 801c020:	f1b9 0f00 	cmp.w	r9, #0
 801c024:	d003      	beq.n	801c02e <_scanf_i+0x10e>
 801c026:	3301      	adds	r3, #1
 801c028:	f109 39ff 	add.w	r9, r9, #4294967295
 801c02c:	60a3      	str	r3, [r4, #8]
 801c02e:	6873      	ldr	r3, [r6, #4]
 801c030:	3b01      	subs	r3, #1
 801c032:	2b00      	cmp	r3, #0
 801c034:	6073      	str	r3, [r6, #4]
 801c036:	dd1b      	ble.n	801c070 <_scanf_i+0x150>
 801c038:	6833      	ldr	r3, [r6, #0]
 801c03a:	3301      	adds	r3, #1
 801c03c:	6033      	str	r3, [r6, #0]
 801c03e:	68a3      	ldr	r3, [r4, #8]
 801c040:	3b01      	subs	r3, #1
 801c042:	60a3      	str	r3, [r4, #8]
 801c044:	e7d9      	b.n	801bffa <_scanf_i+0xda>
 801c046:	f1bb 0f02 	cmp.w	fp, #2
 801c04a:	d1ae      	bne.n	801bfaa <_scanf_i+0x8a>
 801c04c:	6822      	ldr	r2, [r4, #0]
 801c04e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801c052:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801c056:	d1bf      	bne.n	801bfd8 <_scanf_i+0xb8>
 801c058:	2310      	movs	r3, #16
 801c05a:	6063      	str	r3, [r4, #4]
 801c05c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801c060:	e7a2      	b.n	801bfa8 <_scanf_i+0x88>
 801c062:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801c066:	6022      	str	r2, [r4, #0]
 801c068:	780b      	ldrb	r3, [r1, #0]
 801c06a:	f805 3b01 	strb.w	r3, [r5], #1
 801c06e:	e7de      	b.n	801c02e <_scanf_i+0x10e>
 801c070:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801c074:	4631      	mov	r1, r6
 801c076:	4650      	mov	r0, sl
 801c078:	4798      	blx	r3
 801c07a:	2800      	cmp	r0, #0
 801c07c:	d0df      	beq.n	801c03e <_scanf_i+0x11e>
 801c07e:	6823      	ldr	r3, [r4, #0]
 801c080:	05d9      	lsls	r1, r3, #23
 801c082:	d50d      	bpl.n	801c0a0 <_scanf_i+0x180>
 801c084:	42bd      	cmp	r5, r7
 801c086:	d909      	bls.n	801c09c <_scanf_i+0x17c>
 801c088:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801c08c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c090:	4632      	mov	r2, r6
 801c092:	4650      	mov	r0, sl
 801c094:	4798      	blx	r3
 801c096:	f105 39ff 	add.w	r9, r5, #4294967295
 801c09a:	464d      	mov	r5, r9
 801c09c:	42bd      	cmp	r5, r7
 801c09e:	d028      	beq.n	801c0f2 <_scanf_i+0x1d2>
 801c0a0:	6822      	ldr	r2, [r4, #0]
 801c0a2:	f012 0210 	ands.w	r2, r2, #16
 801c0a6:	d113      	bne.n	801c0d0 <_scanf_i+0x1b0>
 801c0a8:	702a      	strb	r2, [r5, #0]
 801c0aa:	6863      	ldr	r3, [r4, #4]
 801c0ac:	9e01      	ldr	r6, [sp, #4]
 801c0ae:	4639      	mov	r1, r7
 801c0b0:	4650      	mov	r0, sl
 801c0b2:	47b0      	blx	r6
 801c0b4:	f8d8 3000 	ldr.w	r3, [r8]
 801c0b8:	6821      	ldr	r1, [r4, #0]
 801c0ba:	1d1a      	adds	r2, r3, #4
 801c0bc:	f8c8 2000 	str.w	r2, [r8]
 801c0c0:	f011 0f20 	tst.w	r1, #32
 801c0c4:	681b      	ldr	r3, [r3, #0]
 801c0c6:	d00f      	beq.n	801c0e8 <_scanf_i+0x1c8>
 801c0c8:	6018      	str	r0, [r3, #0]
 801c0ca:	68e3      	ldr	r3, [r4, #12]
 801c0cc:	3301      	adds	r3, #1
 801c0ce:	60e3      	str	r3, [r4, #12]
 801c0d0:	1bed      	subs	r5, r5, r7
 801c0d2:	44ab      	add	fp, r5
 801c0d4:	6925      	ldr	r5, [r4, #16]
 801c0d6:	445d      	add	r5, fp
 801c0d8:	6125      	str	r5, [r4, #16]
 801c0da:	2000      	movs	r0, #0
 801c0dc:	b007      	add	sp, #28
 801c0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0e2:	f04f 0b00 	mov.w	fp, #0
 801c0e6:	e7ca      	b.n	801c07e <_scanf_i+0x15e>
 801c0e8:	07ca      	lsls	r2, r1, #31
 801c0ea:	bf4c      	ite	mi
 801c0ec:	8018      	strhmi	r0, [r3, #0]
 801c0ee:	6018      	strpl	r0, [r3, #0]
 801c0f0:	e7eb      	b.n	801c0ca <_scanf_i+0x1aa>
 801c0f2:	2001      	movs	r0, #1
 801c0f4:	e7f2      	b.n	801c0dc <_scanf_i+0x1bc>
 801c0f6:	bf00      	nop
 801c0f8:	0801d480 	.word	0x0801d480
 801c0fc:	08019261 	.word	0x08019261
 801c100:	08019151 	.word	0x08019151
 801c104:	0801dba6 	.word	0x0801dba6

0801c108 <_read_r>:
 801c108:	b538      	push	{r3, r4, r5, lr}
 801c10a:	4d07      	ldr	r5, [pc, #28]	; (801c128 <_read_r+0x20>)
 801c10c:	4604      	mov	r4, r0
 801c10e:	4608      	mov	r0, r1
 801c110:	4611      	mov	r1, r2
 801c112:	2200      	movs	r2, #0
 801c114:	602a      	str	r2, [r5, #0]
 801c116:	461a      	mov	r2, r3
 801c118:	f000 f8e4 	bl	801c2e4 <_read>
 801c11c:	1c43      	adds	r3, r0, #1
 801c11e:	d102      	bne.n	801c126 <_read_r+0x1e>
 801c120:	682b      	ldr	r3, [r5, #0]
 801c122:	b103      	cbz	r3, 801c126 <_read_r+0x1e>
 801c124:	6023      	str	r3, [r4, #0]
 801c126:	bd38      	pop	{r3, r4, r5, pc}
 801c128:	2000d0c8 	.word	0x2000d0c8

0801c12c <__sccl>:
 801c12c:	b570      	push	{r4, r5, r6, lr}
 801c12e:	780b      	ldrb	r3, [r1, #0]
 801c130:	4604      	mov	r4, r0
 801c132:	2b5e      	cmp	r3, #94	; 0x5e
 801c134:	bf0b      	itete	eq
 801c136:	784b      	ldrbeq	r3, [r1, #1]
 801c138:	1c48      	addne	r0, r1, #1
 801c13a:	1c88      	addeq	r0, r1, #2
 801c13c:	2200      	movne	r2, #0
 801c13e:	bf08      	it	eq
 801c140:	2201      	moveq	r2, #1
 801c142:	1e61      	subs	r1, r4, #1
 801c144:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801c148:	f801 2f01 	strb.w	r2, [r1, #1]!
 801c14c:	42a9      	cmp	r1, r5
 801c14e:	d1fb      	bne.n	801c148 <__sccl+0x1c>
 801c150:	b90b      	cbnz	r3, 801c156 <__sccl+0x2a>
 801c152:	3801      	subs	r0, #1
 801c154:	bd70      	pop	{r4, r5, r6, pc}
 801c156:	f082 0101 	eor.w	r1, r2, #1
 801c15a:	54e1      	strb	r1, [r4, r3]
 801c15c:	1c42      	adds	r2, r0, #1
 801c15e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801c162:	2d2d      	cmp	r5, #45	; 0x2d
 801c164:	f102 36ff 	add.w	r6, r2, #4294967295
 801c168:	4610      	mov	r0, r2
 801c16a:	d006      	beq.n	801c17a <__sccl+0x4e>
 801c16c:	2d5d      	cmp	r5, #93	; 0x5d
 801c16e:	d0f1      	beq.n	801c154 <__sccl+0x28>
 801c170:	b90d      	cbnz	r5, 801c176 <__sccl+0x4a>
 801c172:	4630      	mov	r0, r6
 801c174:	e7ee      	b.n	801c154 <__sccl+0x28>
 801c176:	462b      	mov	r3, r5
 801c178:	e7ef      	b.n	801c15a <__sccl+0x2e>
 801c17a:	7816      	ldrb	r6, [r2, #0]
 801c17c:	2e5d      	cmp	r6, #93	; 0x5d
 801c17e:	d0fa      	beq.n	801c176 <__sccl+0x4a>
 801c180:	42b3      	cmp	r3, r6
 801c182:	dcf8      	bgt.n	801c176 <__sccl+0x4a>
 801c184:	4618      	mov	r0, r3
 801c186:	3001      	adds	r0, #1
 801c188:	4286      	cmp	r6, r0
 801c18a:	5421      	strb	r1, [r4, r0]
 801c18c:	dcfb      	bgt.n	801c186 <__sccl+0x5a>
 801c18e:	43d8      	mvns	r0, r3
 801c190:	4430      	add	r0, r6
 801c192:	1c5d      	adds	r5, r3, #1
 801c194:	42b3      	cmp	r3, r6
 801c196:	bfa8      	it	ge
 801c198:	2000      	movge	r0, #0
 801c19a:	182b      	adds	r3, r5, r0
 801c19c:	3202      	adds	r2, #2
 801c19e:	e7de      	b.n	801c15e <__sccl+0x32>

0801c1a0 <__submore>:
 801c1a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c1a4:	460c      	mov	r4, r1
 801c1a6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801c1a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c1ac:	4299      	cmp	r1, r3
 801c1ae:	d11d      	bne.n	801c1ec <__submore+0x4c>
 801c1b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801c1b4:	f7fb f84a 	bl	801724c <_malloc_r>
 801c1b8:	b918      	cbnz	r0, 801c1c2 <__submore+0x22>
 801c1ba:	f04f 30ff 	mov.w	r0, #4294967295
 801c1be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c1c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c1c6:	63a3      	str	r3, [r4, #56]	; 0x38
 801c1c8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801c1cc:	6360      	str	r0, [r4, #52]	; 0x34
 801c1ce:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801c1d2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801c1d6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801c1da:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801c1de:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801c1e2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801c1e6:	6020      	str	r0, [r4, #0]
 801c1e8:	2000      	movs	r0, #0
 801c1ea:	e7e8      	b.n	801c1be <__submore+0x1e>
 801c1ec:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801c1ee:	0077      	lsls	r7, r6, #1
 801c1f0:	463a      	mov	r2, r7
 801c1f2:	f7ff f98f 	bl	801b514 <_realloc_r>
 801c1f6:	4605      	mov	r5, r0
 801c1f8:	2800      	cmp	r0, #0
 801c1fa:	d0de      	beq.n	801c1ba <__submore+0x1a>
 801c1fc:	eb00 0806 	add.w	r8, r0, r6
 801c200:	4601      	mov	r1, r0
 801c202:	4632      	mov	r2, r6
 801c204:	4640      	mov	r0, r8
 801c206:	f7fa ffa1 	bl	801714c <memcpy>
 801c20a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801c20e:	f8c4 8000 	str.w	r8, [r4]
 801c212:	e7e9      	b.n	801c1e8 <__submore+0x48>

0801c214 <__ascii_wctomb>:
 801c214:	b149      	cbz	r1, 801c22a <__ascii_wctomb+0x16>
 801c216:	2aff      	cmp	r2, #255	; 0xff
 801c218:	bf85      	ittet	hi
 801c21a:	238a      	movhi	r3, #138	; 0x8a
 801c21c:	6003      	strhi	r3, [r0, #0]
 801c21e:	700a      	strbls	r2, [r1, #0]
 801c220:	f04f 30ff 	movhi.w	r0, #4294967295
 801c224:	bf98      	it	ls
 801c226:	2001      	movls	r0, #1
 801c228:	4770      	bx	lr
 801c22a:	4608      	mov	r0, r1
 801c22c:	4770      	bx	lr
	...

0801c230 <_fstat_r>:
 801c230:	b538      	push	{r3, r4, r5, lr}
 801c232:	4d07      	ldr	r5, [pc, #28]	; (801c250 <_fstat_r+0x20>)
 801c234:	2300      	movs	r3, #0
 801c236:	4604      	mov	r4, r0
 801c238:	4608      	mov	r0, r1
 801c23a:	4611      	mov	r1, r2
 801c23c:	602b      	str	r3, [r5, #0]
 801c23e:	f000 f829 	bl	801c294 <_fstat>
 801c242:	1c43      	adds	r3, r0, #1
 801c244:	d102      	bne.n	801c24c <_fstat_r+0x1c>
 801c246:	682b      	ldr	r3, [r5, #0]
 801c248:	b103      	cbz	r3, 801c24c <_fstat_r+0x1c>
 801c24a:	6023      	str	r3, [r4, #0]
 801c24c:	bd38      	pop	{r3, r4, r5, pc}
 801c24e:	bf00      	nop
 801c250:	2000d0c8 	.word	0x2000d0c8

0801c254 <_isatty_r>:
 801c254:	b538      	push	{r3, r4, r5, lr}
 801c256:	4d06      	ldr	r5, [pc, #24]	; (801c270 <_isatty_r+0x1c>)
 801c258:	2300      	movs	r3, #0
 801c25a:	4604      	mov	r4, r0
 801c25c:	4608      	mov	r0, r1
 801c25e:	602b      	str	r3, [r5, #0]
 801c260:	f000 f828 	bl	801c2b4 <_isatty>
 801c264:	1c43      	adds	r3, r0, #1
 801c266:	d102      	bne.n	801c26e <_isatty_r+0x1a>
 801c268:	682b      	ldr	r3, [r5, #0]
 801c26a:	b103      	cbz	r3, 801c26e <_isatty_r+0x1a>
 801c26c:	6023      	str	r3, [r4, #0]
 801c26e:	bd38      	pop	{r3, r4, r5, pc}
 801c270:	2000d0c8 	.word	0x2000d0c8

0801c274 <_malloc_usable_size_r>:
 801c274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c278:	1f18      	subs	r0, r3, #4
 801c27a:	2b00      	cmp	r3, #0
 801c27c:	bfbc      	itt	lt
 801c27e:	580b      	ldrlt	r3, [r1, r0]
 801c280:	18c0      	addlt	r0, r0, r3
 801c282:	4770      	bx	lr

0801c284 <_close>:
 801c284:	4b02      	ldr	r3, [pc, #8]	; (801c290 <_close+0xc>)
 801c286:	2258      	movs	r2, #88	; 0x58
 801c288:	601a      	str	r2, [r3, #0]
 801c28a:	f04f 30ff 	mov.w	r0, #4294967295
 801c28e:	4770      	bx	lr
 801c290:	2000d0c8 	.word	0x2000d0c8

0801c294 <_fstat>:
 801c294:	4b02      	ldr	r3, [pc, #8]	; (801c2a0 <_fstat+0xc>)
 801c296:	2258      	movs	r2, #88	; 0x58
 801c298:	601a      	str	r2, [r3, #0]
 801c29a:	f04f 30ff 	mov.w	r0, #4294967295
 801c29e:	4770      	bx	lr
 801c2a0:	2000d0c8 	.word	0x2000d0c8

0801c2a4 <_getpid>:
 801c2a4:	4b02      	ldr	r3, [pc, #8]	; (801c2b0 <_getpid+0xc>)
 801c2a6:	2258      	movs	r2, #88	; 0x58
 801c2a8:	601a      	str	r2, [r3, #0]
 801c2aa:	f04f 30ff 	mov.w	r0, #4294967295
 801c2ae:	4770      	bx	lr
 801c2b0:	2000d0c8 	.word	0x2000d0c8

0801c2b4 <_isatty>:
 801c2b4:	4b02      	ldr	r3, [pc, #8]	; (801c2c0 <_isatty+0xc>)
 801c2b6:	2258      	movs	r2, #88	; 0x58
 801c2b8:	601a      	str	r2, [r3, #0]
 801c2ba:	2000      	movs	r0, #0
 801c2bc:	4770      	bx	lr
 801c2be:	bf00      	nop
 801c2c0:	2000d0c8 	.word	0x2000d0c8

0801c2c4 <_kill>:
 801c2c4:	4b02      	ldr	r3, [pc, #8]	; (801c2d0 <_kill+0xc>)
 801c2c6:	2258      	movs	r2, #88	; 0x58
 801c2c8:	601a      	str	r2, [r3, #0]
 801c2ca:	f04f 30ff 	mov.w	r0, #4294967295
 801c2ce:	4770      	bx	lr
 801c2d0:	2000d0c8 	.word	0x2000d0c8

0801c2d4 <_lseek>:
 801c2d4:	4b02      	ldr	r3, [pc, #8]	; (801c2e0 <_lseek+0xc>)
 801c2d6:	2258      	movs	r2, #88	; 0x58
 801c2d8:	601a      	str	r2, [r3, #0]
 801c2da:	f04f 30ff 	mov.w	r0, #4294967295
 801c2de:	4770      	bx	lr
 801c2e0:	2000d0c8 	.word	0x2000d0c8

0801c2e4 <_read>:
 801c2e4:	4b02      	ldr	r3, [pc, #8]	; (801c2f0 <_read+0xc>)
 801c2e6:	2258      	movs	r2, #88	; 0x58
 801c2e8:	601a      	str	r2, [r3, #0]
 801c2ea:	f04f 30ff 	mov.w	r0, #4294967295
 801c2ee:	4770      	bx	lr
 801c2f0:	2000d0c8 	.word	0x2000d0c8

0801c2f4 <_sbrk>:
 801c2f4:	4b04      	ldr	r3, [pc, #16]	; (801c308 <_sbrk+0x14>)
 801c2f6:	6819      	ldr	r1, [r3, #0]
 801c2f8:	4602      	mov	r2, r0
 801c2fa:	b909      	cbnz	r1, 801c300 <_sbrk+0xc>
 801c2fc:	4903      	ldr	r1, [pc, #12]	; (801c30c <_sbrk+0x18>)
 801c2fe:	6019      	str	r1, [r3, #0]
 801c300:	6818      	ldr	r0, [r3, #0]
 801c302:	4402      	add	r2, r0
 801c304:	601a      	str	r2, [r3, #0]
 801c306:	4770      	bx	lr
 801c308:	20008598 	.word	0x20008598
 801c30c:	2000d0d0 	.word	0x2000d0d0

0801c310 <_write>:
 801c310:	4b02      	ldr	r3, [pc, #8]	; (801c31c <_write+0xc>)
 801c312:	2258      	movs	r2, #88	; 0x58
 801c314:	601a      	str	r2, [r3, #0]
 801c316:	f04f 30ff 	mov.w	r0, #4294967295
 801c31a:	4770      	bx	lr
 801c31c:	2000d0c8 	.word	0x2000d0c8

0801c320 <_exit>:
 801c320:	e7fe      	b.n	801c320 <_exit>
	...

0801c324 <_init>:
 801c324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c326:	bf00      	nop
 801c328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c32a:	bc08      	pop	{r3}
 801c32c:	469e      	mov	lr, r3
 801c32e:	4770      	bx	lr

0801c330 <_fini>:
 801c330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c332:	bf00      	nop
 801c334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c336:	bc08      	pop	{r3}
 801c338:	469e      	mov	lr, r3
 801c33a:	4770      	bx	lr
