Implementation of a Five-Stage Pipelined CPU

(1) Instruction Fetch (IF)
(2) Instruction Decode (ID)
(3) Execute (EXE)
(4) Memory (MEM)
(5) Writeback (WB)

Lab 3: IF, ID
Lab 4: 
Lab 5: 
