@W: MT420 |Found inferred clock template|clk with period 5.49ns. Please declare a user-defined clock on port clk.
