#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffb882f400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffb87e1bd0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x7fffb88057c0 .param/str "RAM_INIT_FILE" 0 3 56, "test1_ram.mem";
P_0x7fffb8805800 .param/str "ROM_INIT_FILE" 0 3 55, "test0_rom.mem";
L_0x7fffb8877450 .functor AND 1, v0x7fffb885b960_0, L_0x7fffb8877360, C4<1>, C4<1>;
v0x7fffb88638d0_0 .net *"_ivl_1", 7 0, L_0x7fffb8876560;  1 drivers
v0x7fffb88639d0_0 .net *"_ivl_12", 5 0, L_0x7fffb8876910;  1 drivers
L_0x7f4376a00138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8863ab0_0 .net *"_ivl_14", 1 0, L_0x7f4376a00138;  1 drivers
v0x7fffb8863b70_0 .net *"_ivl_17", 23 0, L_0x7fffb8876b80;  1 drivers
L_0x7f4376a00180 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb8863c50_0 .net/2u *"_ivl_18", 23 0, L_0x7f4376a00180;  1 drivers
v0x7fffb8863d30_0 .net *"_ivl_20", 0 0, L_0x7fffb8876c20;  1 drivers
v0x7fffb8863df0_0 .net *"_ivl_22", 31 0, L_0x7fffb8876db0;  1 drivers
v0x7fffb8863ed0_0 .net *"_ivl_24", 9 0, L_0x7fffb8876e50;  1 drivers
L_0x7f4376a001c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8863fb0_0 .net *"_ivl_27", 1 0, L_0x7f4376a001c8;  1 drivers
L_0x7f4376a00210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffb8864120_0 .net *"_ivl_28", 31 0, L_0x7f4376a00210;  1 drivers
v0x7fffb8864200_0 .net *"_ivl_33", 23 0, L_0x7fffb88771c0;  1 drivers
L_0x7f4376a00258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb88642e0_0 .net/2u *"_ivl_34", 23 0, L_0x7f4376a00258;  1 drivers
v0x7fffb88643c0_0 .net *"_ivl_36", 0 0, L_0x7fffb8877360;  1 drivers
v0x7fffb8864480_0 .net *"_ivl_39", 0 0, L_0x7fffb8877450;  1 drivers
v0x7fffb8864540_0 .net *"_ivl_4", 5 0, L_0x7fffb8876600;  1 drivers
v0x7fffb8864620_0 .net *"_ivl_40", 31 0, L_0x7fffb8877550;  1 drivers
v0x7fffb8864700_0 .net *"_ivl_42", 9 0, L_0x7fffb8877670;  1 drivers
L_0x7f4376a002a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb88648f0_0 .net *"_ivl_45", 1 0, L_0x7f4376a002a0;  1 drivers
L_0x7f4376a002e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffb88649d0_0 .net *"_ivl_46", 31 0, L_0x7f4376a002e8;  1 drivers
L_0x7f4376a000f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffb8864ab0_0 .net *"_ivl_6", 1 0, L_0x7f4376a000f0;  1 drivers
v0x7fffb8864b90_0 .net *"_ivl_9", 7 0, L_0x7fffb88767e0;  1 drivers
v0x7fffb8864c70_0 .net "active", 0 0, v0x7fffb8862850_0;  1 drivers
v0x7fffb8864d10_0 .var "clk", 0 0;
v0x7fffb8864db0_0 .var "clk_enable", 0 0;
v0x7fffb8864e50_0 .net "data_address", 31 0, L_0x7fffb8830e90;  1 drivers
v0x7fffb8864ef0_0 .net "data_read", 0 0, v0x7fffb885b960_0;  1 drivers
v0x7fffb8864f90_0 .net "data_readdata", 31 0, L_0x7fffb8877800;  1 drivers
v0x7fffb8865080_0 .net "data_write", 0 0, v0x7fffb885ba20_0;  1 drivers
v0x7fffb8865120_0 .net "data_writedata", 31 0, L_0x7fffb8810b90;  1 drivers
v0x7fffb8865230_0 .net "instr_address", 31 0, v0x7fffb885d0b0_0;  1 drivers
v0x7fffb88652f0_0 .net "instr_readdata", 31 0, L_0x7fffb8876ff0;  1 drivers
v0x7fffb88653b0 .array "ram", 255 0, 31 0;
v0x7fffb8865470_0 .net "ram_wordaddr", 7 0, L_0x7fffb8876a00;  1 drivers
v0x7fffb8865550_0 .net "register_v0", 31 0, v0x7fffb8863450_0;  1 drivers
v0x7fffb8865610_0 .var "reset", 0 0;
v0x7fffb88656b0 .array "rom", 255 0, 31 0;
v0x7fffb8865750_0 .net "rom_wordaddr", 7 0, L_0x7fffb88766a0;  1 drivers
E_0x7fffb87f1840 .event negedge, v0x7fffb885d2c0_0;
L_0x7fffb8876560 .part v0x7fffb885d0b0_0, 0, 8;
L_0x7fffb8876600 .part L_0x7fffb8876560, 2, 6;
L_0x7fffb88766a0 .concat [ 6 2 0 0], L_0x7fffb8876600, L_0x7f4376a000f0;
L_0x7fffb88767e0 .part L_0x7fffb8830e90, 0, 8;
L_0x7fffb8876910 .part L_0x7fffb88767e0, 2, 6;
L_0x7fffb8876a00 .concat [ 6 2 0 0], L_0x7fffb8876910, L_0x7f4376a00138;
L_0x7fffb8876b80 .part v0x7fffb885d0b0_0, 8, 24;
L_0x7fffb8876c20 .cmp/eq 24, L_0x7fffb8876b80, L_0x7f4376a00180;
L_0x7fffb8876db0 .array/port v0x7fffb88656b0, L_0x7fffb8876e50;
L_0x7fffb8876e50 .concat [ 8 2 0 0], L_0x7fffb88766a0, L_0x7f4376a001c8;
L_0x7fffb8876ff0 .functor MUXZ 32, L_0x7f4376a00210, L_0x7fffb8876db0, L_0x7fffb8876c20, C4<>;
L_0x7fffb88771c0 .part L_0x7fffb8830e90, 8, 24;
L_0x7fffb8877360 .cmp/eq 24, L_0x7fffb88771c0, L_0x7f4376a00258;
L_0x7fffb8877550 .array/port v0x7fffb88653b0, L_0x7fffb8877670;
L_0x7fffb8877670 .concat [ 8 2 0 0], L_0x7fffb8876a00, L_0x7f4376a002a0;
L_0x7fffb8877800 .functor MUXZ 32, L_0x7f4376a002e8, L_0x7fffb8877550, L_0x7fffb8877450, C4<>;
S_0x7fffb883d550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x7fffb87e1bd0;
 .timescale 0 0;
v0x7fffb88418f0_0 .var/i "i", 31 0;
S_0x7fffb885af20 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x7fffb87e1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x7fffb88623a0_0 .net "ALUOp", 5 0, v0x7fffb88420d0_0;  1 drivers
v0x7fffb8862480_0 .net "ALUSrc", 0 0, v0x7fffb8830fb0_0;  1 drivers
v0x7fffb8862540_0 .net "Branch", 0 0, v0x7fffb87c9aa0_0;  1 drivers
v0x7fffb88625e0_0 .net "MemtoReg", 0 0, v0x7fffb885bb30_0;  1 drivers
v0x7fffb8862680_0 .net "RegDst", 0 0, v0x7fffb885bbf0_0;  1 drivers
v0x7fffb8862720_0 .net "RegWrite", 0 0, v0x7fffb885bcb0_0;  1 drivers
v0x7fffb8862850_0 .var "active", 0 0;
v0x7fffb88628f0_0 .net "alu_immediate", 15 0, v0x7fffb885c3c0_0;  1 drivers
v0x7fffb8862990_0 .net "clk", 0 0, v0x7fffb8864d10_0;  1 drivers
v0x7fffb8862b50_0 .net "clk_enable", 0 0, v0x7fffb8864db0_0;  1 drivers
v0x7fffb8862c10_0 .net "data_address", 31 0, L_0x7fffb8830e90;  alias, 1 drivers
v0x7fffb8862cd0_0 .net "data_read", 0 0, v0x7fffb885b960_0;  alias, 1 drivers
v0x7fffb8862d70_0 .net "data_readdata", 31 0, L_0x7fffb8877800;  alias, 1 drivers
v0x7fffb8862e10_0 .net "data_write", 0 0, v0x7fffb885ba20_0;  alias, 1 drivers
v0x7fffb8862eb0_0 .net "data_writedata", 31 0, L_0x7fffb8810b90;  alias, 1 drivers
v0x7fffb8862f50_0 .net "func_code", 5 0, v0x7fffb885c4c0_0;  1 drivers
v0x7fffb8862ff0_0 .net "instr_address", 31 0, v0x7fffb885d0b0_0;  alias, 1 drivers
v0x7fffb88631c0_0 .net "instr_readdata", 31 0, L_0x7fffb8876ff0;  alias, 1 drivers
v0x7fffb88632d0_0 .net "rd", 4 0, v0x7fffb885c6c0_0;  1 drivers
v0x7fffb8863390_0 .net "reg_read_data_0", 31 0, v0x7fffb885fcf0_0;  1 drivers
v0x7fffb8863450_0 .var "register_v0", 31 0;
v0x7fffb8863530_0 .net "reset", 0 0, v0x7fffb8865610_0;  1 drivers
v0x7fffb88635d0_0 .net "rs", 4 0, v0x7fffb885c8d0_0;  1 drivers
v0x7fffb8863690_0 .net "rt", 4 0, v0x7fffb885c9b0_0;  1 drivers
S_0x7fffb885b200 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x7fffb885af20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "alu_immediate";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rt";
    .port_info 8 /OUTPUT 1 "RegDst";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 6 "ALUOp";
    .port_info 12 /OUTPUT 1 "ALUSrc";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 32 "instr_read_addr";
    .port_info 15 /OUTPUT 6 "func_code";
    .port_info 16 /OUTPUT 1 "data_read";
    .port_info 17 /OUTPUT 1 "data_write";
v0x7fffb885d590_0 .net "ALUOp", 5 0, v0x7fffb88420d0_0;  alias, 1 drivers
v0x7fffb885d670_0 .net "ALUSrc", 0 0, v0x7fffb8830fb0_0;  alias, 1 drivers
v0x7fffb885d740_0 .net "Branch", 0 0, v0x7fffb87c9aa0_0;  alias, 1 drivers
v0x7fffb885d860_0 .net "MemtoReg", 0 0, v0x7fffb885bb30_0;  alias, 1 drivers
v0x7fffb885d900_0 .net "RegDst", 0 0, v0x7fffb885bbf0_0;  alias, 1 drivers
v0x7fffb885d9f0_0 .net "RegWrite", 0 0, v0x7fffb885bcb0_0;  alias, 1 drivers
v0x7fffb885dac0_0 .net "alu_immediate", 15 0, v0x7fffb885c3c0_0;  alias, 1 drivers
v0x7fffb885db90_0 .net "clk", 0 0, v0x7fffb8864d10_0;  alias, 1 drivers
v0x7fffb885dc60_0 .net "data_read", 0 0, v0x7fffb885b960_0;  alias, 1 drivers
v0x7fffb885dd30_0 .net "data_write", 0 0, v0x7fffb885ba20_0;  alias, 1 drivers
v0x7fffb885de00_0 .net "func_code", 5 0, v0x7fffb885c4c0_0;  alias, 1 drivers
v0x7fffb885dea0_0 .net "instr_read_addr", 31 0, v0x7fffb885d0b0_0;  alias, 1 drivers
v0x7fffb885df40_0 .net "instr_read_data", 31 0, L_0x7fffb8876ff0;  alias, 1 drivers
v0x7fffb885e010_0 .net "instruction_opcode", 5 0, v0x7fffb885c580_0;  1 drivers
v0x7fffb885e100_0 .net "instruction_word", 31 0, v0x7fffb885c620_0;  1 drivers
v0x7fffb885e1a0_0 .net "rd", 4 0, v0x7fffb885c6c0_0;  alias, 1 drivers
v0x7fffb885e270_0 .net "reg_read_data_0", 31 0, v0x7fffb885fcf0_0;  alias, 1 drivers
v0x7fffb885e340_0 .net "reset", 0 0, v0x7fffb8865610_0;  alias, 1 drivers
v0x7fffb885e410_0 .net "rs", 4 0, v0x7fffb885c8d0_0;  alias, 1 drivers
v0x7fffb885e4e0_0 .net "rt", 4 0, v0x7fffb885c9b0_0;  alias, 1 drivers
S_0x7fffb885b5a0 .scope module, "controlblock" "control" 5 40, 6 1 0, S_0x7fffb885b200;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 6 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
v0x7fffb88420d0_0 .var "ALUOp", 5 0;
v0x7fffb8830fb0_0 .var "ALUSrc", 0 0;
v0x7fffb87c9aa0_0 .var "Branch", 0 0;
v0x7fffb885b960_0 .var "MemRead", 0 0;
v0x7fffb885ba20_0 .var "MemWrite", 0 0;
v0x7fffb885bb30_0 .var "MemtoReg", 0 0;
v0x7fffb885bbf0_0 .var "RegDst", 0 0;
v0x7fffb885bcb0_0 .var "RegWrite", 0 0;
v0x7fffb885bd70_0 .net "func_code", 5 0, v0x7fffb885c4c0_0;  alias, 1 drivers
v0x7fffb885be50_0 .net "instruction_opcode", 5 0, v0x7fffb885c580_0;  alias, 1 drivers
E_0x7fffb87b9280 .event anyedge, v0x7fffb885be50_0, v0x7fffb885bd70_0;
S_0x7fffb885c0d0 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x7fffb885b200;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 16 "alu_immediate";
    .port_info 7 /OUTPUT 6 "func_code";
v0x7fffb885c3c0_0 .var "alu_immediate", 15 0;
v0x7fffb885c4c0_0 .var "func_code", 5 0;
v0x7fffb885c580_0 .var "instruction_opcode", 5 0;
v0x7fffb885c620_0 .var "instruction_word", 31 0;
v0x7fffb885c6c0_0 .var "rd", 4 0;
v0x7fffb885c7f0_0 .net "read_data", 31 0, L_0x7fffb8876ff0;  alias, 1 drivers
v0x7fffb885c8d0_0 .var "rs", 4 0;
v0x7fffb885c9b0_0 .var "rt", 4 0;
E_0x7fffb87b9560 .event anyedge, v0x7fffb885c7f0_0, v0x7fffb885c620_0;
S_0x7fffb885cbe0 .scope module, "pcblock" "pc" 5 32, 8 1 0, S_0x7fffb885b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "addr";
v0x7fffb885ce10_0 .net "Rd", 31 0, v0x7fffb885fcf0_0;  alias, 1 drivers
L_0x7f4376a00018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffb885cf10_0 .net/2u *"_ivl_0", 31 0, L_0x7f4376a00018;  1 drivers
v0x7fffb885cff0_0 .net *"_ivl_2", 31 0, L_0x7fffb8875840;  1 drivers
v0x7fffb885d0b0_0 .var "addr", 31 0;
v0x7fffb885d190_0 .net "addr_next", 31 0, L_0x7fffb88758e0;  1 drivers
v0x7fffb885d2c0_0 .net "clk", 0 0, v0x7fffb8864d10_0;  alias, 1 drivers
v0x7fffb885d380_0 .net "immediate", 0 0, v0x7fffb87c9aa0_0;  alias, 1 drivers
v0x7fffb885d420_0 .net "reset", 0 0, v0x7fffb8865610_0;  alias, 1 drivers
E_0x7fffb87dc800 .event posedge, v0x7fffb885d2c0_0;
L_0x7fffb8875840 .arith/sum 32, v0x7fffb885d0b0_0, L_0x7f4376a00018;
L_0x7fffb88758e0 .functor MUXZ 32, L_0x7fffb8875840, v0x7fffb885fcf0_0, v0x7fffb87c9aa0_0, C4<>;
S_0x7fffb885e790 .scope module, "datapathblock" "datapath" 4 51, 9 1 0, S_0x7fffb885af20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x7fffb883fd60 .functor BUFZ 5, v0x7fffb885c8d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffb8841fb0 .functor BUFZ 5, v0x7fffb885c9b0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffb8830e90 .functor BUFZ 32, v0x7fffb885ee90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffb8810b90 .functor BUFZ 32, v0x7fffb885fdb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffb8860860_0 .net "ALUOp", 5 0, v0x7fffb88420d0_0;  alias, 1 drivers
v0x7fffb8860940_0 .net "ALUSrc", 0 0, v0x7fffb8830fb0_0;  alias, 1 drivers
v0x7fffb8860a00_0 .net "MemtoReg", 0 0, v0x7fffb885bb30_0;  alias, 1 drivers
v0x7fffb8860af0_0 .net "RegDst", 0 0, v0x7fffb885bbf0_0;  alias, 1 drivers
v0x7fffb8860be0_0 .net "RegWrite", 0 0, v0x7fffb885bcb0_0;  alias, 1 drivers
v0x7fffb8860cd0_0 .net *"_ivl_10", 31 0, L_0x7fffb8875ed0;  1 drivers
L_0x7f4376a000a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffb8860d70_0 .net/2u *"_ivl_12", 15 0, L_0x7f4376a000a8;  1 drivers
v0x7fffb8860e50_0 .net *"_ivl_14", 31 0, L_0x7fffb8875f70;  1 drivers
v0x7fffb8860f30_0 .net *"_ivl_7", 0 0, L_0x7fffb8875da0;  1 drivers
L_0x7f4376a00060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fffb88610a0_0 .net/2u *"_ivl_8", 15 0, L_0x7f4376a00060;  1 drivers
v0x7fffb8861180_0 .net "alu_immediate", 15 0, v0x7fffb885c3c0_0;  alias, 1 drivers
v0x7fffb8861240_0 .net "alu_out", 31 0, v0x7fffb885ee90_0;  1 drivers
v0x7fffb8861300_0 .net "clk", 0 0, v0x7fffb8864d10_0;  alias, 1 drivers
v0x7fffb88613a0_0 .net "data_address", 31 0, L_0x7fffb8830e90;  alias, 1 drivers
v0x7fffb8861460_0 .net "data_readdata", 31 0, L_0x7fffb8877800;  alias, 1 drivers
v0x7fffb8861540_0 .net "data_writedata", 31 0, L_0x7fffb8810b90;  alias, 1 drivers
v0x7fffb8861620_0 .net "func_code", 5 0, v0x7fffb885c4c0_0;  alias, 1 drivers
v0x7fffb88617f0_0 .net "op2", 31 0, L_0x7fffb8876180;  1 drivers
v0x7fffb88618b0_0 .net "rd", 4 0, v0x7fffb885c6c0_0;  alias, 1 drivers
v0x7fffb8861950_0 .net "reg_read_addr_0", 4 0, L_0x7fffb883fd60;  1 drivers
v0x7fffb8861a10_0 .net "reg_read_addr_1", 4 0, L_0x7fffb8841fb0;  1 drivers
v0x7fffb8861ab0_0 .net "reg_read_data_0", 31 0, v0x7fffb885fcf0_0;  alias, 1 drivers
v0x7fffb8861be0_0 .net "reg_read_data_1", 31 0, v0x7fffb885fdb0_0;  1 drivers
v0x7fffb8861ca0_0 .net "reg_write_addr", 4 0, L_0x7fffb8875ba0;  1 drivers
v0x7fffb8861d40_0 .net "reg_write_data", 31 0, L_0x7fffb88763e0;  1 drivers
v0x7fffb8861de0_0 .net "reset", 0 0, v0x7fffb8865610_0;  alias, 1 drivers
v0x7fffb8861e80_0 .net "rs", 4 0, v0x7fffb885c8d0_0;  alias, 1 drivers
v0x7fffb8861f20_0 .net "rt", 4 0, v0x7fffb885c9b0_0;  alias, 1 drivers
v0x7fffb8862030_0 .net "sign_extended", 31 0, L_0x7fffb8876040;  1 drivers
L_0x7fffb8875ba0 .functor MUXZ 5, v0x7fffb885c6c0_0, v0x7fffb885c9b0_0, v0x7fffb885bbf0_0, C4<>;
L_0x7fffb8875da0 .part v0x7fffb885c3c0_0, 15, 1;
L_0x7fffb8875ed0 .concat [ 16 16 0 0], v0x7fffb885c3c0_0, L_0x7f4376a00060;
L_0x7fffb8875f70 .concat [ 16 16 0 0], v0x7fffb885c3c0_0, L_0x7f4376a000a8;
L_0x7fffb8876040 .functor MUXZ 32, L_0x7fffb8875f70, L_0x7fffb8875ed0, L_0x7fffb8875da0, C4<>;
L_0x7fffb8876180 .functor MUXZ 32, v0x7fffb885fdb0_0, L_0x7fffb8876040, v0x7fffb8830fb0_0, C4<>;
L_0x7fffb88763e0 .functor MUXZ 32, v0x7fffb885ee90_0, L_0x7fffb8877800, v0x7fffb885bb30_0, C4<>;
S_0x7fffb885eb20 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x7fffb885e790;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x7fffb8841db0_0 .net "ALUOp", 5 0, v0x7fffb88420d0_0;  alias, 1 drivers
v0x7fffb885ee90_0 .var "alu_out", 31 0;
v0x7fffb885ef70_0 .net "func_code", 5 0, v0x7fffb885c4c0_0;  alias, 1 drivers
v0x7fffb885f010_0 .net "op1", 31 0, v0x7fffb885fcf0_0;  alias, 1 drivers
v0x7fffb885f120_0 .net "op2", 31 0, L_0x7fffb8876180;  alias, 1 drivers
E_0x7fffb8842890 .event anyedge, v0x7fffb88420d0_0, v0x7fffb885bd70_0, v0x7fffb885ce10_0, v0x7fffb885f120_0;
S_0x7fffb885f2f0 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x7fffb885e790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x7fffb885fa40_0 .net "clk", 0 0, v0x7fffb8864d10_0;  alias, 1 drivers
v0x7fffb885fb50_0 .net "read_addr_0", 4 0, L_0x7fffb883fd60;  alias, 1 drivers
v0x7fffb885fc30_0 .net "read_addr_1", 4 0, L_0x7fffb8841fb0;  alias, 1 drivers
v0x7fffb885fcf0_0 .var "read_data_0", 31 0;
v0x7fffb885fdb0_0 .var "read_data_1", 31 0;
v0x7fffb885fee0 .array "regs", 0 31, 31 0;
v0x7fffb88603a0_0 .net "reset", 0 0, v0x7fffb8865610_0;  alias, 1 drivers
v0x7fffb8860490_0 .net "wen", 0 0, v0x7fffb885bcb0_0;  alias, 1 drivers
v0x7fffb8860580_0 .net "write_addr", 4 0, L_0x7fffb8875ba0;  alias, 1 drivers
v0x7fffb8860660_0 .net "write_data", 31 0, L_0x7fffb88763e0;  alias, 1 drivers
v0x7fffb885fee0_0 .array/port v0x7fffb885fee0, 0;
v0x7fffb885fee0_1 .array/port v0x7fffb885fee0, 1;
v0x7fffb885fee0_2 .array/port v0x7fffb885fee0, 2;
E_0x7fffb8841ab0/0 .event anyedge, v0x7fffb885fb50_0, v0x7fffb885fee0_0, v0x7fffb885fee0_1, v0x7fffb885fee0_2;
v0x7fffb885fee0_3 .array/port v0x7fffb885fee0, 3;
v0x7fffb885fee0_4 .array/port v0x7fffb885fee0, 4;
v0x7fffb885fee0_5 .array/port v0x7fffb885fee0, 5;
v0x7fffb885fee0_6 .array/port v0x7fffb885fee0, 6;
E_0x7fffb8841ab0/1 .event anyedge, v0x7fffb885fee0_3, v0x7fffb885fee0_4, v0x7fffb885fee0_5, v0x7fffb885fee0_6;
v0x7fffb885fee0_7 .array/port v0x7fffb885fee0, 7;
v0x7fffb885fee0_8 .array/port v0x7fffb885fee0, 8;
v0x7fffb885fee0_9 .array/port v0x7fffb885fee0, 9;
v0x7fffb885fee0_10 .array/port v0x7fffb885fee0, 10;
E_0x7fffb8841ab0/2 .event anyedge, v0x7fffb885fee0_7, v0x7fffb885fee0_8, v0x7fffb885fee0_9, v0x7fffb885fee0_10;
v0x7fffb885fee0_11 .array/port v0x7fffb885fee0, 11;
v0x7fffb885fee0_12 .array/port v0x7fffb885fee0, 12;
v0x7fffb885fee0_13 .array/port v0x7fffb885fee0, 13;
v0x7fffb885fee0_14 .array/port v0x7fffb885fee0, 14;
E_0x7fffb8841ab0/3 .event anyedge, v0x7fffb885fee0_11, v0x7fffb885fee0_12, v0x7fffb885fee0_13, v0x7fffb885fee0_14;
v0x7fffb885fee0_15 .array/port v0x7fffb885fee0, 15;
v0x7fffb885fee0_16 .array/port v0x7fffb885fee0, 16;
v0x7fffb885fee0_17 .array/port v0x7fffb885fee0, 17;
v0x7fffb885fee0_18 .array/port v0x7fffb885fee0, 18;
E_0x7fffb8841ab0/4 .event anyedge, v0x7fffb885fee0_15, v0x7fffb885fee0_16, v0x7fffb885fee0_17, v0x7fffb885fee0_18;
v0x7fffb885fee0_19 .array/port v0x7fffb885fee0, 19;
v0x7fffb885fee0_20 .array/port v0x7fffb885fee0, 20;
v0x7fffb885fee0_21 .array/port v0x7fffb885fee0, 21;
v0x7fffb885fee0_22 .array/port v0x7fffb885fee0, 22;
E_0x7fffb8841ab0/5 .event anyedge, v0x7fffb885fee0_19, v0x7fffb885fee0_20, v0x7fffb885fee0_21, v0x7fffb885fee0_22;
v0x7fffb885fee0_23 .array/port v0x7fffb885fee0, 23;
v0x7fffb885fee0_24 .array/port v0x7fffb885fee0, 24;
v0x7fffb885fee0_25 .array/port v0x7fffb885fee0, 25;
v0x7fffb885fee0_26 .array/port v0x7fffb885fee0, 26;
E_0x7fffb8841ab0/6 .event anyedge, v0x7fffb885fee0_23, v0x7fffb885fee0_24, v0x7fffb885fee0_25, v0x7fffb885fee0_26;
v0x7fffb885fee0_27 .array/port v0x7fffb885fee0, 27;
v0x7fffb885fee0_28 .array/port v0x7fffb885fee0, 28;
v0x7fffb885fee0_29 .array/port v0x7fffb885fee0, 29;
v0x7fffb885fee0_30 .array/port v0x7fffb885fee0, 30;
E_0x7fffb8841ab0/7 .event anyedge, v0x7fffb885fee0_27, v0x7fffb885fee0_28, v0x7fffb885fee0_29, v0x7fffb885fee0_30;
v0x7fffb885fee0_31 .array/port v0x7fffb885fee0, 31;
E_0x7fffb8841ab0/8 .event anyedge, v0x7fffb885fee0_31, v0x7fffb885fc30_0;
E_0x7fffb8841ab0 .event/or E_0x7fffb8841ab0/0, E_0x7fffb8841ab0/1, E_0x7fffb8841ab0/2, E_0x7fffb8841ab0/3, E_0x7fffb8841ab0/4, E_0x7fffb8841ab0/5, E_0x7fffb8841ab0/6, E_0x7fffb8841ab0/7, E_0x7fffb8841ab0/8;
S_0x7fffb885f740 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x7fffb885f2f0;
 .timescale 0 0;
v0x7fffb885f940_0 .var/i "i", 31 0;
    .scope S_0x7fffb885c0d0;
T_0 ;
    %wait E_0x7fffb87b9560;
    %load/vec4 v0x7fffb885c7f0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fffb885c580_0, 0, 6;
    %load/vec4 v0x7fffb885c7f0_0;
    %store/vec4 v0x7fffb885c620_0, 0, 32;
    %load/vec4 v0x7fffb885c620_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fffb885c8d0_0, 0, 5;
    %load/vec4 v0x7fffb885c620_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fffb885c9b0_0, 0, 5;
    %load/vec4 v0x7fffb885c620_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fffb885c6c0_0, 0, 5;
    %load/vec4 v0x7fffb885c620_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fffb885c3c0_0, 0, 16;
    %load/vec4 v0x7fffb885c620_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fffb885c4c0_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffb885cbe0;
T_1 ;
    %wait E_0x7fffb87dc800;
    %load/vec4 v0x7fffb885d420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fffb885d0b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffb885d190_0;
    %assign/vec4 v0x7fffb885d0b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffb885b5a0;
T_2 ;
Ewait_0 .event/or E_0x7fffb87b9280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffb885be50_0;
    %store/vec4 v0x7fffb88420d0_0, 0, 6;
    %load/vec4 v0x7fffb885be50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885bbf0_0, 0, 1;
    %load/vec4 v0x7fffb885bd70_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x7fffb87c9aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8830fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885bcb0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffb885be50_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb87c9aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8830fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bcb0_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb87c9aa0_0, 0, 1;
    %load/vec4 v0x7fffb885be50_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8830fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885bcb0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffb885be50_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8830fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb885bcb0_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8830fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb885bcb0_0, 0, 1;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffb885f2f0;
T_3 ;
    %wait E_0x7fffb87dc800;
    %load/vec4 v0x7fffb88603a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x7fffb885f740;
    %jmp t_0;
    .scope S_0x7fffb885f740;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb885f940_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fffb885f940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffb885f940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb885fee0, 0, 4;
    %load/vec4 v0x7fffb885f940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb885f940_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fffb885f2f0;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x7fffb8860490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffb8860580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x7fffb8860660_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x7fffb8860580_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffb885fee0, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffb885f2f0;
T_4 ;
Ewait_1 .event/or E_0x7fffb8841ab0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fffb885fb50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fffb885fb50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffb885fee0, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fffb885fcf0_0, 0, 32;
    %load/vec4 v0x7fffb885fc30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x7fffb885fc30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffb885fee0, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7fffb885fdb0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffb885eb20;
T_5 ;
Ewait_2 .event/or E_0x7fffb8842890, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fffb8841db0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fffb885ef70_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fffb885f010_0;
    %load/vec4 v0x7fffb885f120_0;
    %add;
    %store/vec4 v0x7fffb885ee90_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fffb885f010_0;
    %load/vec4 v0x7fffb885f120_0;
    %add;
    %store/vec4 v0x7fffb885ee90_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffb8841db0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffb885ee90_0, 0, 32;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7fffb885f010_0;
    %load/vec4 v0x7fffb885f120_0;
    %add;
    %store/vec4 v0x7fffb885ee90_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x7fffb885f010_0;
    %load/vec4 v0x7fffb885f120_0;
    %add;
    %store/vec4 v0x7fffb885ee90_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x7fffb885f010_0;
    %load/vec4 v0x7fffb885f120_0;
    %add;
    %store/vec4 v0x7fffb885ee90_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffb87e1bd0;
T_6 ;
    %vpi_call/w 3 42 "$dumpfile", "mips_cpu_harvard_tb.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffb87e1bd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8864d10_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffb8864d10_0;
    %nor/r;
    %store/vec4 v0x7fffb8864d10_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffb87e1bd0;
T_7 ;
    %fork t_3, S_0x7fffb883d550;
    %jmp t_2;
    .scope S_0x7fffb883d550;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffb88418f0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffb88418f0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffb88418f0_0;
    %store/vec4a v0x7fffb88656b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffb88418f0_0;
    %store/vec4a v0x7fffb88653b0, 4, 0;
    %load/vec4 v0x7fffb88418f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffb88418f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x7fffb87e1bd0;
t_2 %join;
    %vpi_call/w 3 66 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x7fffb8805800 {0 0 0};
    %vpi_call/w 3 67 "$readmemb", P_0x7fffb8805800, v0x7fffb88656b0 {0 0 0};
    %vpi_call/w 3 71 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fffb88057c0 {0 0 0};
    %vpi_call/w 3 72 "$readmemh", P_0x7fffb88057c0, v0x7fffb88653b0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffb87e1bd0;
T_8 ;
    %wait E_0x7fffb87dc800;
    %load/vec4 v0x7fffb8865080_0;
    %load/vec4 v0x7fffb8864e50_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffb8865120_0;
    %load/vec4 v0x7fffb8864e50_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffb88653b0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffb87e1bd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8865610_0, 0, 1;
    %vpi_call/w 3 94 "$monitor", "[ROM] PC: %h, WordADDR: %h, Instruction: %h", v0x7fffb8865230_0, v0x7fffb8865750_0, v0x7fffb88652f0_0 {0 0 0};
    %wait E_0x7fffb87f1840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffb8865610_0, 0, 1;
    %wait E_0x7fffb87f1840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffb8865610_0, 0, 1;
    %wait E_0x7fffb87f1840;
    %delay 20, 0;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
