Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar  5 12:13:30 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_Clk_div_10hz/r_clk_10hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.323        0.000                      0                   46        0.204        0.000                      0                   46        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.323        0.000                      0                   46        0.204        0.000                      0                   46        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.984ns (44.823%)  route 2.442ns (55.177%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.249ns = ( 13.249 - 10.000 ) 
    Source Clock Delay      (SCD):    3.688ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.412     2.871    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.995 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.694     3.688    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDCE (Prop_fdce_C_Q)         0.456     4.144 r  U_Clk_div_10hz/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.819     4.964    U_Clk_div_10hz/r_counter[5]
    SLICE_X56Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.601 r  U_Clk_div_10hz/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.601    U_Clk_div_10hz/r_counter0_carry__0_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.718 r  U_Clk_div_10hz/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.718    U_Clk_div_10hz/r_counter0_carry__1_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.835 r  U_Clk_div_10hz/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.835    U_Clk_div_10hz/r_counter0_carry__2_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.952 r  U_Clk_div_10hz/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.952    U_Clk_div_10hz/r_counter0_carry__3_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.191 r  U_Clk_div_10hz/r_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.781     6.971    U_Clk_div_10hz/data0[23]
    SLICE_X57Y18         LUT5 (Prop_lut5_I4_O)        0.301     7.272 r  U_Clk_div_10hz/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.842     8.115    U_Clk_div_10hz/r_counter[23]_i_1_n_0
    SLICE_X56Y18         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.222    12.610    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.710 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.539    13.249    U_Clk_div_10hz/w_run_stop
    SLICE_X56Y18         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[23]/C
                         clock pessimism              0.284    13.534    
                         clock uncertainty           -0.035    13.498    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)       -0.061    13.437    U_Clk_div_10hz/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 U_Clk_div_10hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.215ns (26.717%)  route 3.333ns (73.283%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.305ns = ( 13.305 - 10.000 ) 
    Source Clock Delay      (SCD):    3.693ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.412     2.871    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.995 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.698     3.693    U_Clk_div_10hz/w_run_stop
    SLICE_X56Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y16         FDCE (Prop_fdce_C_Q)         0.518     4.211 f  U_Clk_div_10hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.818     5.029    U_Clk_div_10hz/r_counter[0]
    SLICE_X57Y16         LUT5 (Prop_lut5_I3_O)        0.124     5.153 r  U_Clk_div_10hz/r_counter[23]_i_8/O
                         net (fo=1, routed)           0.432     5.586    U_Clk_div_10hz/r_counter[23]_i_8_n_0
    SLICE_X57Y17         LUT6 (Prop_lut6_I5_O)        0.124     5.710 r  U_Clk_div_10hz/r_counter[23]_i_4/O
                         net (fo=17, routed)          1.090     6.800    U_Clk_div_10hz/r_counter[23]_i_4_n_0
    SLICE_X57Y18         LUT3 (Prop_lut3_I2_O)        0.117     6.917 f  U_Clk_div_10hz/r_counter[22]_i_3/O
                         net (fo=9, routed)           0.992     7.909    U_Clk_div_10hz/r_counter[22]_i_3_n_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I0_O)        0.332     8.241 r  U_Clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     8.241    U_Clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X57Y15         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.222    12.610    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.100    12.710 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.595    13.305    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y15         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism              0.305    13.610    
                         clock uncertainty           -0.035    13.575    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)        0.029    13.604    U_Clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 1.087ns (23.648%)  route 3.510ns (76.352%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.336     9.560    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.684 r  U_fnd_cntl/U_Clk_Divider/r_counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.684    U_fnd_cntl/U_Clk_Divider/r_counter[14]
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.029    15.056    U_fnd_cntl/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 1.115ns (24.110%)  route 3.510ns (75.890%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.336     9.560    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.152     9.712 r  U_fnd_cntl/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.712    U_fnd_cntl/U_Clk_Divider/r_counter[17]
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.075    15.102    U_fnd_cntl/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.087ns (24.603%)  route 3.331ns (75.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.158     9.381    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.505 r  U_fnd_cntl/U_Clk_Divider/r_counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     9.505    U_fnd_cntl/U_Clk_Divider/r_counter[18]
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.031    15.058    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                          -9.505    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.115ns (25.078%)  route 3.331ns (74.922%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.158     9.381    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y14         LUT2 (Prop_lut2_I0_O)        0.152     9.533 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.533    U_fnd_cntl/U_Clk_Divider/r_counter[19]
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y14         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y14         FDCE (Setup_fdce_C_D)        0.075    15.102    U_fnd_cntl/U_Clk_Divider/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 1.087ns (24.615%)  route 3.329ns (75.385%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.156     9.379    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.503 r  U_fnd_cntl/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.503    U_fnd_cntl/U_Clk_Divider/r_counter[15]
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)        0.031    15.083    U_fnd_cntl/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 1.087ns (24.627%)  route 3.327ns (75.373%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.154     9.377    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.501 r  U_fnd_cntl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.501    U_fnd_cntl/U_Clk_Divider/r_counter[10]
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)        0.029    15.081    U_fnd_cntl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.115ns (25.090%)  route 3.329ns (74.910%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.156     9.379    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.152     9.531 r  U_fnd_cntl/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.531    U_fnd_cntl/U_Clk_Divider/r_counter[16]
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)        0.075    15.127    U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.531    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 1.115ns (25.102%)  route 3.327ns (74.898%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.566     5.087    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.419     5.506 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[16]/Q
                         net (fo=2, routed)           0.815     6.321    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[16]
    SLICE_X55Y14         LUT4 (Prop_lut4_I1_O)        0.296     6.617 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5/O
                         net (fo=1, routed)           0.571     7.189    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_5_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.313 r  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3/O
                         net (fo=1, routed)           0.787     8.099    U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_3_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I4_O)        0.124     8.223 f  U_fnd_cntl/U_Clk_Divider/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.154     9.377    U_fnd_cntl/U_Clk_Divider/r_clk
    SLICE_X55Y13         LUT2 (Prop_lut2_I0_O)        0.152     9.529 r  U_fnd_cntl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.529    U_fnd_cntl/U_Clk_Divider/r_counter[13]
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.447    14.788    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y13         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y13         FDCE (Setup_fdce_C_D)        0.075    15.127    U_fnd_cntl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.312     1.226    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.128     1.354 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.069     1.423    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.099     1.522 r  U_Clk_div_10hz/r_counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.522    U_Clk_div_10hz/r_counter[17]_i_1__0_n_0
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.353     1.556    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[17]/C
                         clock pessimism             -0.330     1.226    
    SLICE_X57Y17         FDCE (Hold_fdce_C_D)         0.092     1.318    U_Clk_div_10hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.189%)  route 0.150ns (39.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.312     1.226    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.128     1.354 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.150     1.504    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.099     1.603 r  U_Clk_div_10hz/r_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.603    U_Clk_div_10hz/r_counter[3]_i_1__1_n_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.360     1.564    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[3]/C
                         clock pessimism             -0.289     1.275    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.092     1.367    U_Clk_div_10hz/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_clk_10hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_clk_10hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.552ns
    Source Clock Delay      (SCD):    1.222ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.308     1.222    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y15         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.363 r  U_Clk_div_10hz/r_clk_10hz_reg/Q
                         net (fo=15, routed)          0.181     1.544    U_Clk_div_10hz/r_clk_10hz_reg_0
    SLICE_X57Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.589 r  U_Clk_div_10hz/r_clk_10hz_i_1/O
                         net (fo=1, routed)           0.000     1.589    U_Clk_div_10hz/r_clk_10hz_i_1_n_0
    SLICE_X57Y15         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.349     1.552    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y15         FDRE                                         r  U_Clk_div_10hz/r_clk_10hz_reg/C
                         clock pessimism             -0.330     1.222    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.091     1.313    U_Clk_div_10hz/r_clk_10hz_reg
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.604%)  route 0.231ns (55.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.447    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.819    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X55Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X55Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.835     1.962    U_fnd_cntl/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y10         FDCE (Hold_fdce_C_D)         0.092     1.539    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.227ns (47.562%)  route 0.250ns (52.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.312     1.226    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.128     1.354 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.250     1.604    U_Clk_div_10hz/r_counter[6]
    SLICE_X55Y16         LUT5 (Prop_lut5_I2_O)        0.099     1.703 r  U_Clk_div_10hz/r_counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.703    U_Clk_div_10hz/r_counter[7]_i_1__1_n_0
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.336     1.539    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[7]/C
                         clock pessimism             -0.289     1.250    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.092     1.342    U_Clk_div_10hz/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.488%)  route 0.320ns (58.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.312     1.226    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.128     1.354 r  U_Clk_div_10hz/r_counter_reg[6]/Q
                         net (fo=18, routed)          0.320     1.674    U_Clk_div_10hz/r_counter[6]
    SLICE_X57Y16         LUT5 (Prop_lut5_I2_O)        0.099     1.773 r  U_Clk_div_10hz/r_counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.773    U_Clk_div_10hz/r_counter[4]_i_1__1_n_0
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.360     1.564    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[4]/C
                         clock pessimism             -0.289     1.275    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.092     1.367    U_Clk_div_10hz/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.534%)  route 0.276ns (54.466%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.319     1.234    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.375 f  U_Clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.164     1.539    U_Clk_div_10hz/r_counter[8]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.584 r  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.112     1.696    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.741 r  U_Clk_div_10hz/r_counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.741    U_Clk_div_10hz/r_counter[16]_i_1__0_n_0
    SLICE_X55Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.299     1.503    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[16]/C
                         clock pessimism             -0.289     1.214    
    SLICE_X55Y17         FDCE (Hold_fdce_C_D)         0.091     1.305    U_Clk_div_10hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.231ns (41.793%)  route 0.322ns (58.207%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.312     1.226    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y17         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDCE (Prop_fdce_C_Q)         0.141     1.367 r  U_Clk_div_10hz/r_counter_reg[11]/Q
                         net (fo=3, routed)           0.135     1.502    U_Clk_div_10hz/r_counter[11]
    SLICE_X55Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.547 r  U_Clk_div_10hz/r_counter[23]_i_6/O
                         net (fo=16, routed)          0.187     1.734    U_Clk_div_10hz/r_counter[23]_i_6_n_0
    SLICE_X54Y18         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  U_Clk_div_10hz/r_counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.779    U_Clk_div_10hz/r_counter[15]_i_1__0_n_0
    SLICE_X54Y18         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.304     1.507    U_Clk_div_10hz/w_run_stop
    SLICE_X54Y18         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[15]/C
                         clock pessimism             -0.289     1.218    
    SLICE_X54Y18         FDCE (Hold_fdce_C_D)         0.120     1.338    U_Clk_div_10hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.737%)  route 0.365ns (61.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.319     1.234    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.375 f  U_Clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.164     1.539    U_Clk_div_10hz/r_counter[8]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.584 r  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.201     1.785    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.830 r  U_Clk_div_10hz/r_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.830    U_Clk_div_10hz/r_counter[2]_i_1__1_n_0
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.336     1.539    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[2]/C
                         clock pessimism             -0.289     1.250    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.092     1.342    U_Clk_div_10hz/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 U_Clk_div_10hz/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Clk_div_10hz/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.231ns (38.672%)  route 0.366ns (61.328%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.643     0.870    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.915 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.319     1.234    U_Clk_div_10hz/w_run_stop
    SLICE_X57Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.375 f  U_Clk_div_10hz/r_counter_reg[8]/Q
                         net (fo=3, routed)           0.164     1.539    U_Clk_div_10hz/r_counter[8]
    SLICE_X55Y17         LUT6 (Prop_lut6_I2_O)        0.045     1.584 r  U_Clk_div_10hz/r_counter[23]_i_5/O
                         net (fo=16, routed)          0.202     1.786    U_Clk_div_10hz/r_counter[23]_i_5_n_0
    SLICE_X55Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.831 r  U_Clk_div_10hz/r_counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.831    U_Clk_div_10hz/r_counter[1]_i_1__2_n_0
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.733     1.147    U_Clk_div_10hz/clk_IBUF
    SLICE_X54Y18         LUT2 (Prop_lut2_I0_O)        0.056     1.203 r  U_Clk_div_10hz/r_counter[23]_i_2/O
                         net (fo=25, routed)          0.336     1.539    U_Clk_div_10hz/w_run_stop
    SLICE_X55Y16         FDCE                                         r  U_Clk_div_10hz/r_counter_reg[1]/C
                         clock pessimism             -0.289     1.250    
    SLICE_X55Y16         FDCE (Hold_fdce_C_D)         0.091     1.341    U_Clk_div_10hz/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y15   U_Clk_div_10hz/r_clk_10hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   U_Clk_div_10hz/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   U_Clk_div_10hz/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y17   U_Clk_div_10hz/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   U_Clk_div_10hz/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   U_Clk_div_10hz/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Clk_div_10hz/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y18   U_Clk_div_10hz/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y17   U_Clk_div_10hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   U_Clk_div_10hz/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_Clk_div_10hz/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   U_Clk_div_10hz/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y18   U_Clk_div_10hz/r_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y17   U_Clk_div_10hz/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   U_Clk_div_10hz/r_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y18   U_Clk_div_10hz/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   U_Clk_div_10hz/r_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   U_Clk_div_10hz/r_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y16   U_Clk_div_10hz/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y10   U_fnd_cntl/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_fnd_cntl/U_Clk_Divider/r_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y10   U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   U_fnd_cntl/U_Clk_Divider/r_counter_reg[11]/C



