<map id="lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h" name="lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCTargetDesc.h">
<area shape="rect" id="node1" title="Provides AMDGPU specific target descriptions." alt="" coords="4125,5,4347,47"/>
<area shape="rect" id="node2" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="5,95,277,136"/>
<area shape="rect" id="node3" href="$AMDGPUCombinerHelper_8cpp.html" title=" " alt="" coords="302,95,573,136"/>
<area shape="rect" id="node4" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="597,95,848,136"/>
<area shape="rect" id="node5" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="872,95,1120,136"/>
<area shape="rect" id="node6" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="1144,95,1397,136"/>
<area shape="rect" id="node7" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="1422,95,1658,136"/>
<area shape="rect" id="node8" href="$AMDGPUPreLegalizerCombiner_8cpp.html" title=" " alt="" coords="1683,95,1912,136"/>
<area shape="rect" id="node9" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="1936,95,2211,136"/>
<area shape="rect" id="node10" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="1379,184,1613,225"/>
<area shape="rect" id="node11" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="3032,95,3280,136"/>
<area shape="rect" id="node12" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="3304,95,3523,136"/>
<area shape="rect" id="node13" href="$AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="3547,95,3786,136"/>
<area shape="rect" id="node14" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="3810,102,4099,129"/>
<area shape="rect" id="node15" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="4124,95,4348,136"/>
<area shape="rect" id="node16" href="$GCNPreRAOptimizations_8cpp.html" title="This pass combines split register tuple initialization into a single pseudo:" alt="" coords="4373,95,4571,136"/>
<area shape="rect" id="node17" href="$AMDGPUCustomBehaviour_8cpp.html" title="This file implements methods from the AMDGPUCustomBehaviour class." alt="" coords="4596,95,4823,136"/>
<area shape="rect" id="node18" href="$AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="4847,95,5075,136"/>
<area shape="rect" id="node19" href="$AMDGPUELFObjectWriter_8cpp.html" title=" " alt="" coords="5100,95,5348,136"/>
<area shape="rect" id="node20" href="$AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="5372,95,5583,136"/>
<area shape="rect" id="node21" href="$AMDGPUMCAsmInfo_8cpp.html" title=" " alt="" coords="5607,95,5825,136"/>
<area shape="rect" id="node22" href="$AMDGPUMCTargetDesc_8cpp.html" title="This file provides AMDGPU specific target descriptions." alt="" coords="5849,95,6087,136"/>
<area shape="rect" id="node23" href="$SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="6111,95,6321,136"/>
<area shape="rect" id="node24" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="6346,102,6633,129"/>
<area shape="rect" id="node25" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="6657,102,6943,129"/>
<area shape="rect" id="node26" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="1637,184,1825,225"/>
<area shape="rect" id="node27" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="1849,184,2052,225"/>
<area shape="rect" id="node28" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="6967,95,7166,136"/>
<area shape="rect" id="node29" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2077,184,2275,225"/>
<area shape="rect" id="node30" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="2299,184,2490,225"/>
<area shape="rect" id="node31" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="2515,184,2704,225"/>
<area shape="rect" id="node32" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="7191,95,7383,136"/>
<area shape="rect" id="node33" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="7407,95,7607,136"/>
<area shape="rect" id="node34" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="7631,95,7831,136"/>
<area shape="rect" id="node35" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="2728,184,2928,225"/>
<area shape="rect" id="node36" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="2952,184,3168,225"/>
<area shape="rect" id="node37" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="2539,95,2755,136"/>
<area shape="rect" id="node38" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="3193,184,3413,225"/>
<area shape="rect" id="node39" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="3437,184,3672,225"/>
<area shape="rect" id="node40" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="3697,184,3911,225"/>
<area shape="rect" id="node41" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="7855,95,8071,136"/>
<area shape="rect" id="node42" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="8095,95,8310,136"/>
<area shape="rect" id="node43" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="8335,95,8532,136"/>
<area shape="rect" id="node44" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="8557,95,8777,136"/>
<area shape="rect" id="node45" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="8801,95,9021,136"/>
<area shape="rect" id="node46" href="$SIPeepholeSDWA_8cpp.html" title=" " alt="" coords="9045,95,9267,136"/>
<area shape="rect" id="node47" href="$SIPreEmitPeephole_8cpp.html" title="This pass performs the peephole optimizations before code emission." alt="" coords="9291,95,9503,136"/>
<area shape="rect" id="node48" href="$SIShrinkInstructions_8cpp.html" title=" " alt="" coords="9528,95,9731,136"/>
<area shape="rect" id="node49" href="$SIWholeQuadMode_8cpp.html" title="This pass adds instructions to enable whole quad mode (strict or non&#45;strict) for pixel shaders,..." alt="" coords="9755,95,9957,136"/>
<area shape="rect" id="node50" href="$AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="9981,95,10160,136"/>
</map>
