<stg><name>forward.4</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @forward_conv.2([400 x i16]* %conv_layer_5_120_1_0_5_5_16_input_data_V, [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, [48000 x i16]* %conv_layer_5_120_1_0_5_5_16_W_data_V, [400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
:0  call fastcc void @forward_conv.2([400 x i16]* %conv_layer_5_120_1_0_5_5_16_input_data_V, [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, [48000 x i16]* %conv_layer_5_120_1_0_5_5_16_W_data_V, [400 x i16]* %conv_layer_5_120_1_0_5_5_16_inpad_data_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i = phi i7 [ 0, %0 ], [ %p_i0, %2 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="7">
<![CDATA[
:1  %p_i0_0_i_cast3 = zext i7 %p_i0_0_i to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i_cast3"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %tmp = icmp eq i7 %p_i0_0_i, -8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %p_i0 = add i7 %p_i0_0_i, 1

]]></Node>
<StgValue><ssdm name="p_i0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp, label %.preheader.0.0.i.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %conv_layer_output_d = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, i64 0, i64 %p_i0_0_i_cast3

]]></Node>
<StgValue><ssdm name="conv_layer_output_d"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
:1  %conv_layer_output_d_1 = load i16* %conv_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_output_d_1"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.0.i.preheader:0  br label %.preheader.0.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="21" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="7">
<![CDATA[
:1  %conv_layer_output_d_1 = load i16* %conv_layer_output_d, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_output_d_1"/></StgValue>
</operation>

<operation id="22" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %conv_layer_relu1_inp = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast3

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_inp"/></StgValue>
</operation>

<operation id="23" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:3  store i16 %conv_layer_output_d_1, i16* %conv_layer_relu1_inp, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.0.0.i:0  %p_z_assign_0_i = phi i7 [ %iz_0_i, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i ], [ 0, %.preheader.0.0.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_z_assign_0_i"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0.0.i:1  %exitcond_0_i = icmp eq i7 %p_z_assign_0_i, -8

]]></Node>
<StgValue><ssdm name="exitcond_0_i"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0.0.i:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0.0.i:3  %iz_0_i = add i7 %p_z_assign_0_i, 1

]]></Node>
<StgValue><ssdm name="iz_0_i"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.0.i:4  br i1 %exitcond_0_i, label %forward.exit.preheader, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="7">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:0  %tmp_10_0_i = zext i7 %p_z_assign_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_10_0_i"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:1  %conv_layer_relu1_inp_1 = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_relu1_input_data_V, i64 0, i64 %tmp_10_0_i

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_inp_1"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:2  %conv_layer_relu1_inp_2 = load i16* %conv_layer_relu1_inp_1, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_inp_2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
forward.exit.preheader:0  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:2  %conv_layer_relu1_inp_2 = load i16* %conv_layer_relu1_inp_1, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_inp_2"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="16">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:3  %tmp_71 = trunc i16 %conv_layer_relu1_inp_2 to i15

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:4  %tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %conv_layer_relu1_inp_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:5  %conv_layer_relu1_out = getelementptr [120 x i15]* %conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, i64 0, i64 %tmp_10_0_i

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:6  %storemerge_0_i = select i1 %tmp_72, i15 0, i15 %tmp_71

]]></Node>
<StgValue><ssdm name="storemerge_0_i"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="15" op_1_bw="7">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:7  store i15 %storemerge_0_i, i15* %conv_layer_relu1_out, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0.0.i:8  br label %.preheader.0.0.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
forward.exit:0  %p_i0_0_i1 = phi i7 [ %p_i0_5, %3 ], [ 0, %forward.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i1"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="7">
<![CDATA[
forward.exit:1  %p_i0_0_i1_cast1 = zext i7 %p_i0_0_i1 to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i1_cast1"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
forward.exit:2  %tmp_s = icmp eq i7 %p_i0_0_i1, -8

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
forward.exit:3  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
forward.exit:4  %p_i0_5 = add i7 %p_i0_0_i1, 1

]]></Node>
<StgValue><ssdm name="p_i0_5"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
forward.exit:5  br i1 %tmp_s, label %"operator=.exit2", label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %conv_layer_relu1_out_1 = getelementptr [120 x i15]* %conv_layer_5_120_1_0_5_5_16_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast1

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out_1"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="7">
<![CDATA[
:1  %conv_layer_relu1_out_2 = load i15* %conv_layer_relu1_out_1, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out_2"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
operator=.exit2:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="7">
<![CDATA[
:1  %conv_layer_relu1_out_2 = load i15* %conv_layer_relu1_out_1, align 2

]]></Node>
<StgValue><ssdm name="conv_layer_relu1_out_2"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
:2  %extLd = zext i15 %conv_layer_relu1_out_2 to i16

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_layer_output_d_2 = getelementptr [120 x i16]* %conv_layer_5_120_1_0_5_5_16_output_data_V, i64 0, i64 %p_i0_0_i1_cast1

]]></Node>
<StgValue><ssdm name="conv_layer_output_d_2"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
:4  store i16 %extLd, i16* %conv_layer_output_d_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %forward.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="conv_layer_5_120_1_0_5_5_16_input_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_input_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="conv_layer_5_120_1_0_5_5_16_output_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="conv_layer_5_120_1_0_5_5_16_W_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_W_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="conv_layer_5_120_1_0_5_5_16_inpad_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_inpad_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="forward_conv.2" to="StgValue_9" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="conv_layer_5_120_1_0_5_5_16_input_data_V" to="StgValue_9" fromId="68" toId="9">
</dataflow>
<dataflow id="77" from="conv_layer_5_120_1_0_5_5_16_output_data_V" to="StgValue_9" fromId="69" toId="9">
</dataflow>
<dataflow id="78" from="conv_layer_5_120_1_0_5_5_16_W_data_V" to="StgValue_9" fromId="70" toId="9">
</dataflow>
<dataflow id="79" from="conv_layer_5_120_1_0_5_5_16_inpad_data_V" to="StgValue_9" fromId="71" toId="9">
</dataflow>
<dataflow id="80" from="forward_conv.2" to="StgValue_10" fromId="74" toId="10">
</dataflow>
<dataflow id="81" from="conv_layer_5_120_1_0_5_5_16_input_data_V" to="StgValue_10" fromId="68" toId="10">
</dataflow>
<dataflow id="82" from="conv_layer_5_120_1_0_5_5_16_output_data_V" to="StgValue_10" fromId="69" toId="10">
</dataflow>
<dataflow id="83" from="conv_layer_5_120_1_0_5_5_16_W_data_V" to="StgValue_10" fromId="70" toId="10">
</dataflow>
<dataflow id="84" from="conv_layer_5_120_1_0_5_5_16_inpad_data_V" to="StgValue_10" fromId="71" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_85" to="p_i0_0_i" fromId="85" toId="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="StgValue_11" to="p_i0_0_i" fromId="11" toId="12">
</dataflow>
<dataflow id="88" from="p_i0" to="p_i0_0_i" fromId="16" toId="12">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="StgValue_24" to="p_i0_0_i" fromId="24" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="90" from="p_i0_0_i" to="p_i0_0_i_cast3" fromId="12" toId="13">
</dataflow>
<dataflow id="91" from="p_i0_0_i" to="tmp" fromId="12" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_92" to="tmp" fromId="92" toId="14">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="94" toId="15">
</dataflow>
<dataflow id="97" from="StgValue_96" to="empty" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_96" to="empty" fromId="96" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_96" to="empty" fromId="96" toId="15">
</dataflow>
<dataflow id="100" from="p_i0_0_i" to="p_i0" fromId="12" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="p_i0" fromId="101" toId="16">
</dataflow>
<dataflow id="103" from="tmp" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="104" from="conv_layer_5_120_1_0_5_5_16_output_data_V" to="conv_layer_output_d" fromId="69" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_105" to="conv_layer_output_d" fromId="105" toId="18">
</dataflow>
<dataflow id="107" from="p_i0_0_i_cast3" to="conv_layer_output_d" fromId="13" toId="18">
</dataflow>
<dataflow id="108" from="conv_layer_output_d" to="conv_layer_output_d_1" fromId="18" toId="19">
</dataflow>
<dataflow id="109" from="conv_layer_output_d" to="conv_layer_output_d_1" fromId="18" toId="21">
</dataflow>
<dataflow id="110" from="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V" to="conv_layer_relu1_inp" fromId="72" toId="22">
</dataflow>
<dataflow id="111" from="StgValue_105" to="conv_layer_relu1_inp" fromId="105" toId="22">
</dataflow>
<dataflow id="112" from="p_i0_0_i_cast3" to="conv_layer_relu1_inp" fromId="13" toId="22">
</dataflow>
<dataflow id="113" from="conv_layer_output_d_1" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="114" from="conv_layer_relu1_inp" to="StgValue_23" fromId="22" toId="23">
</dataflow>
<dataflow id="115" from="iz_0_i" to="p_z_assign_0_i" fromId="28" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="StgValue_40" to="p_z_assign_0_i" fromId="40" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="117" from="StgValue_85" to="p_z_assign_0_i" fromId="85" toId="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="StgValue_20" to="p_z_assign_0_i" fromId="20" toId="25">
</dataflow>
<dataflow id="119" from="p_z_assign_0_i" to="exitcond_0_i" fromId="25" toId="26">
</dataflow>
<dataflow id="120" from="StgValue_92" to="exitcond_0_i" fromId="92" toId="26">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="empty_81" fromId="94" toId="27">
</dataflow>
<dataflow id="122" from="StgValue_96" to="empty_81" fromId="96" toId="27">
</dataflow>
<dataflow id="123" from="StgValue_96" to="empty_81" fromId="96" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_96" to="empty_81" fromId="96" toId="27">
</dataflow>
<dataflow id="125" from="p_z_assign_0_i" to="iz_0_i" fromId="25" toId="28">
</dataflow>
<dataflow id="126" from="StgValue_101" to="iz_0_i" fromId="101" toId="28">
</dataflow>
<dataflow id="127" from="exitcond_0_i" to="StgValue_29" fromId="26" toId="29">
</dataflow>
<dataflow id="128" from="p_z_assign_0_i" to="tmp_10_0_i" fromId="25" toId="30">
</dataflow>
<dataflow id="129" from="conv_layer_5_120_1_0_5_5_16_relu1_input_data_V" to="conv_layer_relu1_inp_1" fromId="72" toId="31">
</dataflow>
<dataflow id="130" from="StgValue_105" to="conv_layer_relu1_inp_1" fromId="105" toId="31">
</dataflow>
<dataflow id="131" from="tmp_10_0_i" to="conv_layer_relu1_inp_1" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="conv_layer_relu1_inp_1" to="conv_layer_relu1_inp_2" fromId="31" toId="32">
</dataflow>
<dataflow id="133" from="conv_layer_relu1_inp_1" to="conv_layer_relu1_inp_2" fromId="31" toId="34">
</dataflow>
<dataflow id="134" from="conv_layer_relu1_inp_2" to="tmp_71" fromId="34" toId="35">
</dataflow>
<dataflow id="136" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_72" fromId="135" toId="36">
</dataflow>
<dataflow id="137" from="conv_layer_relu1_inp_2" to="tmp_72" fromId="34" toId="36">
</dataflow>
<dataflow id="139" from="StgValue_138" to="tmp_72" fromId="138" toId="36">
</dataflow>
<dataflow id="140" from="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V" to="conv_layer_relu1_out" fromId="73" toId="37">
</dataflow>
<dataflow id="141" from="StgValue_105" to="conv_layer_relu1_out" fromId="105" toId="37">
</dataflow>
<dataflow id="142" from="tmp_10_0_i" to="conv_layer_relu1_out" fromId="30" toId="37">
</dataflow>
<dataflow id="143" from="tmp_72" to="storemerge_0_i" fromId="36" toId="38">
</dataflow>
<dataflow id="145" from="StgValue_144" to="storemerge_0_i" fromId="144" toId="38">
</dataflow>
<dataflow id="146" from="tmp_71" to="storemerge_0_i" fromId="35" toId="38">
</dataflow>
<dataflow id="147" from="storemerge_0_i" to="StgValue_39" fromId="38" toId="39">
</dataflow>
<dataflow id="148" from="conv_layer_relu1_out" to="StgValue_39" fromId="37" toId="39">
</dataflow>
<dataflow id="149" from="p_i0_5" to="p_i0_0_i1" fromId="45" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="StgValue_54" to="p_i0_0_i1" fromId="54" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="151" from="StgValue_85" to="p_i0_0_i1" fromId="85" toId="41">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_0_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="StgValue_33" to="p_i0_0_i1" fromId="33" toId="41">
</dataflow>
<dataflow id="153" from="p_i0_0_i1" to="p_i0_0_i1_cast1" fromId="41" toId="42">
</dataflow>
<dataflow id="154" from="p_i0_0_i1" to="tmp_s" fromId="41" toId="43">
</dataflow>
<dataflow id="155" from="StgValue_92" to="tmp_s" fromId="92" toId="43">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="empty_82" fromId="94" toId="44">
</dataflow>
<dataflow id="157" from="StgValue_96" to="empty_82" fromId="96" toId="44">
</dataflow>
<dataflow id="158" from="StgValue_96" to="empty_82" fromId="96" toId="44">
</dataflow>
<dataflow id="159" from="StgValue_96" to="empty_82" fromId="96" toId="44">
</dataflow>
<dataflow id="160" from="p_i0_0_i1" to="p_i0_5" fromId="41" toId="45">
</dataflow>
<dataflow id="161" from="StgValue_101" to="p_i0_5" fromId="101" toId="45">
</dataflow>
<dataflow id="162" from="tmp_s" to="StgValue_46" fromId="43" toId="46">
</dataflow>
<dataflow id="163" from="conv_layer_5_120_1_0_5_5_16_relu1_output_data_V" to="conv_layer_relu1_out_1" fromId="73" toId="47">
</dataflow>
<dataflow id="164" from="StgValue_105" to="conv_layer_relu1_out_1" fromId="105" toId="47">
</dataflow>
<dataflow id="165" from="p_i0_0_i1_cast1" to="conv_layer_relu1_out_1" fromId="42" toId="47">
</dataflow>
<dataflow id="166" from="conv_layer_relu1_out_1" to="conv_layer_relu1_out_2" fromId="47" toId="48">
</dataflow>
<dataflow id="167" from="conv_layer_relu1_out_1" to="conv_layer_relu1_out_2" fromId="47" toId="50">
</dataflow>
<dataflow id="168" from="conv_layer_relu1_out_2" to="extLd" fromId="50" toId="51">
</dataflow>
<dataflow id="169" from="conv_layer_5_120_1_0_5_5_16_output_data_V" to="conv_layer_output_d_2" fromId="69" toId="52">
</dataflow>
<dataflow id="170" from="StgValue_105" to="conv_layer_output_d_2" fromId="105" toId="52">
</dataflow>
<dataflow id="171" from="p_i0_0_i1_cast1" to="conv_layer_output_d_2" fromId="42" toId="52">
</dataflow>
<dataflow id="172" from="extLd" to="StgValue_53" fromId="51" toId="53">
</dataflow>
<dataflow id="173" from="conv_layer_output_d_2" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="174" from="tmp" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="175" from="exitcond_0_i" to="StgValue_5" fromId="26" toId="5">
</dataflow>
<dataflow id="176" from="tmp_s" to="StgValue_7" fromId="43" toId="7">
</dataflow>
</dataflows>


</stg>
