==============================================================
File generated on Mon Oct 07 01:59:06 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 0.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'fir_coef.dat'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'fir_src/x_order_fir.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.422 ; gain = 20.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 104.422 ; gain = 20.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 106.059 ; gain = 22.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 106.602 ; gain = 22.699
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'x.data' (fir_src/x_order_fir.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'y.data' (fir_src/x_order_fir.cpp:20).
INFO: [XFORM 203-102] Automatically partitioning small array 'fir_ctrl' (fir_src/x_order_fir.cpp:33) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'fir_ctrl' (fir_src/x_order_fir.cpp:33) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 127.410 ; gain = 43.508
WARNING: [HLS 200-466] Port 'ctrl'() has different latency/depth on the same m_axi bundle:'gmem'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 2 on port 'gmem' (fir_src/x_order_fir.cpp:43:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (fir_src/x_order_fir.cpp:48:3). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 127.445 ; gain = 43.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'x_order_fir' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'x_order_fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fir_ctrl.ctrl'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.x_order_fir(data_t*, data_t*, int*, int*)::coef.coe'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'calc_loop'.
WARNING: [SCHED 204-68] The II Violation in module 'x_order_fir': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (fir_src/x_order_fir.cpp:56) of variable 'shift_reg_load', fir_src/x_order_fir.cpp:55 on array 'shift_reg' and 'load' operation ('shift_reg_load', fir_src/x_order_fir.cpp:55) on array 'shift_reg'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.026 seconds; current allocated memory: 79.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 79.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'x_order_fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/y_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/y_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/y_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/x_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/x_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/x_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/coe' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'x_order_fir/ctrl' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'x_order_fir' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'x_order_fir_shift_reg' to 'x_order_fir_shiftbkb' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'coe' and 'ctrl' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'x_order_fir'.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 81.174 MB.
INFO: [RTMG 210-278] Implementing memory 'x_order_fir_coef_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 134.211 ; gain = 50.309
INFO: [SYSC 207-301] Generating SystemC RTL for x_order_fir.
INFO: [VHDL 208-304] Generating VHDL RTL for x_order_fir.
INFO: [VLOG 209-307] Generating Verilog RTL for x_order_fir.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'coe' has a depth of '1024'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'ctrl' has a depth of '256'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-75] Fifo port 'y_data' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'y_user_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'y_last_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'x_data' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'x_user_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'x_last_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or ==============================================================
File generated on Mon Oct 07 09:14:45 +0800 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 0.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
