
ILI9341_Parallel_Display-STM32L4R5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006944  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  08006b04  08006b04  00007b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c44  08006c44  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006c44  08006c44  00007c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c4c  08006c4c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c4c  08006c4c  00007c4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c50  08006c50  00007c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20040000  08006c54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  20040068  08006cbc  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200402d4  08006cbc  000082d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014681  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002986  00000000  00000000  0001c719  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001220  00000000  00000000  0001f0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e26  00000000  00000000  000202c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bfe3  00000000  00000000  000210e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015384  00000000  00000000  0004d0c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b9fe  00000000  00000000  0006244d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016de4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000544c  00000000  00000000  0016de90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000091  00000000  00000000  001732dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040068 	.word	0x20040068
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08006aec 	.word	0x08006aec

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2004006c 	.word	0x2004006c
 80001fc:	08006aec 	.word	0x08006aec

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <delay_us_tim1>:
  * @param  microseconds: Number of microseconds to delay
  * @retval None
  * @note   TIM1 is configured with 1 MHz clock (1 count = 1 microsecond)
  */
void delay_us_tim1(uint32_t microseconds)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b087      	sub	sp, #28
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    uint32_t start = __HAL_TIM_GET_COUNTER(&htim1);
 80005d4:	4b13      	ldr	r3, [pc, #76]	@ (8000624 <delay_us_tim1+0x58>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005da:	613b      	str	r3, [r7, #16]
    uint32_t target_ticks = microseconds;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	60fb      	str	r3, [r7, #12]
    uint32_t elapsed = 0;
 80005e0:	2300      	movs	r3, #0
 80005e2:	617b      	str	r3, [r7, #20]

    /* Wait until the desired number of microseconds have elapsed */
    while (elapsed < target_ticks) {
 80005e4:	e012      	b.n	800060c <delay_us_tim1+0x40>
        uint32_t current = __HAL_TIM_GET_COUNTER(&htim1);
 80005e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <delay_us_tim1+0x58>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80005ec:	60bb      	str	r3, [r7, #8]

        /* Handle counter overflow (16-bit counter wraps at 65535) */
        if (current >= start) {
 80005ee:	68ba      	ldr	r2, [r7, #8]
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d304      	bcc.n	8000600 <delay_us_tim1+0x34>
            elapsed = current - start;
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	693b      	ldr	r3, [r7, #16]
 80005fa:	1ad3      	subs	r3, r2, r3
 80005fc:	617b      	str	r3, [r7, #20]
 80005fe:	e005      	b.n	800060c <delay_us_tim1+0x40>
        } else {
            /* Counter has wrapped around */
            elapsed = (0xFFFF - start) + current + 1;
 8000600:	68ba      	ldr	r2, [r7, #8]
 8000602:	693b      	ldr	r3, [r7, #16]
 8000604:	1ad3      	subs	r3, r2, r3
 8000606:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800060a:	617b      	str	r3, [r7, #20]
    while (elapsed < target_ticks) {
 800060c:	697a      	ldr	r2, [r7, #20]
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	429a      	cmp	r2, r3
 8000612:	d3e8      	bcc.n	80005e6 <delay_us_tim1+0x1a>
        }
    }
}
 8000614:	bf00      	nop
 8000616:	bf00      	nop
 8000618:	371c      	adds	r7, #28
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	20040130 	.word	0x20040130

08000628 <LCD_GPIO_Init>:
//								HAL_Delay(3);
//								LCD_RD_IDLE();
//								HAL_Delay(3);
//							} while(0)

static void LCD_GPIO_Init(uint32_t mode) {
 8000628:	b580      	push	{r7, lr}
 800062a:	b08c      	sub	sp, #48	@ 0x30
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]


	if (!(mode == GPIO_MODE_OUTPUT_PP || mode == GPIO_MODE_INPUT)) return;
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d003      	beq.n	800063e <LCD_GPIO_Init+0x16>
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2b00      	cmp	r3, #0
 800063a:	f040 8087 	bne.w	800074c <LCD_GPIO_Init+0x124>

	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIO Ports Clock Enable */
	__GPIOA_CLK_ENABLE();
 800063e:	4b45      	ldr	r3, [pc, #276]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000642:	4a44      	ldr	r2, [pc, #272]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800064a:	4b42      	ldr	r3, [pc, #264]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 800064c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	61bb      	str	r3, [r7, #24]
 8000654:	69bb      	ldr	r3, [r7, #24]
	__GPIOC_CLK_ENABLE();
 8000656:	4b3f      	ldr	r3, [pc, #252]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065a:	4a3e      	ldr	r2, [pc, #248]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 800065c:	f043 0304 	orr.w	r3, r3, #4
 8000660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000662:	4b3c      	ldr	r3, [pc, #240]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000666:	f003 0304 	and.w	r3, r3, #4
 800066a:	617b      	str	r3, [r7, #20]
 800066c:	697b      	ldr	r3, [r7, #20]
	__GPIOD_CLK_ENABLE();
 800066e:	4b39      	ldr	r3, [pc, #228]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000672:	4a38      	ldr	r2, [pc, #224]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000674:	f043 0308 	orr.w	r3, r3, #8
 8000678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067a:	4b36      	ldr	r3, [pc, #216]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 800067c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800067e:	f003 0308 	and.w	r3, r3, #8
 8000682:	613b      	str	r3, [r7, #16]
 8000684:	693b      	ldr	r3, [r7, #16]
	__GPIOE_CLK_ENABLE();
 8000686:	4b33      	ldr	r3, [pc, #204]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068a:	4a32      	ldr	r2, [pc, #200]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 800068c:	f043 0310 	orr.w	r3, r3, #16
 8000690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000692:	4b30      	ldr	r3, [pc, #192]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 8000694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000696:	f003 0310 	and.w	r3, r3, #16
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
	__GPIOF_CLK_ENABLE();
 800069e:	4b2d      	ldr	r3, [pc, #180]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 80006a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a2:	4a2c      	ldr	r2, [pc, #176]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 80006a4:	f043 0320 	orr.w	r3, r3, #32
 80006a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006aa:	4b2a      	ldr	r3, [pc, #168]	@ (8000754 <LCD_GPIO_Init+0x12c>)
 80006ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ae:	f003 0320 	and.w	r3, r3, #32
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]

	/* Configure control pin: PA3 (RD) */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006b6:	2308      	movs	r3, #8
 80006b8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ba:	2301      	movs	r3, #1
 80006bc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006be:	2300      	movs	r3, #0
 80006c0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c2:	2302      	movs	r3, #2
 80006c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c6:	f107 031c 	add.w	r3, r7, #28
 80006ca:	4619      	mov	r1, r3
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f002 f9ae 	bl	8002a30 <HAL_GPIO_Init>

	/* Configure control pins: PC0 (WR), PC1 (CS), PC3 (CD), PC4 (RST) */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4;
 80006d4:	231b      	movs	r3, #27
 80006d6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	2301      	movs	r3, #1
 80006da:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e0:	2302      	movs	r3, #2
 80006e2:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e4:	f107 031c 	add.w	r3, r7, #28
 80006e8:	4619      	mov	r1, r3
 80006ea:	481b      	ldr	r0, [pc, #108]	@ (8000758 <LCD_GPIO_Init+0x130>)
 80006ec:	f002 f9a0 	bl	8002a30 <HAL_GPIO_Init>

	/* Configure data pin: PD15 (D1) */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 80006f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006f4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = mode;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fa:	2300      	movs	r3, #0
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006fe:	2302      	movs	r3, #2
 8000700:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	4619      	mov	r1, r3
 8000708:	4814      	ldr	r0, [pc, #80]	@ (800075c <LCD_GPIO_Init+0x134>)
 800070a:	f002 f991 	bl	8002a30 <HAL_GPIO_Init>

	/* Configure data pins: PE9 (D6), PE11 (D5), PE13 (D3) */
	GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_11 | GPIO_PIN_13;
 800070e:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8000712:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = mode;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800071c:	2302      	movs	r3, #2
 800071e:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000720:	f107 031c 	add.w	r3, r7, #28
 8000724:	4619      	mov	r1, r3
 8000726:	480e      	ldr	r0, [pc, #56]	@ (8000760 <LCD_GPIO_Init+0x138>)
 8000728:	f002 f982 	bl	8002a30 <HAL_GPIO_Init>

	/* Configure data pins: PF12 (D0), PF13 (D7), PF14 (D4), PF15 (D2) */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 800072c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000730:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = mode;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800073a:	2302      	movs	r3, #2
 800073c:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800073e:	f107 031c 	add.w	r3, r7, #28
 8000742:	4619      	mov	r1, r3
 8000744:	4807      	ldr	r0, [pc, #28]	@ (8000764 <LCD_GPIO_Init+0x13c>)
 8000746:	f002 f973 	bl	8002a30 <HAL_GPIO_Init>
 800074a:	e000      	b.n	800074e <LCD_GPIO_Init+0x126>
	if (!(mode == GPIO_MODE_OUTPUT_PP || mode == GPIO_MODE_INPUT)) return;
 800074c:	bf00      	nop
}
 800074e:	3730      	adds	r7, #48	@ 0x30
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40021000 	.word	0x40021000
 8000758:	48000800 	.word	0x48000800
 800075c:	48000c00 	.word	0x48000c00
 8000760:	48001000 	.word	0x48001000
 8000764:	48001400 	.word	0x48001400

08000768 <LCD_Write8>:

static inline void LCD_Write8(uint8_t d) {
 8000768:	b480      	push	{r7}
 800076a:	b083      	sub	sp, #12
 800076c:	af00      	add	r7, sp, #0
 800076e:	4603      	mov	r3, r0
 8000770:	71fb      	strb	r3, [r7, #7]
	// Data pin mapping:
	// D0 -> PF12, D1 -> PD15, D2 -> PF15, D3 -> PE13
	// D4 -> PF14, D5 -> PE11, D6 -> PE9,  D7 -> PF13

	// Clear all data pins first (reset bits in upper 16 bits of BSRR)
	GPIOD->BSRR = GPIO_PIN_15 << 16;  // Clear PD15
 8000772:	4b30      	ldr	r3, [pc, #192]	@ (8000834 <LCD_Write8+0xcc>)
 8000774:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000778:	619a      	str	r2, [r3, #24]
	GPIOE->BSRR = (GPIO_PIN_9 | GPIO_PIN_11 | GPIO_PIN_13) << 16;  // Clear PE9, PE11, PE13
 800077a:	4b2f      	ldr	r3, [pc, #188]	@ (8000838 <LCD_Write8+0xd0>)
 800077c:	f04f 5228 	mov.w	r2, #704643072	@ 0x2a000000
 8000780:	619a      	str	r2, [r3, #24]
	GPIOF->BSRR = (GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15) << 16;  // Clear PF12-15
 8000782:	4b2e      	ldr	r3, [pc, #184]	@ (800083c <LCD_Write8+0xd4>)
 8000784:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8000788:	619a      	str	r2, [r3, #24]

	// Set pins based on data bits (set bits in lower 16 bits of BSRR)
	if (d & (1 << 0)) GPIOF->BSRR = GPIO_PIN_12;  // D0 -> PF12
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	f003 0301 	and.w	r3, r3, #1
 8000790:	2b00      	cmp	r3, #0
 8000792:	d003      	beq.n	800079c <LCD_Write8+0x34>
 8000794:	4b29      	ldr	r3, [pc, #164]	@ (800083c <LCD_Write8+0xd4>)
 8000796:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800079a:	619a      	str	r2, [r3, #24]
	if (d & (1 << 1)) GPIOD->BSRR = GPIO_PIN_15;  // D1 -> PD15
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d003      	beq.n	80007ae <LCD_Write8+0x46>
 80007a6:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <LCD_Write8+0xcc>)
 80007a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007ac:	619a      	str	r2, [r3, #24]
	if (d & (1 << 2)) GPIOF->BSRR = GPIO_PIN_15;  // D2 -> PF15
 80007ae:	79fb      	ldrb	r3, [r7, #7]
 80007b0:	f003 0304 	and.w	r3, r3, #4
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d003      	beq.n	80007c0 <LCD_Write8+0x58>
 80007b8:	4b20      	ldr	r3, [pc, #128]	@ (800083c <LCD_Write8+0xd4>)
 80007ba:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007be:	619a      	str	r2, [r3, #24]
	if (d & (1 << 3)) GPIOE->BSRR = GPIO_PIN_13;  // D3 -> PE13
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	f003 0308 	and.w	r3, r3, #8
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d003      	beq.n	80007d2 <LCD_Write8+0x6a>
 80007ca:	4b1b      	ldr	r3, [pc, #108]	@ (8000838 <LCD_Write8+0xd0>)
 80007cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007d0:	619a      	str	r2, [r3, #24]
	if (d & (1 << 4)) GPIOF->BSRR = GPIO_PIN_14;  // D4 -> PF14
 80007d2:	79fb      	ldrb	r3, [r7, #7]
 80007d4:	f003 0310 	and.w	r3, r3, #16
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d003      	beq.n	80007e4 <LCD_Write8+0x7c>
 80007dc:	4b17      	ldr	r3, [pc, #92]	@ (800083c <LCD_Write8+0xd4>)
 80007de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007e2:	619a      	str	r2, [r3, #24]
	if (d & (1 << 5)) GPIOE->BSRR = GPIO_PIN_11;  // D5 -> PE11
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	f003 0320 	and.w	r3, r3, #32
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d003      	beq.n	80007f6 <LCD_Write8+0x8e>
 80007ee:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <LCD_Write8+0xd0>)
 80007f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007f4:	619a      	str	r2, [r3, #24]
	if (d & (1 << 6)) GPIOE->BSRR = GPIO_PIN_9;   // D6 -> PE9
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d003      	beq.n	8000808 <LCD_Write8+0xa0>
 8000800:	4b0d      	ldr	r3, [pc, #52]	@ (8000838 <LCD_Write8+0xd0>)
 8000802:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000806:	619a      	str	r2, [r3, #24]
	if (d & (1 << 7)) GPIOF->BSRR = GPIO_PIN_13;  // D7 -> PF13
 8000808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800080c:	2b00      	cmp	r3, #0
 800080e:	da03      	bge.n	8000818 <LCD_Write8+0xb0>
 8000810:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <LCD_Write8+0xd4>)
 8000812:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000816:	619a      	str	r2, [r3, #24]

	LCD_WR_ACTIVE();
 8000818:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <LCD_Write8+0xd8>)
 800081a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800081e:	619a      	str	r2, [r3, #24]
	LCD_WR_IDLE();
 8000820:	4b07      	ldr	r3, [pc, #28]	@ (8000840 <LCD_Write8+0xd8>)
 8000822:	2201      	movs	r2, #1
 8000824:	619a      	str	r2, [r3, #24]
}
 8000826:	bf00      	nop
 8000828:	370c      	adds	r7, #12
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	48000c00 	.word	0x48000c00
 8000838:	48001000 	.word	0x48001000
 800083c:	48001400 	.word	0x48001400
 8000840:	48000800 	.word	0x48000800

08000844 <TFT_24S_Write_Command>:

void TFT_24S_Write_Command(uint16_t command)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b082      	sub	sp, #8
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	80fb      	strh	r3, [r7, #6]

	LCD_CD_COMMAND();
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <TFT_24S_Write_Command+0x24>)
 8000850:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000854:	619a      	str	r2, [r3, #24]
	LCD_Write8(command);
 8000856:	88fb      	ldrh	r3, [r7, #6]
 8000858:	b2db      	uxtb	r3, r3
 800085a:	4618      	mov	r0, r3
 800085c:	f7ff ff84 	bl	8000768 <LCD_Write8>


}
 8000860:	bf00      	nop
 8000862:	3708      	adds	r7, #8
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	48000800 	.word	0x48000800

0800086c <TFT_24S_Write_Data>:
void TFT_24S_Write_Data(uint16_t data)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	4603      	mov	r3, r0
 8000874:	80fb      	strh	r3, [r7, #6]
	LCD_CD_DATA();
 8000876:	4b06      	ldr	r3, [pc, #24]	@ (8000890 <TFT_24S_Write_Data+0x24>)
 8000878:	2208      	movs	r2, #8
 800087a:	619a      	str	r2, [r3, #24]
	LCD_Write8(data);
 800087c:	88fb      	ldrh	r3, [r7, #6]
 800087e:	b2db      	uxtb	r3, r3
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ff71 	bl	8000768 <LCD_Write8>

}
 8000886:	bf00      	nop
 8000888:	3708      	adds	r7, #8
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	48000800 	.word	0x48000800

08000894 <LCD_Write16Register8>:
	LCD_Write8(a);
	LCD_CD_DATA();
	LCD_Write8(d);
}

static inline void LCD_Write16Register8(uint8_t a, uint16_t d) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	460a      	mov	r2, r1
 800089e:	71fb      	strb	r3, [r7, #7]
 80008a0:	4613      	mov	r3, r2
 80008a2:	80bb      	strh	r3, [r7, #4]
	LCD_CD_COMMAND();
 80008a4:	4b0d      	ldr	r3, [pc, #52]	@ (80008dc <LCD_Write16Register8+0x48>)
 80008a6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008aa:	619a      	str	r2, [r3, #24]
	LCD_Write8(a);
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff ff5a 	bl	8000768 <LCD_Write8>
	LCD_CD_DATA();
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <LCD_Write16Register8+0x48>)
 80008b6:	2208      	movs	r2, #8
 80008b8:	619a      	str	r2, [r3, #24]
	LCD_Write8(d >> 8);
 80008ba:	88bb      	ldrh	r3, [r7, #4]
 80008bc:	0a1b      	lsrs	r3, r3, #8
 80008be:	b29b      	uxth	r3, r3
 80008c0:	b2db      	uxtb	r3, r3
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff ff50 	bl	8000768 <LCD_Write8>
	LCD_Write8(d);
 80008c8:	88bb      	ldrh	r3, [r7, #4]
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff ff4b 	bl	8000768 <LCD_Write8>
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	48000800 	.word	0x48000800

080008e0 <LCD_Write32Register8>:
	LCD_Write8(d >> 16);
	LCD_Write8(d >> 8);
	LCD_Write8(d);
}

static inline void LCD_Write32Register8(uint8_t a, uint32_t d) {
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	71fb      	strb	r3, [r7, #7]
	LCD_CD_COMMAND();
 80008ec:	4b12      	ldr	r3, [pc, #72]	@ (8000938 <LCD_Write32Register8+0x58>)
 80008ee:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008f2:	619a      	str	r2, [r3, #24]
	LCD_Write8(a);
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	4618      	mov	r0, r3
 80008f8:	f7ff ff36 	bl	8000768 <LCD_Write8>
	LCD_CD_DATA();
 80008fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <LCD_Write32Register8+0x58>)
 80008fe:	2208      	movs	r2, #8
 8000900:	619a      	str	r2, [r3, #24]
	LCD_Write8(d >> 24);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	0e1b      	lsrs	r3, r3, #24
 8000906:	b2db      	uxtb	r3, r3
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff ff2d 	bl	8000768 <LCD_Write8>
	LCD_Write8(d >> 16);
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	0c1b      	lsrs	r3, r3, #16
 8000912:	b2db      	uxtb	r3, r3
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff ff27 	bl	8000768 <LCD_Write8>
	LCD_Write8(d >> 8);
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	0a1b      	lsrs	r3, r3, #8
 800091e:	b2db      	uxtb	r3, r3
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff ff21 	bl	8000768 <LCD_Write8>
	LCD_Write8(d);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	b2db      	uxtb	r3, r3
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff ff1c 	bl	8000768 <LCD_Write8>
}
 8000930:	bf00      	nop
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	48000800 	.word	0x48000800

0800093c <LCD_Read8>:

static inline void LCD_Write16RegisterPair8(uint8_t aH, uint8_t aL, uint16_t d) {
	LCD_Write8Register8(aH, d >> 8);
	LCD_Write8Register8(aL, d);
}
static inline uint8_t LCD_Read8(void) {
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
	// Data pin mapping:
	// D0 -> PF12, D1 -> PD15, D2 -> PF15, D3 -> PE13
	// D4 -> PF14, D5 -> PE11, D6 -> PE9,  D7 -> PF13
	uint8_t data = 0;
 8000942:	2300      	movs	r3, #0
 8000944:	71fb      	strb	r3, [r7, #7]

	LCD_RD_ACTIVE();
 8000946:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800094a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800094e:	619a      	str	r2, [r3, #24]
	LCD_RD_IDLE();
 8000950:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000954:	2208      	movs	r2, #8
 8000956:	619a      	str	r2, [r3, #24]

	// Read each bit from the corresponding GPIO pin
	if (GPIOF->IDR & GPIO_PIN_12) data |= (1 << 0);  // D0 <- PF12
 8000958:	4b2b      	ldr	r3, [pc, #172]	@ (8000a08 <LCD_Read8+0xcc>)
 800095a:	691b      	ldr	r3, [r3, #16]
 800095c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000960:	2b00      	cmp	r3, #0
 8000962:	d003      	beq.n	800096c <LCD_Read8+0x30>
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	f043 0301 	orr.w	r3, r3, #1
 800096a:	71fb      	strb	r3, [r7, #7]
	if (GPIOD->IDR & GPIO_PIN_15) data |= (1 << 1);  // D1 <- PD15
 800096c:	4b27      	ldr	r3, [pc, #156]	@ (8000a0c <LCD_Read8+0xd0>)
 800096e:	691b      	ldr	r3, [r3, #16]
 8000970:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000974:	2b00      	cmp	r3, #0
 8000976:	d003      	beq.n	8000980 <LCD_Read8+0x44>
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	f043 0302 	orr.w	r3, r3, #2
 800097e:	71fb      	strb	r3, [r7, #7]
	if (GPIOF->IDR & GPIO_PIN_15) data |= (1 << 2);  // D2 <- PF15
 8000980:	4b21      	ldr	r3, [pc, #132]	@ (8000a08 <LCD_Read8+0xcc>)
 8000982:	691b      	ldr	r3, [r3, #16]
 8000984:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000988:	2b00      	cmp	r3, #0
 800098a:	d003      	beq.n	8000994 <LCD_Read8+0x58>
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	f043 0304 	orr.w	r3, r3, #4
 8000992:	71fb      	strb	r3, [r7, #7]
	if (GPIOE->IDR & GPIO_PIN_13) data |= (1 << 3);  // D3 <- PE13
 8000994:	4b1e      	ldr	r3, [pc, #120]	@ (8000a10 <LCD_Read8+0xd4>)
 8000996:	691b      	ldr	r3, [r3, #16]
 8000998:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800099c:	2b00      	cmp	r3, #0
 800099e:	d003      	beq.n	80009a8 <LCD_Read8+0x6c>
 80009a0:	79fb      	ldrb	r3, [r7, #7]
 80009a2:	f043 0308 	orr.w	r3, r3, #8
 80009a6:	71fb      	strb	r3, [r7, #7]
	if (GPIOF->IDR & GPIO_PIN_14) data |= (1 << 4);  // D4 <- PF14
 80009a8:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <LCD_Read8+0xcc>)
 80009aa:	691b      	ldr	r3, [r3, #16]
 80009ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d003      	beq.n	80009bc <LCD_Read8+0x80>
 80009b4:	79fb      	ldrb	r3, [r7, #7]
 80009b6:	f043 0310 	orr.w	r3, r3, #16
 80009ba:	71fb      	strb	r3, [r7, #7]
	if (GPIOE->IDR & GPIO_PIN_11) data |= (1 << 5);  // D5 <- PE11
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <LCD_Read8+0xd4>)
 80009be:	691b      	ldr	r3, [r3, #16]
 80009c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d003      	beq.n	80009d0 <LCD_Read8+0x94>
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	f043 0320 	orr.w	r3, r3, #32
 80009ce:	71fb      	strb	r3, [r7, #7]
	if (GPIOE->IDR & GPIO_PIN_9)  data |= (1 << 6);  // D6 <- PE9
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <LCD_Read8+0xd4>)
 80009d2:	691b      	ldr	r3, [r3, #16]
 80009d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d003      	beq.n	80009e4 <LCD_Read8+0xa8>
 80009dc:	79fb      	ldrb	r3, [r7, #7]
 80009de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009e2:	71fb      	strb	r3, [r7, #7]
	if (GPIOF->IDR & GPIO_PIN_13) data |= (1 << 7);  // D7 <- PF13
 80009e4:	4b08      	ldr	r3, [pc, #32]	@ (8000a08 <LCD_Read8+0xcc>)
 80009e6:	691b      	ldr	r3, [r3, #16]
 80009e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d003      	beq.n	80009f8 <LCD_Read8+0xbc>
 80009f0:	79fb      	ldrb	r3, [r7, #7]
 80009f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80009f6:	71fb      	strb	r3, [r7, #7]

	return data;
 80009f8:	79fb      	ldrb	r3, [r7, #7]
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	48001400 	.word	0x48001400
 8000a0c:	48000c00 	.word	0x48000c00
 8000a10:	48001000 	.word	0x48001000

08000a14 <Read_ID>:


// Read the ID using Elegoo/Adafruit shenanigans
uint32_t Read_ID(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
	uint32_t id;
	uint8_t x;
	LCD_CS_ACTIVE();
 8000a1a:	4b23      	ldr	r3, [pc, #140]	@ (8000aa8 <Read_ID+0x94>)
 8000a1c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000a20:	619a      	str	r2, [r3, #24]

	LCD_CD_COMMAND();
 8000a22:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <Read_ID+0x94>)
 8000a24:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000a28:	619a      	str	r2, [r3, #24]
	LCD_Write8(0xD3);
 8000a2a:	20d3      	movs	r0, #211	@ 0xd3
 8000a2c:	f7ff fe9c 	bl	8000768 <LCD_Write8>
	LCD_GPIO_Init(GPIO_MODE_INPUT);
 8000a30:	2000      	movs	r0, #0
 8000a32:	f7ff fdf9 	bl	8000628 <LCD_GPIO_Init>
	LCD_CD_DATA();
 8000a36:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <Read_ID+0x94>)
 8000a38:	2208      	movs	r2, #8
 8000a3a:	619a      	str	r2, [r3, #24]
	delay_us_tim1(50);
 8000a3c:	2032      	movs	r0, #50	@ 0x32
 8000a3e:	f7ff fdc5 	bl	80005cc <delay_us_tim1>

	x = LCD_Read8();
 8000a42:	f7ff ff7b 	bl	800093c <LCD_Read8>
 8000a46:	4603      	mov	r3, r0
 8000a48:	71fb      	strb	r3, [r7, #7]
	id = x;
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	603b      	str	r3, [r7, #0]
	id <<= 8;
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	021b      	lsls	r3, r3, #8
 8000a52:	603b      	str	r3, [r7, #0]

	x = LCD_Read8();
 8000a54:	f7ff ff72 	bl	800093c <LCD_Read8>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	71fb      	strb	r3, [r7, #7]
	id |= x;
 8000a5c:	79fb      	ldrb	r3, [r7, #7]
 8000a5e:	683a      	ldr	r2, [r7, #0]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	603b      	str	r3, [r7, #0]
	id <<= 8;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	021b      	lsls	r3, r3, #8
 8000a68:	603b      	str	r3, [r7, #0]

	x = LCD_Read8();
 8000a6a:	f7ff ff67 	bl	800093c <LCD_Read8>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
	id |= x;
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	683a      	ldr	r2, [r7, #0]
 8000a76:	4313      	orrs	r3, r2
 8000a78:	603b      	str	r3, [r7, #0]
	id <<= 8;
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	021b      	lsls	r3, r3, #8
 8000a7e:	603b      	str	r3, [r7, #0]

	x = LCD_Read8();
 8000a80:	f7ff ff5c 	bl	800093c <LCD_Read8>
 8000a84:	4603      	mov	r3, r0
 8000a86:	71fb      	strb	r3, [r7, #7]
	id |= x;
 8000a88:	79fb      	ldrb	r3, [r7, #7]
 8000a8a:	683a      	ldr	r2, [r7, #0]
 8000a8c:	4313      	orrs	r3, r2
 8000a8e:	603b      	str	r3, [r7, #0]

	LCD_CS_IDLE();
 8000a90:	4b05      	ldr	r3, [pc, #20]	@ (8000aa8 <Read_ID+0x94>)
 8000a92:	2202      	movs	r2, #2
 8000a94:	619a      	str	r2, [r3, #24]

	LCD_GPIO_Init(GPIO_MODE_OUTPUT_PP);
 8000a96:	2001      	movs	r0, #1
 8000a98:	f7ff fdc6 	bl	8000628 <LCD_GPIO_Init>
	return id;
 8000a9c:	683b      	ldr	r3, [r7, #0]

}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	48000800 	.word	0x48000800

08000aac <LCD_init>:
}



void LCD_init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
//	volatile uint32_t temp=0;
	m_width = TFTWIDTH;
 8000ab0:	4b7a      	ldr	r3, [pc, #488]	@ (8000c9c <LCD_init+0x1f0>)
 8000ab2:	22f0      	movs	r2, #240	@ 0xf0
 8000ab4:	801a      	strh	r2, [r3, #0]
	m_height = TFTHEIGHT;
 8000ab6:	4b7a      	ldr	r3, [pc, #488]	@ (8000ca0 <LCD_init+0x1f4>)
 8000ab8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000abc:	801a      	strh	r2, [r3, #0]
	m_rotation = 0;
 8000abe:	4b79      	ldr	r3, [pc, #484]	@ (8000ca4 <LCD_init+0x1f8>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	801a      	strh	r2, [r3, #0]
	m_cursor_y = m_cursor_x = 0;
 8000ac4:	4b78      	ldr	r3, [pc, #480]	@ (8000ca8 <LCD_init+0x1fc>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	801a      	strh	r2, [r3, #0]
 8000aca:	4b77      	ldr	r3, [pc, #476]	@ (8000ca8 <LCD_init+0x1fc>)
 8000acc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000ad0:	4b76      	ldr	r3, [pc, #472]	@ (8000cac <LCD_init+0x200>)
 8000ad2:	801a      	strh	r2, [r3, #0]
	m_font = 0;
 8000ad4:	4b76      	ldr	r3, [pc, #472]	@ (8000cb0 <LCD_init+0x204>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
	m_textcolor = BLUE;
 8000ada:	4b76      	ldr	r3, [pc, #472]	@ (8000cb4 <LCD_init+0x208>)
 8000adc:	221f      	movs	r2, #31
 8000ade:	801a      	strh	r2, [r3, #0]
	m_textbgcolor = WHITE;
 8000ae0:	4b75      	ldr	r3, [pc, #468]	@ (8000cb8 <LCD_init+0x20c>)
 8000ae2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ae6:	801a      	strh	r2, [r3, #0]
	m_wrap = 1;
 8000ae8:	4b74      	ldr	r3, [pc, #464]	@ (8000cbc <LCD_init+0x210>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	701a      	strb	r2, [r3, #0]
	LCD_GPIO_Init(GPIO_MODE_OUTPUT_PP);
 8000aee:	2001      	movs	r0, #1
 8000af0:	f7ff fd9a 	bl	8000628 <LCD_GPIO_Init>
	LCD_CS_ACTIVE();
 8000af4:	4b72      	ldr	r3, [pc, #456]	@ (8000cc0 <LCD_init+0x214>)
 8000af6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000afa:	619a      	str	r2, [r3, #24]
	LCD_CD_COMMAND();
 8000afc:	4b70      	ldr	r3, [pc, #448]	@ (8000cc0 <LCD_init+0x214>)
 8000afe:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b02:	619a      	str	r2, [r3, #24]
	LCD_RST_IDLE();
 8000b04:	4b6e      	ldr	r3, [pc, #440]	@ (8000cc0 <LCD_init+0x214>)
 8000b06:	2210      	movs	r2, #16
 8000b08:	619a      	str	r2, [r3, #24]
	LCD_WR_ACTIVE();
 8000b0a:	4b6d      	ldr	r3, [pc, #436]	@ (8000cc0 <LCD_init+0x214>)
 8000b0c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b10:	619a      	str	r2, [r3, #24]
	LCD_RD_ACTIVE();
 8000b12:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b16:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b1a:	619a      	str	r2, [r3, #24]
	HAL_Delay(10);
 8000b1c:	200a      	movs	r0, #10
 8000b1e:	f001 fe7d 	bl	800281c <HAL_Delay>

	LCD_CS_IDLE();
 8000b22:	4b67      	ldr	r3, [pc, #412]	@ (8000cc0 <LCD_init+0x214>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	619a      	str	r2, [r3, #24]
	LCD_CD_DATA();
 8000b28:	4b65      	ldr	r3, [pc, #404]	@ (8000cc0 <LCD_init+0x214>)
 8000b2a:	2208      	movs	r2, #8
 8000b2c:	619a      	str	r2, [r3, #24]
	LCD_RST_ACTIVE();
 8000b2e:	4b64      	ldr	r3, [pc, #400]	@ (8000cc0 <LCD_init+0x214>)
 8000b30:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000b34:	619a      	str	r2, [r3, #24]
	LCD_WR_IDLE();
 8000b36:	4b62      	ldr	r3, [pc, #392]	@ (8000cc0 <LCD_init+0x214>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	619a      	str	r2, [r3, #24]
	LCD_RD_IDLE();
 8000b3c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b40:	2208      	movs	r2, #8
 8000b42:	619a      	str	r2, [r3, #24]
	HAL_Delay(20);
 8000b44:	2014      	movs	r0, #20
 8000b46:	f001 fe69 	bl	800281c <HAL_Delay>

	LCD_CS_ACTIVE();
 8000b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8000cc0 <LCD_init+0x214>)
 8000b4c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b50:	619a      	str	r2, [r3, #24]
	LCD_CD_COMMAND();
 8000b52:	4b5b      	ldr	r3, [pc, #364]	@ (8000cc0 <LCD_init+0x214>)
 8000b54:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b58:	619a      	str	r2, [r3, #24]
	LCD_RST_IDLE();
 8000b5a:	4b59      	ldr	r3, [pc, #356]	@ (8000cc0 <LCD_init+0x214>)
 8000b5c:	2210      	movs	r2, #16
 8000b5e:	619a      	str	r2, [r3, #24]
	LCD_WR_ACTIVE();
 8000b60:	4b57      	ldr	r3, [pc, #348]	@ (8000cc0 <LCD_init+0x214>)
 8000b62:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b66:	619a      	str	r2, [r3, #24]
	LCD_RD_ACTIVE();
 8000b68:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b6c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000b70:	619a      	str	r2, [r3, #24]
	HAL_Delay(20);
 8000b72:	2014      	movs	r0, #20
 8000b74:	f001 fe52 	bl	800281c <HAL_Delay>


	LCD_CS_IDLE();
 8000b78:	4b51      	ldr	r3, [pc, #324]	@ (8000cc0 <LCD_init+0x214>)
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	619a      	str	r2, [r3, #24]
	LCD_WR_IDLE();
 8000b7e:	4b50      	ldr	r3, [pc, #320]	@ (8000cc0 <LCD_init+0x214>)
 8000b80:	2201      	movs	r2, #1
 8000b82:	619a      	str	r2, [r3, #24]
	LCD_RD_IDLE();
 8000b84:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000b88:	2208      	movs	r2, #8
 8000b8a:	619a      	str	r2, [r3, #24]
	LCD_CS_ACTIVE();
 8000b8c:	4b4c      	ldr	r3, [pc, #304]	@ (8000cc0 <LCD_init+0x214>)
 8000b8e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000b92:	619a      	str	r2, [r3, #24]
//	  TFT_24S_Write_Data(0x08);
//
//	  TFT_24S_Write_Command(0x11); // Sleep OUT
//	  TFT_24S_Write_Command(0x29); // Display ON

	TFT_24S_Write_Command (ILI9341_RESET); // software reset comand
 8000b94:	2001      	movs	r0, #1
 8000b96:	f7ff fe55 	bl	8000844 <TFT_24S_Write_Command>
	   HAL_Delay(100);
 8000b9a:	2064      	movs	r0, #100	@ 0x64
 8000b9c:	f001 fe3e 	bl	800281c <HAL_Delay>
	   TFT_24S_Write_Command (ILI9341_DISPLAY_OFF); // display off
 8000ba0:	2028      	movs	r0, #40	@ 0x28
 8000ba2:	f7ff fe4f 	bl	8000844 <TFT_24S_Write_Command>
	   //------------power control------------------------------
	   TFT_24S_Write_Command (ILI9341_POWER1); // power control
 8000ba6:	20c0      	movs	r0, #192	@ 0xc0
 8000ba8:	f7ff fe4c 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0x26); // GVDD = 4.75v
 8000bac:	2026      	movs	r0, #38	@ 0x26
 8000bae:	f7ff fe5d 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Command (ILI9341_POWER2); // power control
 8000bb2:	20c1      	movs	r0, #193	@ 0xc1
 8000bb4:	f7ff fe46 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0x11); // AVDD=VCIx2, VGH=VCIx7, VGL=-VCIx3
 8000bb8:	2011      	movs	r0, #17
 8000bba:	f7ff fe57 	bl	800086c <TFT_24S_Write_Data>
	   //--------------VCOM-------------------------------------
	   TFT_24S_Write_Command (ILI9341_VCOM1); // vcom control
 8000bbe:	20c5      	movs	r0, #197	@ 0xc5
 8000bc0:	f7ff fe40 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0x35); // Set the VCOMH voltage (0x35 = 4.025v)
 8000bc4:	2035      	movs	r0, #53	@ 0x35
 8000bc6:	f7ff fe51 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x3e); // Set the VCOML voltage (0x3E = -0.950v)
 8000bca:	203e      	movs	r0, #62	@ 0x3e
 8000bcc:	f7ff fe4e 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Command (ILI9341_VCOM2); // vcom control
 8000bd0:	20c7      	movs	r0, #199	@ 0xc7
 8000bd2:	f7ff fe37 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0xbe);
 8000bd6:	20be      	movs	r0, #190	@ 0xbe
 8000bd8:	f7ff fe48 	bl	800086c <TFT_24S_Write_Data>

	   //------------memory access control------------------------
	   TFT_24S_Write_Command (ILI9341_MAC); // memory access control
 8000bdc:	2036      	movs	r0, #54	@ 0x36
 8000bde:	f7ff fe31 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data(0x48);
 8000be2:	2048      	movs	r0, #72	@ 0x48
 8000be4:	f7ff fe42 	bl	800086c <TFT_24S_Write_Data>

	   TFT_24S_Write_Command (ILI9341_PIXEL_FORMAT); // pixel format set
 8000be8:	203a      	movs	r0, #58	@ 0x3a
 8000bea:	f7ff fe2b 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0x55); // 16bit /pixel
 8000bee:	2055      	movs	r0, #85	@ 0x55
 8000bf0:	f7ff fe3c 	bl	800086c <TFT_24S_Write_Data>

	   TFT_24S_Write_Command(ILI9341_FRC);
 8000bf4:	20b1      	movs	r0, #177	@ 0xb1
 8000bf6:	f7ff fe25 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data(0);
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f7ff fe36 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data(0x1F);
 8000c00:	201f      	movs	r0, #31
 8000c02:	f7ff fe33 	bl	800086c <TFT_24S_Write_Data>
	   //-------------ddram ----------------------------
	   TFT_24S_Write_Command (ILI9341_COLUMN_ADDR); // column set
 8000c06:	202a      	movs	r0, #42	@ 0x2a
 8000c08:	f7ff fe1c 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0x00); // x0_HIGH---0
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	f7ff fe2d 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x00); // x0_LOW----0
 8000c12:	2000      	movs	r0, #0
 8000c14:	f7ff fe2a 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x00); // x1_HIGH---240
 8000c18:	2000      	movs	r0, #0
 8000c1a:	f7ff fe27 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0xEF); // x1_LOW----240
 8000c1e:	20ef      	movs	r0, #239	@ 0xef
 8000c20:	f7ff fe24 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Command (ILI9341_PAGE_ADDR); // page address set
 8000c24:	202b      	movs	r0, #43	@ 0x2b
 8000c26:	f7ff fe0d 	bl	8000844 <TFT_24S_Write_Command>
	   TFT_24S_Write_Data   (0x00); // y0_HIGH---0
 8000c2a:	2000      	movs	r0, #0
 8000c2c:	f7ff fe1e 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x00); // y0_LOW----0
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff fe1b 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x01); // y1_HIGH---320
 8000c36:	2001      	movs	r0, #1
 8000c38:	f7ff fe18 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x3F); // y1_LOW----320
 8000c3c:	203f      	movs	r0, #63	@ 0x3f
 8000c3e:	f7ff fe15 	bl	800086c <TFT_24S_Write_Data>

	   TFT_24S_Write_Command (ILI9341_TEARING_OFF); // tearing effect off
 8000c42:	2034      	movs	r0, #52	@ 0x34
 8000c44:	f7ff fdfe 	bl	8000844 <TFT_24S_Write_Command>
	   //LCD_write_cmd(ILI9341_TEARING_ON); // tearing effect on
	   //LCD_write_cmd(ILI9341_DISPLAY_INVERSION); // display inversion
	   TFT_24S_Write_Command (ILI9341_Entry_Mode_Set); // entry mode set
 8000c48:	20b7      	movs	r0, #183	@ 0xb7
 8000c4a:	f7ff fdfb 	bl	8000844 <TFT_24S_Write_Command>
	   // Deep Standby Mode: OFF
	   // Set the output level of gate driver G1-G320: Normal display
	   // Low voltage detection: Disable
	   TFT_24S_Write_Data   (0x07);
 8000c4e:	2007      	movs	r0, #7
 8000c50:	f7ff fe0c 	bl	800086c <TFT_24S_Write_Data>
	   //-----------------display------------------------
	   TFT_24S_Write_Command (ILI9341_DFC); // display function control
 8000c54:	20b6      	movs	r0, #182	@ 0xb6
 8000c56:	f7ff fdf5 	bl	8000844 <TFT_24S_Write_Command>
	   //Set the scan mode in non-display area
	   //Determine source/VCOM output in a non-display area in the partial display mode
	   TFT_24S_Write_Data   (0x0a);
 8000c5a:	200a      	movs	r0, #10
 8000c5c:	f7ff fe06 	bl	800086c <TFT_24S_Write_Data>
	   //Select whether the liquid crystal type is normally white type or normally black type
	   //Sets the direction of scan by the gate driver in the range determined by SCN and NL
	   //Select the shift direction of outputs from the source driver
	   //Sets the gate driver pin arrangement in combination with the GS bit to select the optimal scan mode for the module
	   //Specify the scan cycle interval of gate driver in non-display area when PTG to select interval scan
	   TFT_24S_Write_Data   (0x82);
 8000c60:	2082      	movs	r0, #130	@ 0x82
 8000c62:	f7ff fe03 	bl	800086c <TFT_24S_Write_Data>
	   // Sets the number of lines to drive the LCD at an interval of 8 lines
	   TFT_24S_Write_Data   (0x27);
 8000c66:	2027      	movs	r0, #39	@ 0x27
 8000c68:	f7ff fe00 	bl	800086c <TFT_24S_Write_Data>
	   TFT_24S_Write_Data   (0x00); // clock divisor
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f7ff fdfd 	bl	800086c <TFT_24S_Write_Data>

	   TFT_24S_Write_Command (ILI9341_SLEEP_OUT); // sleep out
 8000c72:	2011      	movs	r0, #17
 8000c74:	f7ff fde6 	bl	8000844 <TFT_24S_Write_Command>
	   HAL_Delay(100);
 8000c78:	2064      	movs	r0, #100	@ 0x64
 8000c7a:	f001 fdcf 	bl	800281c <HAL_Delay>
	   TFT_24S_Write_Command (ILI9341_DISPLAY_ON); // display on
 8000c7e:	2029      	movs	r0, #41	@ 0x29
 8000c80:	f7ff fde0 	bl	8000844 <TFT_24S_Write_Command>
	   HAL_Delay(100);
 8000c84:	2064      	movs	r0, #100	@ 0x64
 8000c86:	f001 fdc9 	bl	800281c <HAL_Delay>
	   TFT_24S_Write_Command (ILI9341_GRAM); // memory write
 8000c8a:	202c      	movs	r0, #44	@ 0x2c
 8000c8c:	f7ff fdda 	bl	8000844 <TFT_24S_Write_Command>
	   HAL_Delay(5);
 8000c90:	2005      	movs	r0, #5
 8000c92:	f001 fdc3 	bl	800281c <HAL_Delay>

}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	20040084 	.word	0x20040084
 8000ca0:	20040086 	.word	0x20040086
 8000ca4:	20040092 	.word	0x20040092
 8000ca8:	20040088 	.word	0x20040088
 8000cac:	2004008a 	.word	0x2004008a
 8000cb0:	20040090 	.word	0x20040090
 8000cb4:	2004008c 	.word	0x2004008c
 8000cb8:	2004008e 	.word	0x2004008e
 8000cbc:	20040094 	.word	0x20040094
 8000cc0:	48000800 	.word	0x48000800

08000cc4 <LCD_Flood>:

void LCD_Flood(uint16_t color, uint32_t len) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	6039      	str	r1, [r7, #0]
 8000cce:	80fb      	strh	r3, [r7, #6]
uint8_t hi = color >> 8, lo = color;
 8000cd0:	88fb      	ldrh	r3, [r7, #6]
 8000cd2:	0a1b      	lsrs	r3, r3, #8
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	73fb      	strb	r3, [r7, #15]
 8000cd8:	88fb      	ldrh	r3, [r7, #6]
 8000cda:	73bb      	strb	r3, [r7, #14]
LCD_CS_ACTIVE();
 8000cdc:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <LCD_Flood+0x7c>)
 8000cde:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ce2:	619a      	str	r2, [r3, #24]
LCD_Write16Register8(ILI9341_MEMORYWRITE, color);
 8000ce4:	88fb      	ldrh	r3, [r7, #6]
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	202c      	movs	r0, #44	@ 0x2c
 8000cea:	f7ff fdd3 	bl	8000894 <LCD_Write16Register8>
len--;
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	3b01      	subs	r3, #1
 8000cf2:	603b      	str	r3, [r7, #0]
     if (hi == lo) {
 8000cf4:	7bfa      	ldrb	r2, [r7, #15]
 8000cf6:	7bbb      	ldrb	r3, [r7, #14]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d115      	bne.n	8000d28 <LCD_Flood+0x64>
          while (len--) {
 8000cfc:	e006      	b.n	8000d0c <LCD_Flood+0x48>
				LCD_WR_ACTIVE();
 8000cfe:	4b10      	ldr	r3, [pc, #64]	@ (8000d40 <LCD_Flood+0x7c>)
 8000d00:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d04:	619a      	str	r2, [r3, #24]

				LCD_WR_IDLE();
 8000d06:	4b0e      	ldr	r3, [pc, #56]	@ (8000d40 <LCD_Flood+0x7c>)
 8000d08:	2201      	movs	r2, #1
 8000d0a:	619a      	str	r2, [r3, #24]
          while (len--) {
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	1e5a      	subs	r2, r3, #1
 8000d10:	603a      	str	r2, [r7, #0]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d1f3      	bne.n	8000cfe <LCD_Flood+0x3a>
 8000d16:	e00c      	b.n	8000d32 <LCD_Flood+0x6e>

		        }
	           }
       else {
		while (len--) {
                        LCD_Write8(hi);
 8000d18:	7bfb      	ldrb	r3, [r7, #15]
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f7ff fd24 	bl	8000768 <LCD_Write8>
			LCD_Write8(lo);
 8000d20:	7bbb      	ldrb	r3, [r7, #14]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff fd20 	bl	8000768 <LCD_Write8>
		while (len--) {
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	1e5a      	subs	r2, r3, #1
 8000d2c:	603a      	str	r2, [r7, #0]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d1f2      	bne.n	8000d18 <LCD_Flood+0x54>
                              }
               	}

	LCD_CS_IDLE();
 8000d32:	4b03      	ldr	r3, [pc, #12]	@ (8000d40 <LCD_Flood+0x7c>)
 8000d34:	2202      	movs	r2, #2
 8000d36:	619a      	str	r2, [r3, #24]
}
 8000d38:	bf00      	nop
 8000d3a:	3710      	adds	r7, #16
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	48000800 	.word	0x48000800

08000d44 <LCD_SetAddrWindow>:

void LCD_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000d44:	b590      	push	{r4, r7, lr}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	4608      	mov	r0, r1
 8000d4e:	4611      	mov	r1, r2
 8000d50:	461a      	mov	r2, r3
 8000d52:	4623      	mov	r3, r4
 8000d54:	80fb      	strh	r3, [r7, #6]
 8000d56:	4603      	mov	r3, r0
 8000d58:	80bb      	strh	r3, [r7, #4]
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	807b      	strh	r3, [r7, #2]
 8000d5e:	4613      	mov	r3, r2
 8000d60:	803b      	strh	r3, [r7, #0]
	LCD_CS_ACTIVE();
 8000d62:	4b0d      	ldr	r3, [pc, #52]	@ (8000d98 <LCD_SetAddrWindow+0x54>)
 8000d64:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d68:	619a      	str	r2, [r3, #24]
	LCD_Write32Register8(ILI9341_COLADDRSET, (x1 << 16) | x2);
 8000d6a:	88fb      	ldrh	r3, [r7, #6]
 8000d6c:	041a      	lsls	r2, r3, #16
 8000d6e:	887b      	ldrh	r3, [r7, #2]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	4619      	mov	r1, r3
 8000d74:	202a      	movs	r0, #42	@ 0x2a
 8000d76:	f7ff fdb3 	bl	80008e0 <LCD_Write32Register8>
	LCD_Write32Register8(ILI9341_PAGEADDRSET, (y1 << 16) | y2);
 8000d7a:	88bb      	ldrh	r3, [r7, #4]
 8000d7c:	041a      	lsls	r2, r3, #16
 8000d7e:	883b      	ldrh	r3, [r7, #0]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	4619      	mov	r1, r3
 8000d84:	202b      	movs	r0, #43	@ 0x2b
 8000d86:	f7ff fdab 	bl	80008e0 <LCD_Write32Register8>
        LCD_CS_IDLE();
 8000d8a:	4b03      	ldr	r3, [pc, #12]	@ (8000d98 <LCD_SetAddrWindow+0x54>)
 8000d8c:	2202      	movs	r2, #2
 8000d8e:	619a      	str	r2, [r3, #24]
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd90      	pop	{r4, r7, pc}
 8000d98:	48000800 	.word	0x48000800

08000d9c <LCD_FillScreen>:


void LCD_FillScreen(uint16_t color) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	80fb      	strh	r3, [r7, #6]
       LCD_SetAddrWindow(0, 0, 240 - 1, 320 - 1);
 8000da6:	f240 133f 	movw	r3, #319	@ 0x13f
 8000daa:	22ef      	movs	r2, #239	@ 0xef
 8000dac:	2100      	movs	r1, #0
 8000dae:	2000      	movs	r0, #0
 8000db0:	f7ff ffc8 	bl	8000d44 <LCD_SetAddrWindow>
       LCD_Flood(color, (long) TFTWIDTH * (long) TFTHEIGHT);
 8000db4:	88fb      	ldrh	r3, [r7, #6]
 8000db6:	f44f 3196 	mov.w	r1, #76800	@ 0x12c00
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff ff82 	bl	8000cc4 <LCD_Flood>
}
 8000dc0:	bf00      	nop
 8000dc2:	3708      	adds	r7, #8
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <LCD_DrawPixel>:
	LCD_CS_IDLE();
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
}


void LCD_DrawPixel(int16_t x, int16_t y, uint16_t color) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	80fb      	strh	r3, [r7, #6]
 8000dd2:	460b      	mov	r3, r1
 8000dd4:	80bb      	strh	r3, [r7, #4]
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	807b      	strh	r3, [r7, #2]
	// Clip
	if ((x < 0) || (y < 0) || (x >= m_width) || (y >= m_height)) return;
 8000dda:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	db32      	blt.n	8000e48 <LCD_DrawPixel+0x80>
 8000de2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	db2e      	blt.n	8000e48 <LCD_DrawPixel+0x80>
 8000dea:	4b19      	ldr	r3, [pc, #100]	@ (8000e50 <LCD_DrawPixel+0x88>)
 8000dec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000df0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000df4:	429a      	cmp	r2, r3
 8000df6:	da27      	bge.n	8000e48 <LCD_DrawPixel+0x80>
 8000df8:	4b16      	ldr	r3, [pc, #88]	@ (8000e54 <LCD_DrawPixel+0x8c>)
 8000dfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dfe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000e02:	429a      	cmp	r2, r3
 8000e04:	da20      	bge.n	8000e48 <LCD_DrawPixel+0x80>

	LCD_CS_ACTIVE();
 8000e06:	4b14      	ldr	r3, [pc, #80]	@ (8000e58 <LCD_DrawPixel+0x90>)
 8000e08:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e0c:	619a      	str	r2, [r3, #24]
        LCD_SetAddrWindow(x, y, m_width - 1, m_height - 1);
 8000e0e:	88f8      	ldrh	r0, [r7, #6]
 8000e10:	88b9      	ldrh	r1, [r7, #4]
 8000e12:	4b0f      	ldr	r3, [pc, #60]	@ (8000e50 <LCD_DrawPixel+0x88>)
 8000e14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e54 <LCD_DrawPixel+0x8c>)
 8000e20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	3b01      	subs	r3, #1
 8000e28:	b29b      	uxth	r3, r3
 8000e2a:	f7ff ff8b 	bl	8000d44 <LCD_SetAddrWindow>
	LCD_CS_ACTIVE();
 8000e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <LCD_DrawPixel+0x90>)
 8000e30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e34:	619a      	str	r2, [r3, #24]
	LCD_Write16Register8(ILI9341_MEMORYWRITE, color);
 8000e36:	887b      	ldrh	r3, [r7, #2]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	202c      	movs	r0, #44	@ 0x2c
 8000e3c:	f7ff fd2a 	bl	8000894 <LCD_Write16Register8>
        LCD_CS_IDLE();
 8000e40:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <LCD_DrawPixel+0x90>)
 8000e42:	2202      	movs	r2, #2
 8000e44:	619a      	str	r2, [r3, #24]
 8000e46:	e000      	b.n	8000e4a <LCD_DrawPixel+0x82>
	if ((x < 0) || (y < 0) || (x >= m_width) || (y >= m_height)) return;
 8000e48:	bf00      	nop
      }
 8000e4a:	3708      	adds	r7, #8
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	20040084 	.word	0x20040084
 8000e54:	20040086 	.word	0x20040086
 8000e58:	48000800 	.word	0x48000800

08000e5c <LCD_DrawLine>:

void LCD_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color) {
 8000e5c:	b590      	push	{r4, r7, lr}
 8000e5e:	b089      	sub	sp, #36	@ 0x24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	4604      	mov	r4, r0
 8000e64:	4608      	mov	r0, r1
 8000e66:	4611      	mov	r1, r2
 8000e68:	461a      	mov	r2, r3
 8000e6a:	4623      	mov	r3, r4
 8000e6c:	80fb      	strh	r3, [r7, #6]
 8000e6e:	4603      	mov	r3, r0
 8000e70:	80bb      	strh	r3, [r7, #4]
 8000e72:	460b      	mov	r3, r1
 8000e74:	807b      	strh	r3, [r7, #2]
 8000e76:	4613      	mov	r3, r2
 8000e78:	803b      	strh	r3, [r7, #0]
	// Bresenham's algorithm - thx wikpedia

	int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8000e7a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000e7e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e82:	1ad3      	subs	r3, r2, r3
 8000e84:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000e88:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000e8c:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8000e90:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e94:	1acb      	subs	r3, r1, r3
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	bfb8      	it	lt
 8000e9a:	425b      	neglt	r3, r3
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	bfcc      	ite	gt
 8000ea0:	2301      	movgt	r3, #1
 8000ea2:	2300      	movle	r3, #0
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	837b      	strh	r3, [r7, #26]
	if (steep) {
 8000ea8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d00b      	beq.n	8000ec8 <LCD_DrawLine+0x6c>
		swap(x0, y0);
 8000eb0:	88fb      	ldrh	r3, [r7, #6]
 8000eb2:	833b      	strh	r3, [r7, #24]
 8000eb4:	88bb      	ldrh	r3, [r7, #4]
 8000eb6:	80fb      	strh	r3, [r7, #6]
 8000eb8:	8b3b      	ldrh	r3, [r7, #24]
 8000eba:	80bb      	strh	r3, [r7, #4]
		swap(x1, y1);
 8000ebc:	887b      	ldrh	r3, [r7, #2]
 8000ebe:	82fb      	strh	r3, [r7, #22]
 8000ec0:	883b      	ldrh	r3, [r7, #0]
 8000ec2:	807b      	strh	r3, [r7, #2]
 8000ec4:	8afb      	ldrh	r3, [r7, #22]
 8000ec6:	803b      	strh	r3, [r7, #0]
	}

	if (x0 > x1) {
 8000ec8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000ecc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	dd0b      	ble.n	8000eec <LCD_DrawLine+0x90>
		swap(x0, x1);
 8000ed4:	88fb      	ldrh	r3, [r7, #6]
 8000ed6:	82bb      	strh	r3, [r7, #20]
 8000ed8:	887b      	ldrh	r3, [r7, #2]
 8000eda:	80fb      	strh	r3, [r7, #6]
 8000edc:	8abb      	ldrh	r3, [r7, #20]
 8000ede:	807b      	strh	r3, [r7, #2]
		swap(y0, y1);
 8000ee0:	88bb      	ldrh	r3, [r7, #4]
 8000ee2:	827b      	strh	r3, [r7, #18]
 8000ee4:	883b      	ldrh	r3, [r7, #0]
 8000ee6:	80bb      	strh	r3, [r7, #4]
 8000ee8:	8a7b      	ldrh	r3, [r7, #18]
 8000eea:	803b      	strh	r3, [r7, #0]
	}

	int16_t dx, dy;
	dx = x1 - x0;
 8000eec:	887a      	ldrh	r2, [r7, #2]
 8000eee:	88fb      	ldrh	r3, [r7, #6]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	b29b      	uxth	r3, r3
 8000ef4:	823b      	strh	r3, [r7, #16]
	dy = abs(y1 - y0);
 8000ef6:	f9b7 2000 	ldrsh.w	r2, [r7]
 8000efa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	bfb8      	it	lt
 8000f04:	425b      	neglt	r3, r3
 8000f06:	81fb      	strh	r3, [r7, #14]

	int16_t err = dx / 2;
 8000f08:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f0c:	0fda      	lsrs	r2, r3, #31
 8000f0e:	4413      	add	r3, r2
 8000f10:	105b      	asrs	r3, r3, #1
 8000f12:	83fb      	strh	r3, [r7, #30]
	int16_t ystep;

	if (y0 < y1) {
 8000f14:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000f18:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	da02      	bge.n	8000f26 <LCD_DrawLine+0xca>
		ystep = 1;
 8000f20:	2301      	movs	r3, #1
 8000f22:	83bb      	strh	r3, [r7, #28]
 8000f24:	e031      	b.n	8000f8a <LCD_DrawLine+0x12e>
	} else {
		ystep = -1;
 8000f26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000f2a:	83bb      	strh	r3, [r7, #28]
	}

	for (; x0 <= x1; x0++) {
 8000f2c:	e02d      	b.n	8000f8a <LCD_DrawLine+0x12e>
		if (steep) {
 8000f2e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d008      	beq.n	8000f48 <LCD_DrawLine+0xec>
			LCD_DrawPixel(y0, x0, color);
 8000f36:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000f38:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8000f3c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff41 	bl	8000dc8 <LCD_DrawPixel>
 8000f46:	e007      	b.n	8000f58 <LCD_DrawLine+0xfc>
		} else {
			LCD_DrawPixel(x0, y0, color);
 8000f48:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8000f4a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000f4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ff38 	bl	8000dc8 <LCD_DrawPixel>
		}
		err -= dy;
 8000f58:	8bfa      	ldrh	r2, [r7, #30]
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	1ad3      	subs	r3, r2, r3
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	83fb      	strh	r3, [r7, #30]
		if (err < 0) {
 8000f62:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	da09      	bge.n	8000f7e <LCD_DrawLine+0x122>
			y0 += ystep;
 8000f6a:	88ba      	ldrh	r2, [r7, #4]
 8000f6c:	8bbb      	ldrh	r3, [r7, #28]
 8000f6e:	4413      	add	r3, r2
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	80bb      	strh	r3, [r7, #4]
			err += dx;
 8000f74:	8bfa      	ldrh	r2, [r7, #30]
 8000f76:	8a3b      	ldrh	r3, [r7, #16]
 8000f78:	4413      	add	r3, r2
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	83fb      	strh	r3, [r7, #30]
	for (; x0 <= x1; x0++) {
 8000f7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f82:	b29b      	uxth	r3, r3
 8000f84:	3301      	adds	r3, #1
 8000f86:	b29b      	uxth	r3, r3
 8000f88:	80fb      	strh	r3, [r7, #6]
 8000f8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000f8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000f92:	429a      	cmp	r2, r3
 8000f94:	ddcb      	ble.n	8000f2e <LCD_DrawLine+0xd2>
		}
	}
}
 8000f96:	bf00      	nop
 8000f98:	bf00      	nop
 8000f9a:	3724      	adds	r7, #36	@ 0x24
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd90      	pop	{r4, r7, pc}

08000fa0 <LCD_DrawCircle>:
	LCD_Flood(color, (uint32_t) w * (uint32_t) h);
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
}


void LCD_DrawCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 8000fa0:	b590      	push	{r4, r7, lr}
 8000fa2:	b087      	sub	sp, #28
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4604      	mov	r4, r0
 8000fa8:	4608      	mov	r0, r1
 8000faa:	4611      	mov	r1, r2
 8000fac:	461a      	mov	r2, r3
 8000fae:	4623      	mov	r3, r4
 8000fb0:	80fb      	strh	r3, [r7, #6]
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	80bb      	strh	r3, [r7, #4]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	807b      	strh	r3, [r7, #2]
 8000fba:	4613      	mov	r3, r2
 8000fbc:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 8000fbe:	887b      	ldrh	r3, [r7, #2]
 8000fc0:	f1c3 0301 	rsb	r3, r3, #1
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8000fcc:	887b      	ldrh	r3, [r7, #2]
 8000fce:	461a      	mov	r2, r3
 8000fd0:	03d2      	lsls	r2, r2, #15
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	b29b      	uxth	r3, r3
 8000fd8:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	81fb      	strh	r3, [r7, #14]

	LCD_DrawPixel(x0, y0 + r, color);
 8000fe2:	88ba      	ldrh	r2, [r7, #4]
 8000fe4:	887b      	ldrh	r3, [r7, #2]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	b219      	sxth	r1, r3
 8000fec:	883a      	ldrh	r2, [r7, #0]
 8000fee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fee8 	bl	8000dc8 <LCD_DrawPixel>
	LCD_DrawPixel(x0, y0 - r, color);
 8000ff8:	88ba      	ldrh	r2, [r7, #4]
 8000ffa:	887b      	ldrh	r3, [r7, #2]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	b219      	sxth	r1, r3
 8001002:	883a      	ldrh	r2, [r7, #0]
 8001004:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001008:	4618      	mov	r0, r3
 800100a:	f7ff fedd 	bl	8000dc8 <LCD_DrawPixel>
	LCD_DrawPixel(x0 + r, y0, color);
 800100e:	88fa      	ldrh	r2, [r7, #6]
 8001010:	887b      	ldrh	r3, [r7, #2]
 8001012:	4413      	add	r3, r2
 8001014:	b29b      	uxth	r3, r3
 8001016:	b21b      	sxth	r3, r3
 8001018:	883a      	ldrh	r2, [r7, #0]
 800101a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fed2 	bl	8000dc8 <LCD_DrawPixel>
	LCD_DrawPixel(x0 - r, y0, color);
 8001024:	88fa      	ldrh	r2, [r7, #6]
 8001026:	887b      	ldrh	r3, [r7, #2]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	b29b      	uxth	r3, r3
 800102c:	b21b      	sxth	r3, r3
 800102e:	883a      	ldrh	r2, [r7, #0]
 8001030:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fec7 	bl	8000dc8 <LCD_DrawPixel>

	while (x < y) {
 800103a:	e091      	b.n	8001160 <LCD_DrawCircle+0x1c0>
		if (f >= 0) {
 800103c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001040:	2b00      	cmp	r3, #0
 8001042:	db0e      	blt.n	8001062 <LCD_DrawCircle+0xc2>
			y--;
 8001044:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001048:	b29b      	uxth	r3, r3
 800104a:	3b01      	subs	r3, #1
 800104c:	b29b      	uxth	r3, r3
 800104e:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 8001050:	8a7b      	ldrh	r3, [r7, #18]
 8001052:	3302      	adds	r3, #2
 8001054:	b29b      	uxth	r3, r3
 8001056:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8001058:	8afa      	ldrh	r2, [r7, #22]
 800105a:	8a7b      	ldrh	r3, [r7, #18]
 800105c:	4413      	add	r3, r2
 800105e:	b29b      	uxth	r3, r3
 8001060:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 8001062:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001066:	b29b      	uxth	r3, r3
 8001068:	3301      	adds	r3, #1
 800106a:	b29b      	uxth	r3, r3
 800106c:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 800106e:	8abb      	ldrh	r3, [r7, #20]
 8001070:	3302      	adds	r3, #2
 8001072:	b29b      	uxth	r3, r3
 8001074:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 8001076:	8afa      	ldrh	r2, [r7, #22]
 8001078:	8abb      	ldrh	r3, [r7, #20]
 800107a:	4413      	add	r3, r2
 800107c:	b29b      	uxth	r3, r3
 800107e:	82fb      	strh	r3, [r7, #22]

		LCD_DrawPixel(x0 + x, y0 + y, color);
 8001080:	88fa      	ldrh	r2, [r7, #6]
 8001082:	8a3b      	ldrh	r3, [r7, #16]
 8001084:	4413      	add	r3, r2
 8001086:	b29b      	uxth	r3, r3
 8001088:	b218      	sxth	r0, r3
 800108a:	88ba      	ldrh	r2, [r7, #4]
 800108c:	89fb      	ldrh	r3, [r7, #14]
 800108e:	4413      	add	r3, r2
 8001090:	b29b      	uxth	r3, r3
 8001092:	b21b      	sxth	r3, r3
 8001094:	883a      	ldrh	r2, [r7, #0]
 8001096:	4619      	mov	r1, r3
 8001098:	f7ff fe96 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - x, y0 + y, color);
 800109c:	88fa      	ldrh	r2, [r7, #6]
 800109e:	8a3b      	ldrh	r3, [r7, #16]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	b218      	sxth	r0, r3
 80010a6:	88ba      	ldrh	r2, [r7, #4]
 80010a8:	89fb      	ldrh	r3, [r7, #14]
 80010aa:	4413      	add	r3, r2
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	883a      	ldrh	r2, [r7, #0]
 80010b2:	4619      	mov	r1, r3
 80010b4:	f7ff fe88 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 + x, y0 - y, color);
 80010b8:	88fa      	ldrh	r2, [r7, #6]
 80010ba:	8a3b      	ldrh	r3, [r7, #16]
 80010bc:	4413      	add	r3, r2
 80010be:	b29b      	uxth	r3, r3
 80010c0:	b218      	sxth	r0, r3
 80010c2:	88ba      	ldrh	r2, [r7, #4]
 80010c4:	89fb      	ldrh	r3, [r7, #14]
 80010c6:	1ad3      	subs	r3, r2, r3
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	883a      	ldrh	r2, [r7, #0]
 80010ce:	4619      	mov	r1, r3
 80010d0:	f7ff fe7a 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - x, y0 - y, color);
 80010d4:	88fa      	ldrh	r2, [r7, #6]
 80010d6:	8a3b      	ldrh	r3, [r7, #16]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	b29b      	uxth	r3, r3
 80010dc:	b218      	sxth	r0, r3
 80010de:	88ba      	ldrh	r2, [r7, #4]
 80010e0:	89fb      	ldrh	r3, [r7, #14]
 80010e2:	1ad3      	subs	r3, r2, r3
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	883a      	ldrh	r2, [r7, #0]
 80010ea:	4619      	mov	r1, r3
 80010ec:	f7ff fe6c 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 + y, y0 + x, color);
 80010f0:	88fa      	ldrh	r2, [r7, #6]
 80010f2:	89fb      	ldrh	r3, [r7, #14]
 80010f4:	4413      	add	r3, r2
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	b218      	sxth	r0, r3
 80010fa:	88ba      	ldrh	r2, [r7, #4]
 80010fc:	8a3b      	ldrh	r3, [r7, #16]
 80010fe:	4413      	add	r3, r2
 8001100:	b29b      	uxth	r3, r3
 8001102:	b21b      	sxth	r3, r3
 8001104:	883a      	ldrh	r2, [r7, #0]
 8001106:	4619      	mov	r1, r3
 8001108:	f7ff fe5e 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - y, y0 + x, color);
 800110c:	88fa      	ldrh	r2, [r7, #6]
 800110e:	89fb      	ldrh	r3, [r7, #14]
 8001110:	1ad3      	subs	r3, r2, r3
 8001112:	b29b      	uxth	r3, r3
 8001114:	b218      	sxth	r0, r3
 8001116:	88ba      	ldrh	r2, [r7, #4]
 8001118:	8a3b      	ldrh	r3, [r7, #16]
 800111a:	4413      	add	r3, r2
 800111c:	b29b      	uxth	r3, r3
 800111e:	b21b      	sxth	r3, r3
 8001120:	883a      	ldrh	r2, [r7, #0]
 8001122:	4619      	mov	r1, r3
 8001124:	f7ff fe50 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 + y, y0 - x, color);
 8001128:	88fa      	ldrh	r2, [r7, #6]
 800112a:	89fb      	ldrh	r3, [r7, #14]
 800112c:	4413      	add	r3, r2
 800112e:	b29b      	uxth	r3, r3
 8001130:	b218      	sxth	r0, r3
 8001132:	88ba      	ldrh	r2, [r7, #4]
 8001134:	8a3b      	ldrh	r3, [r7, #16]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	b29b      	uxth	r3, r3
 800113a:	b21b      	sxth	r3, r3
 800113c:	883a      	ldrh	r2, [r7, #0]
 800113e:	4619      	mov	r1, r3
 8001140:	f7ff fe42 	bl	8000dc8 <LCD_DrawPixel>
		LCD_DrawPixel(x0 - y, y0 - x, color);
 8001144:	88fa      	ldrh	r2, [r7, #6]
 8001146:	89fb      	ldrh	r3, [r7, #14]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	b29b      	uxth	r3, r3
 800114c:	b218      	sxth	r0, r3
 800114e:	88ba      	ldrh	r2, [r7, #4]
 8001150:	8a3b      	ldrh	r3, [r7, #16]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	b29b      	uxth	r3, r3
 8001156:	b21b      	sxth	r3, r3
 8001158:	883a      	ldrh	r2, [r7, #0]
 800115a:	4619      	mov	r1, r3
 800115c:	f7ff fe34 	bl	8000dc8 <LCD_DrawPixel>
	while (x < y) {
 8001160:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001164:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001168:	429a      	cmp	r2, r3
 800116a:	f6ff af67 	blt.w	800103c <LCD_DrawCircle+0x9c>
	}
}
 800116e:	bf00      	nop
 8001170:	bf00      	nop
 8001172:	371c      	adds	r7, #28
 8001174:	46bd      	mov	sp, r7
 8001176:	bd90      	pop	{r4, r7, pc}

08001178 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
	{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 8001180:	1d39      	adds	r1, r7, #4
 8001182:	230a      	movs	r3, #10
 8001184:	2201      	movs	r2, #1
 8001186:	4804      	ldr	r0, [pc, #16]	@ (8001198 <__io_putchar+0x20>)
 8001188:	f003 fe7a 	bl	8004e80 <HAL_UART_Transmit>
//	HAL_Delay(5);		// Slow Printing
	return ch;
 800118c:	687b      	ldr	r3, [r7, #4]
	}
 800118e:	4618      	mov	r0, r3
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	2004009c 	.word	0x2004009c

0800119c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b0c8      	sub	sp, #288	@ 0x120
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011a2:	f001 fac6 	bl	8002732 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011a6:	f000 f8ef 	bl	8001388 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011aa:	f000 f9df 	bl	800156c <MX_GPIO_Init>
  MX_TIM1_Init();
 80011ae:	f000 f989 	bl	80014c4 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 80011b2:	f000 f93b 	bl	800142c <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Hello ILI9341_Parallel_Display\r\n");
 80011b6:	486c      	ldr	r0, [pc, #432]	@ (8001368 <main+0x1cc>)
 80011b8:	f004 fe38 	bl	8005e2c <puts>

  HAL_TIM_Base_Start(&htim1);
 80011bc:	486b      	ldr	r0, [pc, #428]	@ (800136c <main+0x1d0>)
 80011be:	f003 fb15 	bl	80047ec <HAL_TIM_Base_Start>

// Check the microsecond delay based on TIM1 with HAL's 1ms delay (delay_us_tim1())
  printf("Testing microsecond delay...\r\n");
 80011c2:	486b      	ldr	r0, [pc, #428]	@ (8001370 <main+0x1d4>)
 80011c4:	f004 fe32 	bl	8005e2c <puts>
  for (int i = 0; i < 25; i++) {
 80011c8:	2300      	movs	r3, #0
 80011ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80011ce:	e01a      	b.n	8001206 <main+0x6a>
      uint32_t start = __HAL_TIM_GET_COUNTER(&htim1);
 80011d0:	4b66      	ldr	r3, [pc, #408]	@ (800136c <main+0x1d0>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
      HAL_Delay(1); // 1 ms delay
 80011da:	2001      	movs	r0, #1
 80011dc:	f001 fb1e 	bl	800281c <HAL_Delay>
      uint32_t end = __HAL_TIM_GET_COUNTER(&htim1);
 80011e0:	4b62      	ldr	r3, [pc, #392]	@ (800136c <main+0x1d0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011e6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
      printf("TIM1 Microseconds in a 1ms HAL delay: %lu microseconds\r\n", end - start);
 80011ea:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80011ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	4619      	mov	r1, r3
 80011f6:	485f      	ldr	r0, [pc, #380]	@ (8001374 <main+0x1d8>)
 80011f8:	f004 fdb0 	bl	8005d5c <iprintf>
  for (int i = 0; i < 25; i++) {
 80011fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001200:	3301      	adds	r3, #1
 8001202:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001206:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800120a:	2b18      	cmp	r3, #24
 800120c:	dde0      	ble.n	80011d0 <main+0x34>
  }

  ret32 = Read_ID();
 800120e:	f7ff fc01 	bl	8000a14 <Read_ID>
 8001212:	4603      	mov	r3, r0
 8001214:	4a58      	ldr	r2, [pc, #352]	@ (8001378 <main+0x1dc>)
 8001216:	6013      	str	r3, [r2, #0]
  printf("Read_ID(0xD3) = 0x%08lX = %ld\n\r", ret32, ret32);
 8001218:	4b57      	ldr	r3, [pc, #348]	@ (8001378 <main+0x1dc>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a56      	ldr	r2, [pc, #344]	@ (8001378 <main+0x1dc>)
 800121e:	6812      	ldr	r2, [r2, #0]
 8001220:	4619      	mov	r1, r3
 8001222:	4856      	ldr	r0, [pc, #344]	@ (800137c <main+0x1e0>)
 8001224:	f004 fd9a 	bl	8005d5c <iprintf>


  /* Run GPIO test function */
  // IO_Test();

  LCD_init();
 8001228:	f7ff fc40 	bl	8000aac <LCD_init>

  LCD_FillScreen(CYAN);
 800122c:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8001230:	f7ff fdb4 	bl	8000d9c <LCD_FillScreen>

  //LCD_SetTextSize(1);
  //LCD_SetTextColor(GREEN, BLACK);

  SpaceShip rocket;
  initSpaceShip(&rocket);
 8001234:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001238:	4618      	mov	r0, r3
 800123a:	f000 ff5b 	bl	80020f4 <initSpaceShip>
  drawSpaceShip(&rocket);
 800123e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001242:	4618      	mov	r0, r3
 8001244:	f000 fc0e 	bl	8001a64 <drawSpaceShip>

  Bullet bul[BULLETS_QUANTITY];
  initBulletHolder(bul, &rocket);
 8001248:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800124c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001250:	4611      	mov	r1, r2
 8001252:	4618      	mov	r0, r3
 8001254:	f000 feb7 	bl	8001fc6 <initBulletHolder>

  Asteroid ast[ASTEROIDS_QUANTITY];
  initAsteroidArmy(ast);
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	4618      	mov	r0, r3
 800125c:	f000 ff1b 	bl	8002096 <initAsteroidArmy>

  uint8_t i;

  uint16_t next_try_timer = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	     calculateAsteroidArmy(ast);
 8001266:	1d3b      	adds	r3, r7, #4
 8001268:	4618      	mov	r0, r3
 800126a:	f000 ffcf 	bl	800220c <calculateAsteroidArmy>
	     calculateBulletHolder(bul);
 800126e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001272:	4618      	mov	r0, r3
 8001274:	f000 fffe 	bl	8002274 <calculateBulletHolder>
	     analizeSituation(&rocket, ast, bul);
 8001278:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800127c:	1d39      	adds	r1, r7, #4
 800127e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001282:	4618      	mov	r0, r3
 8001284:	f001 f834 	bl	80022f0 <analizeSituation>

			if (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12)) start_move = 1;
 8001288:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800128c:	483c      	ldr	r0, [pc, #240]	@ (8001380 <main+0x1e4>)
 800128e:	f001 fd61 	bl	8002d54 <HAL_GPIO_ReadPin>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d103      	bne.n	80012a0 <main+0x104>
 8001298:	4b3a      	ldr	r3, [pc, #232]	@ (8001384 <main+0x1e8>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
 800129e:	e00e      	b.n	80012be <main+0x122>



			else if (!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13)) start_move = -1;
 80012a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012a4:	4836      	ldr	r0, [pc, #216]	@ (8001380 <main+0x1e4>)
 80012a6:	f001 fd55 	bl	8002d54 <HAL_GPIO_ReadPin>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d103      	bne.n	80012b8 <main+0x11c>
 80012b0:	4b34      	ldr	r3, [pc, #208]	@ (8001384 <main+0x1e8>)
 80012b2:	22ff      	movs	r2, #255	@ 0xff
 80012b4:	701a      	strb	r2, [r3, #0]
 80012b6:	e002      	b.n	80012be <main+0x122>

			else start_move = 0;
 80012b8:	4b32      	ldr	r3, [pc, #200]	@ (8001384 <main+0x1e8>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]

//			if ((start_move == -1)||(start_move == 1)) start_move = 0;



	     if (rocket.state == ACTIVATE)
 80012be:	f897 3108 	ldrb.w	r3, [r7, #264]	@ 0x108
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	d105      	bne.n	80012d2 <main+0x136>
	     	 moveSpaceShip(&rocket, &start_move);
 80012c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80012ca:	492e      	ldr	r1, [pc, #184]	@ (8001384 <main+0x1e8>)
 80012cc:	4618      	mov	r0, r3
 80012ce:	f000 fd58 	bl	8001d82 <moveSpaceShip>

	     for (i=0; i<BULLETS_QUANTITY; i++)
 80012d2:	2300      	movs	r3, #0
 80012d4:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
 80012d8:	e010      	b.n	80012fc <main+0x160>
	    	 moveBullet(&bul[i]);
 80012da:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 80012de:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 80012e2:	4613      	mov	r3, r2
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	4413      	add	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	440b      	add	r3, r1
 80012ec:	4618      	mov	r0, r3
 80012ee:	f000 fdc3 	bl	8001e78 <moveBullet>
	     for (i=0; i<BULLETS_QUANTITY; i++)
 80012f2:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 80012f6:	3301      	adds	r3, #1
 80012f8:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
 80012fc:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001300:	2b0e      	cmp	r3, #14
 8001302:	d9ea      	bls.n	80012da <main+0x13e>

	     for (i=0; i<ASTEROIDS_QUANTITY; i++)
 8001304:	2300      	movs	r3, #0
 8001306:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
 800130a:	e00c      	b.n	8001326 <main+0x18a>
	    	 moveAsteroid(&ast[i]);
 800130c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001310:	1d3a      	adds	r2, r7, #4
 8001312:	00db      	lsls	r3, r3, #3
 8001314:	4413      	add	r3, r2
 8001316:	4618      	mov	r0, r3
 8001318:	f000 fde4 	bl	8001ee4 <moveAsteroid>
	     for (i=0; i<ASTEROIDS_QUANTITY; i++)
 800131c:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 8001320:	3301      	adds	r3, #1
 8001322:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
 8001326:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800132a:	2b09      	cmp	r3, #9
 800132c:	d9ee      	bls.n	800130c <main+0x170>

	     if (rocket.state == DEACTIVATE) {
 800132e:	f897 3108 	ldrb.w	r3, [r7, #264]	@ 0x108
 8001332:	2b00      	cmp	r3, #0
 8001334:	d113      	bne.n	800135e <main+0x1c2>
	    	 next_try_timer++;
 8001336:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 800133a:	3301      	adds	r3, #1
 800133c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
	    	 if (next_try_timer == NEXT_TRY_DELAY) {
 8001340:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8001344:	2bc8      	cmp	r3, #200	@ 0xc8
 8001346:	d10a      	bne.n	800135e <main+0x1c2>
	    		 rocket.state = ACTIVATE;
 8001348:	2301      	movs	r3, #1
 800134a:	f887 3108 	strb.w	r3, [r7, #264]	@ 0x108
	    		 drawSpaceShip(&rocket);
 800134e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001352:	4618      	mov	r0, r3
 8001354:	f000 fb86 	bl	8001a64 <drawSpaceShip>
	    		 next_try_timer = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
	    	 }
	     }


	     HAL_Delay(SPEED);
 800135e:	200a      	movs	r0, #10
 8001360:	f001 fa5c 	bl	800281c <HAL_Delay>
	     calculateAsteroidArmy(ast);
 8001364:	e77f      	b.n	8001266 <main+0xca>
 8001366:	bf00      	nop
 8001368:	08006b04 	.word	0x08006b04
 800136c:	20040130 	.word	0x20040130
 8001370:	08006b24 	.word	0x08006b24
 8001374:	08006b44 	.word	0x08006b44
 8001378:	20040098 	.word	0x20040098
 800137c:	08006b80 	.word	0x08006b80
 8001380:	48000400 	.word	0x48000400
 8001384:	20040095 	.word	0x20040095

08001388 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b096      	sub	sp, #88	@ 0x58
 800138c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	2244      	movs	r2, #68	@ 0x44
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f004 fd50 	bl	8005e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800139c:	463b      	mov	r3, r7
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	609a      	str	r2, [r3, #8]
 80013a6:	60da      	str	r2, [r3, #12]
 80013a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80013aa:	2000      	movs	r0, #0
 80013ac:	f001 fd22 	bl	8002df4 <HAL_PWREx_ControlVoltageScaling>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x32>
  {
    Error_Handler();
 80013b6:	f000 fb4f 	bl	8001a58 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013ba:	2310      	movs	r3, #16
 80013bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013be:	2301      	movs	r3, #1
 80013c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013c6:	2360      	movs	r3, #96	@ 0x60
 80013c8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ca:	2302      	movs	r3, #2
 80013cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013ce:	2301      	movs	r3, #1
 80013d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013d2:	2301      	movs	r3, #1
 80013d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80013d6:	233c      	movs	r3, #60	@ 0x3c
 80013d8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013da:	2302      	movs	r3, #2
 80013dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013de:	2302      	movs	r3, #2
 80013e0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013e2:	2302      	movs	r3, #2
 80013e4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4618      	mov	r0, r3
 80013ec:	f001 fdb6 	bl	8002f5c <HAL_RCC_OscConfig>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d001      	beq.n	80013fa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80013f6:	f000 fb2f 	bl	8001a58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013fa:	230f      	movs	r3, #15
 80013fc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fe:	2303      	movs	r3, #3
 8001400:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800140e:	463b      	mov	r3, r7
 8001410:	2105      	movs	r1, #5
 8001412:	4618      	mov	r0, r3
 8001414:	f002 f9bc 	bl	8003790 <HAL_RCC_ClockConfig>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800141e:	f000 fb1b 	bl	8001a58 <Error_Handler>
  }
}
 8001422:	bf00      	nop
 8001424:	3758      	adds	r7, #88	@ 0x58
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001430:	4b22      	ldr	r3, [pc, #136]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001432:	4a23      	ldr	r2, [pc, #140]	@ (80014c0 <MX_LPUART1_UART_Init+0x94>)
 8001434:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001436:	4b21      	ldr	r3, [pc, #132]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001438:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800143c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800143e:	4b1f      	ldr	r3, [pc, #124]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001444:	4b1d      	ldr	r3, [pc, #116]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001446:	2200      	movs	r2, #0
 8001448:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800144a:	4b1c      	ldr	r3, [pc, #112]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 800144c:	2200      	movs	r2, #0
 800144e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001450:	4b1a      	ldr	r3, [pc, #104]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001452:	220c      	movs	r2, #12
 8001454:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001456:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001458:	2200      	movs	r2, #0
 800145a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800145c:	4b17      	ldr	r3, [pc, #92]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 800145e:	2200      	movs	r2, #0
 8001460:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001462:	4b16      	ldr	r3, [pc, #88]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001464:	2200      	movs	r2, #0
 8001466:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001468:	4b14      	ldr	r3, [pc, #80]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 800146a:	2200      	movs	r2, #0
 800146c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800146e:	4b13      	ldr	r3, [pc, #76]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001470:	2200      	movs	r2, #0
 8001472:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001474:	4811      	ldr	r0, [pc, #68]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001476:	f003 fcb3 	bl	8004de0 <HAL_UART_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001480:	f000 faea 	bl	8001a58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001484:	2100      	movs	r1, #0
 8001486:	480d      	ldr	r0, [pc, #52]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 8001488:	f004 fadc 	bl	8005a44 <HAL_UARTEx_SetTxFifoThreshold>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001492:	f000 fae1 	bl	8001a58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001496:	2100      	movs	r1, #0
 8001498:	4808      	ldr	r0, [pc, #32]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 800149a:	f004 fb11 	bl	8005ac0 <HAL_UARTEx_SetRxFifoThreshold>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80014a4:	f000 fad8 	bl	8001a58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80014a8:	4804      	ldr	r0, [pc, #16]	@ (80014bc <MX_LPUART1_UART_Init+0x90>)
 80014aa:	f004 fa92 	bl	80059d2 <HAL_UARTEx_DisableFifoMode>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80014b4:	f000 fad0 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80014b8:	bf00      	nop
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	2004009c 	.word	0x2004009c
 80014c0:	40008000 	.word	0x40008000

080014c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d8:	1d3b      	adds	r3, r7, #4
 80014da:	2200      	movs	r2, #0
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	605a      	str	r2, [r3, #4]
 80014e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014e2:	4b20      	ldr	r3, [pc, #128]	@ (8001564 <MX_TIM1_Init+0xa0>)
 80014e4:	4a20      	ldr	r2, [pc, #128]	@ (8001568 <MX_TIM1_Init+0xa4>)
 80014e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 120-1;
 80014e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <MX_TIM1_Init+0xa0>)
 80014ea:	2277      	movs	r2, #119	@ 0x77
 80014ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001564 <MX_TIM1_Init+0xa0>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80014f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001564 <MX_TIM1_Init+0xa0>)
 80014f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80014fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014fc:	4b19      	ldr	r3, [pc, #100]	@ (8001564 <MX_TIM1_Init+0xa0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001502:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_TIM1_Init+0xa0>)
 8001504:	2200      	movs	r2, #0
 8001506:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001508:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <MX_TIM1_Init+0xa0>)
 800150a:	2200      	movs	r2, #0
 800150c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800150e:	4815      	ldr	r0, [pc, #84]	@ (8001564 <MX_TIM1_Init+0xa0>)
 8001510:	f003 f914 	bl	800473c <HAL_TIM_Base_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800151a:	f000 fa9d 	bl	8001a58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800151e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001522:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001524:	f107 0310 	add.w	r3, r7, #16
 8001528:	4619      	mov	r1, r3
 800152a:	480e      	ldr	r0, [pc, #56]	@ (8001564 <MX_TIM1_Init+0xa0>)
 800152c:	f003 f9c6 	bl	80048bc <HAL_TIM_ConfigClockSource>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001536:	f000 fa8f 	bl	8001a58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800153a:	2300      	movs	r3, #0
 800153c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001542:	2300      	movs	r3, #0
 8001544:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	4619      	mov	r1, r3
 800154a:	4806      	ldr	r0, [pc, #24]	@ (8001564 <MX_TIM1_Init+0xa0>)
 800154c:	f003 fbc0 	bl	8004cd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001556:	f000 fa7f 	bl	8001a58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	3720      	adds	r7, #32
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20040130 	.word	0x20040130
 8001568:	40012c00 	.word	0x40012c00

0800156c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08e      	sub	sp, #56	@ 0x38
 8001570:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001572:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001576:	2200      	movs	r2, #0
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	605a      	str	r2, [r3, #4]
 800157c:	609a      	str	r2, [r3, #8]
 800157e:	60da      	str	r2, [r3, #12]
 8001580:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001582:	4bb5      	ldr	r3, [pc, #724]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001586:	4ab4      	ldr	r2, [pc, #720]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158e:	4bb2      	ldr	r3, [pc, #712]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001592:	f003 0304 	and.w	r3, r3, #4
 8001596:	623b      	str	r3, [r7, #32]
 8001598:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800159a:	4baf      	ldr	r3, [pc, #700]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159e:	4aae      	ldr	r2, [pc, #696]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015a0:	f043 0320 	orr.w	r3, r3, #32
 80015a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a6:	4bac      	ldr	r3, [pc, #688]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015aa:	f003 0320 	and.w	r3, r3, #32
 80015ae:	61fb      	str	r3, [r7, #28]
 80015b0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015b2:	4ba9      	ldr	r3, [pc, #676]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	4aa8      	ldr	r2, [pc, #672]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015be:	4ba6      	ldr	r3, [pc, #664]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015c6:	61bb      	str	r3, [r7, #24]
 80015c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ca:	4ba3      	ldr	r3, [pc, #652]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ce:	4aa2      	ldr	r2, [pc, #648]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d6:	4ba0      	ldr	r3, [pc, #640]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015e2:	4b9d      	ldr	r3, [pc, #628]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015e6:	4a9c      	ldr	r2, [pc, #624]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015e8:	f043 0302 	orr.w	r3, r3, #2
 80015ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ee:	4b9a      	ldr	r3, [pc, #616]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	613b      	str	r3, [r7, #16]
 80015f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015fa:	4b97      	ldr	r3, [pc, #604]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 80015fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fe:	4a96      	ldr	r2, [pc, #600]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001600:	f043 0310 	orr.w	r3, r3, #16
 8001604:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001606:	4b94      	ldr	r3, [pc, #592]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001612:	4b91      	ldr	r3, [pc, #580]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001616:	4a90      	ldr	r2, [pc, #576]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001618:	f043 0308 	orr.w	r3, r3, #8
 800161c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161e:	4b8e      	ldr	r3, [pc, #568]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001622:	f003 0308 	and.w	r3, r3, #8
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800162a:	4b8b      	ldr	r3, [pc, #556]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 800162c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162e:	4a8a      	ldr	r2, [pc, #552]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001630:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001634:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001636:	4b88      	ldr	r3, [pc, #544]	@ (8001858 <MX_GPIO_Init+0x2ec>)
 8001638:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800163a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001642:	f001 fc7b 	bl	8002f3c <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_SET);
 8001646:	2201      	movs	r2, #1
 8001648:	2103      	movs	r1, #3
 800164a:	4884      	ldr	r0, [pc, #528]	@ (800185c <MX_GPIO_Init+0x2f0>)
 800164c:	f001 fb9a 	bl	8002d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	2118      	movs	r1, #24
 8001654:	4881      	ldr	r0, [pc, #516]	@ (800185c <MX_GPIO_Init+0x2f0>)
 8001656:	f001 fb95 	bl	8002d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 800165a:	2200      	movs	r2, #0
 800165c:	2108      	movs	r1, #8
 800165e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001662:	f001 fb8f 	bl	8002d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001666:	2200      	movs	r2, #0
 8001668:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800166c:	487c      	ldr	r0, [pc, #496]	@ (8001860 <MX_GPIO_Init+0x2f4>)
 800166e:	f001 fb89 	bl	8002d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13, GPIO_PIN_RESET);
 8001672:	2200      	movs	r2, #0
 8001674:	f44f 5128 	mov.w	r1, #10752	@ 0x2a00
 8001678:	487a      	ldr	r0, [pc, #488]	@ (8001864 <MX_GPIO_Init+0x2f8>)
 800167a:	f001 fb83 	bl	8002d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800167e:	2200      	movs	r2, #0
 8001680:	f248 01f8 	movw	r1, #33016	@ 0x80f8
 8001684:	4878      	ldr	r0, [pc, #480]	@ (8001868 <MX_GPIO_Init+0x2fc>)
 8001686:	f001 fb7d 	bl	8002d84 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800168a:	2307      	movs	r3, #7
 800168c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168e:	2312      	movs	r3, #18
 8001690:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001696:	2303      	movs	r3, #3
 8001698:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800169a:	2304      	movs	r3, #4
 800169c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800169e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a2:	4619      	mov	r1, r3
 80016a4:	486e      	ldr	r0, [pc, #440]	@ (8001860 <MX_GPIO_Init+0x2f4>)
 80016a6:	f001 f9c3 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016aa:	2380      	movs	r3, #128	@ 0x80
 80016ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ae:	2302      	movs	r3, #2
 80016b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80016ba:	230d      	movs	r3, #13
 80016bc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80016be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016c2:	4619      	mov	r1, r3
 80016c4:	4866      	ldr	r0, [pc, #408]	@ (8001860 <MX_GPIO_Init+0x2f4>)
 80016c6:	f001 f9b3 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80016ca:	2303      	movs	r3, #3
 80016cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016de:	4619      	mov	r1, r3
 80016e0:	485e      	ldr	r0, [pc, #376]	@ (800185c <MX_GPIO_Init+0x2f0>)
 80016e2:	f001 f9a5 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 80016e6:	2324      	movs	r3, #36	@ 0x24
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80016ea:	230b      	movs	r3, #11
 80016ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016f6:	4619      	mov	r1, r3
 80016f8:	4858      	ldr	r0, [pc, #352]	@ (800185c <MX_GPIO_Init+0x2f0>)
 80016fa:	f001 f999 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80016fe:	2318      	movs	r3, #24
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001702:	2301      	movs	r3, #1
 8001704:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001706:	2300      	movs	r3, #0
 8001708:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800170a:	2302      	movs	r3, #2
 800170c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800170e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001712:	4619      	mov	r1, r3
 8001714:	4851      	ldr	r0, [pc, #324]	@ (800185c <MX_GPIO_Init+0x2f0>)
 8001716:	f001 f98b 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800171a:	2301      	movs	r3, #1
 800171c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171e:	2302      	movs	r3, #2
 8001720:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001726:	2300      	movs	r3, #0
 8001728:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800172a:	2301      	movs	r3, #1
 800172c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800172e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001732:	4619      	mov	r1, r3
 8001734:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001738:	f001 f97a 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800173c:	2302      	movs	r3, #2
 800173e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001740:	230b      	movs	r3, #11
 8001742:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001748:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800174c:	4619      	mov	r1, r3
 800174e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001752:	f001 f96d 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001756:	2308      	movs	r3, #8
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175a:	2301      	movs	r3, #1
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001762:	2302      	movs	r3, #2
 8001764:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800176a:	4619      	mov	r1, r3
 800176c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001770:	f001 f95e 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 8001774:	23d0      	movs	r3, #208	@ 0xd0
 8001776:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001778:	2302      	movs	r3, #2
 800177a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001780:	2303      	movs	r3, #3
 8001782:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001784:	2305      	movs	r3, #5
 8001786:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800178c:	4619      	mov	r1, r3
 800178e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001792:	f001 f94d 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001796:	2301      	movs	r3, #1
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800179a:	2302      	movs	r3, #2
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a2:	2300      	movs	r3, #0
 80017a4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017a6:	2302      	movs	r3, #2
 80017a8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017ae:	4619      	mov	r1, r3
 80017b0:	482e      	ldr	r0, [pc, #184]	@ (800186c <MX_GPIO_Init+0x300>)
 80017b2:	f001 f93d 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80017b6:	2302      	movs	r3, #2
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80017ba:	230b      	movs	r3, #11
 80017bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017c6:	4619      	mov	r1, r3
 80017c8:	4828      	ldr	r0, [pc, #160]	@ (800186c <MX_GPIO_Init+0x300>)
 80017ca:	f001 f931 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 80017ce:	2344      	movs	r3, #68	@ 0x44
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017d2:	2303      	movs	r3, #3
 80017d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017de:	4619      	mov	r1, r3
 80017e0:	4822      	ldr	r0, [pc, #136]	@ (800186c <MX_GPIO_Init+0x300>)
 80017e2:	f001 f925 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF12 PF13 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80017e6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017f4:	2302      	movs	r3, #2
 80017f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80017f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017fc:	4619      	mov	r1, r3
 80017fe:	4818      	ldr	r0, [pc, #96]	@ (8001860 <MX_GPIO_Init+0x2f4>)
 8001800:	f001 f916 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8001804:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8001808:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001812:	2302      	movs	r3, #2
 8001814:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001816:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800181a:	4619      	mov	r1, r3
 800181c:	4811      	ldr	r0, [pc, #68]	@ (8001864 <MX_GPIO_Init+0x2f8>)
 800181e:	f001 f907 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001822:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001826:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001834:	2301      	movs	r3, #1
 8001836:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001838:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800183c:	4619      	mov	r1, r3
 800183e:	480b      	ldr	r0, [pc, #44]	@ (800186c <MX_GPIO_Init+0x300>)
 8001840:	f001 f8f6 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8001844:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8001848:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184a:	2302      	movs	r3, #2
 800184c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	2300      	movs	r3, #0
 8001850:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	633b      	str	r3, [r7, #48]	@ 0x30
 8001856:	e00b      	b.n	8001870 <MX_GPIO_Init+0x304>
 8001858:	40021000 	.word	0x40021000
 800185c:	48000800 	.word	0x48000800
 8001860:	48001400 	.word	0x48001400
 8001864:	48001000 	.word	0x48001000
 8001868:	48000c00 	.word	0x48000c00
 800186c:	48000400 	.word	0x48000400
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001870:	230d      	movs	r3, #13
 8001872:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001874:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001878:	4619      	mov	r1, r3
 800187a:	4874      	ldr	r0, [pc, #464]	@ (8001a4c <MX_GPIO_Init+0x4e0>)
 800187c:	f001 f8d8 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001880:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001884:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8001892:	230e      	movs	r3, #14
 8001894:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001896:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800189a:	4619      	mov	r1, r3
 800189c:	486b      	ldr	r0, [pc, #428]	@ (8001a4c <MX_GPIO_Init+0x4e0>)
 800189e:	f001 f8c7 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a8:	2302      	movs	r3, #2
 80018aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b0:	2303      	movs	r3, #3
 80018b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018b4:	2307      	movs	r3, #7
 80018b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018bc:	4619      	mov	r1, r3
 80018be:	4864      	ldr	r0, [pc, #400]	@ (8001a50 <MX_GPIO_Init+0x4e4>)
 80018c0:	f001 f8b6 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80018c4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ca:	2302      	movs	r3, #2
 80018cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d2:	2300      	movs	r3, #0
 80018d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018d6:	2302      	movs	r3, #2
 80018d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018de:	4619      	mov	r1, r3
 80018e0:	485b      	ldr	r0, [pc, #364]	@ (8001a50 <MX_GPIO_Init+0x4e4>)
 80018e2:	f001 f8a5 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80018e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ec:	2301      	movs	r3, #1
 80018ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f0:	2300      	movs	r3, #0
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018f4:	2302      	movs	r3, #2
 80018f6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018fc:	4619      	mov	r1, r3
 80018fe:	4854      	ldr	r0, [pc, #336]	@ (8001a50 <MX_GPIO_Init+0x4e4>)
 8001900:	f001 f896 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001904:	2340      	movs	r3, #64	@ 0x40
 8001906:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001908:	2302      	movs	r3, #2
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190c:	2300      	movs	r3, #0
 800190e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001910:	2300      	movs	r3, #0
 8001912:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001914:	230d      	movs	r3, #13
 8001916:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001918:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800191c:	4619      	mov	r1, r3
 800191e:	484d      	ldr	r0, [pc, #308]	@ (8001a54 <MX_GPIO_Init+0x4e8>)
 8001920:	f001 f886 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001924:	2380      	movs	r3, #128	@ 0x80
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001928:	2302      	movs	r3, #2
 800192a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001930:	2300      	movs	r3, #0
 8001932:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001934:	2302      	movs	r3, #2
 8001936:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001938:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193c:	4619      	mov	r1, r3
 800193e:	4845      	ldr	r0, [pc, #276]	@ (8001a54 <MX_GPIO_Init+0x4e8>)
 8001940:	f001 f876 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001944:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194e:	2300      	movs	r3, #0
 8001950:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001952:	2303      	movs	r3, #3
 8001954:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001956:	230c      	movs	r3, #12
 8001958:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800195e:	4619      	mov	r1, r3
 8001960:	483c      	ldr	r0, [pc, #240]	@ (8001a54 <MX_GPIO_Init+0x4e8>)
 8001962:	f001 f865 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001966:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800196a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196c:	2302      	movs	r3, #2
 800196e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001974:	2303      	movs	r3, #3
 8001976:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001978:	230a      	movs	r3, #10
 800197a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001980:	4619      	mov	r1, r3
 8001982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001986:	f001 f853 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800198a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800198e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001990:	2300      	movs	r3, #0
 8001992:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800199c:	4619      	mov	r1, r3
 800199e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019a2:	f001 f845 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019a6:	2301      	movs	r3, #1
 80019a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b2:	2303      	movs	r3, #3
 80019b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80019b6:	2309      	movs	r3, #9
 80019b8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019be:	4619      	mov	r1, r3
 80019c0:	4823      	ldr	r0, [pc, #140]	@ (8001a50 <MX_GPIO_Init+0x4e4>)
 80019c2:	f001 f835 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019c6:	2304      	movs	r3, #4
 80019c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ca:	2302      	movs	r3, #2
 80019cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019d2:	2303      	movs	r3, #3
 80019d4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80019d6:	230c      	movs	r3, #12
 80019d8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019de:	4619      	mov	r1, r3
 80019e0:	481b      	ldr	r0, [pc, #108]	@ (8001a50 <MX_GPIO_Init+0x4e4>)
 80019e2:	f001 f825 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6
                           PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80019e6:	23f8      	movs	r3, #248	@ 0xf8
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ea:	2301      	movs	r3, #1
 80019ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f2:	2300      	movs	r3, #0
 80019f4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fa:	4619      	mov	r1, r3
 80019fc:	4814      	ldr	r0, [pc, #80]	@ (8001a50 <MX_GPIO_Init+0x4e4>)
 80019fe:	f001 f817 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001a02:	2338      	movs	r3, #56	@ 0x38
 8001a04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a06:	2302      	movs	r3, #2
 8001a08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a12:	2306      	movs	r3, #6
 8001a14:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	480b      	ldr	r0, [pc, #44]	@ (8001a4c <MX_GPIO_Init+0x4e0>)
 8001a1e:	f001 f807 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a22:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a28:	2312      	movs	r3, #18
 8001a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a30:	2303      	movs	r3, #3
 8001a32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a34:	2304      	movs	r3, #4
 8001a36:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	4803      	ldr	r0, [pc, #12]	@ (8001a4c <MX_GPIO_Init+0x4e0>)
 8001a40:	f000 fff6 	bl	8002a30 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001a44:	bf00      	nop
 8001a46:	3738      	adds	r7, #56	@ 0x38
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	48000400 	.word	0x48000400
 8001a50:	48000c00 	.word	0x48000c00
 8001a54:	48000800 	.word	0x48000800

08001a58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a5c:	b672      	cpsid	i
}
 8001a5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <Error_Handler+0x8>

08001a64 <drawSpaceShip>:
#include "space_impact.h"
#include "lcd_touch.h"
#include "stdint.h"
#include "stm32l4xx_hal.h"

void drawSpaceShip(SpaceShip* ss){
 8001a64:	b590      	push	{r4, r7, lr}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af02      	add	r7, sp, #8
 8001a6a:	6078      	str	r0, [r7, #4]
	  LCD_DrawLine((ss->x),(ss->y),ss->x-4,ss->y+16,ss->color);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	3b04      	subs	r3, #4
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	b21a      	sxth	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001a8c:	b29b      	uxth	r3, r3
 8001a8e:	3310      	adds	r3, #16
 8001a90:	b29b      	uxth	r3, r3
 8001a92:	b21c      	sxth	r4, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	885b      	ldrh	r3, [r3, #2]
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	4623      	mov	r3, r4
 8001a9c:	f7ff f9de 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x,ss->y+20,ss->x-4,ss->y+16,ss->color);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	3314      	adds	r3, #20
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	b219      	sxth	r1, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	3b04      	subs	r3, #4
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	b21a      	sxth	r2, r3
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	3310      	adds	r3, #16
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	b21c      	sxth	r4, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	885b      	ldrh	r3, [r3, #2]
 8001ad4:	9300      	str	r3, [sp, #0]
 8001ad6:	4623      	mov	r3, r4
 8001ad8:	f7ff f9c0 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x,ss->y,ss->x+4,ss->y+16,ss->color);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f9b3 1006 	ldrsh.w	r1, [r3, #6]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	3304      	adds	r3, #4
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	b21a      	sxth	r2, r3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	3310      	adds	r3, #16
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	b21c      	sxth	r4, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	885b      	ldrh	r3, [r3, #2]
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	4623      	mov	r3, r4
 8001b0c:	f7ff f9a6 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x,ss->y+20,ss->x+4,ss->y+16,ss->color);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f9b3 0004 	ldrsh.w	r0, [r3, #4]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	3314      	adds	r3, #20
 8001b20:	b29b      	uxth	r3, r3
 8001b22:	b219      	sxth	r1, r3
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	3304      	adds	r3, #4
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	b21a      	sxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	3310      	adds	r3, #16
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	b21c      	sxth	r4, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	885b      	ldrh	r3, [r3, #2]
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	4623      	mov	r3, r4
 8001b48:	f7ff f988 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x-3,ss->y+12,ss->x-8,ss->y+20,ss->color);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	3b03      	subs	r3, #3
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	b218      	sxth	r0, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001b60:	b29b      	uxth	r3, r3
 8001b62:	330c      	adds	r3, #12
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	b219      	sxth	r1, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	3b08      	subs	r3, #8
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	b21a      	sxth	r2, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	3314      	adds	r3, #20
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	b21c      	sxth	r4, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	885b      	ldrh	r3, [r3, #2]
 8001b88:	9300      	str	r3, [sp, #0]
 8001b8a:	4623      	mov	r3, r4
 8001b8c:	f7ff f966 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x-2,ss->y+18,ss->x-8,ss->y+20,ss->color);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	3b02      	subs	r3, #2
 8001b9a:	b29b      	uxth	r3, r3
 8001b9c:	b218      	sxth	r0, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	3312      	adds	r3, #18
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	b219      	sxth	r1, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	3b08      	subs	r3, #8
 8001bb6:	b29b      	uxth	r3, r3
 8001bb8:	b21a      	sxth	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001bc0:	b29b      	uxth	r3, r3
 8001bc2:	3314      	adds	r3, #20
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	b21c      	sxth	r4, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	885b      	ldrh	r3, [r3, #2]
 8001bcc:	9300      	str	r3, [sp, #0]
 8001bce:	4623      	mov	r3, r4
 8001bd0:	f7ff f944 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x+3,ss->y+12,ss->x+8,ss->y+20,ss->color);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	3303      	adds	r3, #3
 8001bde:	b29b      	uxth	r3, r3
 8001be0:	b218      	sxth	r0, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	330c      	adds	r3, #12
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	b219      	sxth	r1, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	3308      	adds	r3, #8
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	b21a      	sxth	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c04:	b29b      	uxth	r3, r3
 8001c06:	3314      	adds	r3, #20
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	b21c      	sxth	r4, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	885b      	ldrh	r3, [r3, #2]
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	4623      	mov	r3, r4
 8001c14:	f7ff f922 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(ss->x+2,ss->y+18,ss->x+8,ss->y+20,ss->color);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c1e:	b29b      	uxth	r3, r3
 8001c20:	3302      	adds	r3, #2
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	b218      	sxth	r0, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	3312      	adds	r3, #18
 8001c30:	b29b      	uxth	r3, r3
 8001c32:	b219      	sxth	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	3308      	adds	r3, #8
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	b21a      	sxth	r2, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	3314      	adds	r3, #20
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	b21c      	sxth	r4, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	885b      	ldrh	r3, [r3, #2]
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	4623      	mov	r3, r4
 8001c58:	f7ff f900 	bl	8000e5c <LCD_DrawLine>
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd90      	pop	{r4, r7, pc}

08001c64 <drawAsteroid>:

void drawAsteroid(Asteroid* a){
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b085      	sub	sp, #20
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	6078      	str	r0, [r7, #4]
	  LCD_DrawCircle(a->x,a->y,4,a->color);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f9b3 1004 	ldrsh.w	r1, [r3, #4]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	88db      	ldrh	r3, [r3, #6]
 8001c7c:	2204      	movs	r2, #4
 8001c7e:	f7ff f98f 	bl	8000fa0 <LCD_DrawCircle>
	  LCD_DrawLine(a->x-4,a->y-5,a->x-4,a->y-10,a->color);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	3b04      	subs	r3, #4
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	b218      	sxth	r0, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c96:	b29b      	uxth	r3, r3
 8001c98:	3b05      	subs	r3, #5
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	b219      	sxth	r1, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	3b04      	subs	r3, #4
 8001ca8:	b29b      	uxth	r3, r3
 8001caa:	b21a      	sxth	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	3b0a      	subs	r3, #10
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	b21c      	sxth	r4, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	88db      	ldrh	r3, [r3, #6]
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	4623      	mov	r3, r4
 8001cc2:	f7ff f8cb 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(a->x,a->y-7,a->x,a->y-12,a->color);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cd2:	b29b      	uxth	r3, r3
 8001cd4:	3b07      	subs	r3, #7
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	b219      	sxth	r1, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	3b0c      	subs	r3, #12
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	b21c      	sxth	r4, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	88db      	ldrh	r3, [r3, #6]
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	4623      	mov	r3, r4
 8001cf6:	f7ff f8b1 	bl	8000e5c <LCD_DrawLine>
	  LCD_DrawLine(a->x+4,a->y-5,a->x+4,a->y-10,a->color);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	3304      	adds	r3, #4
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	b218      	sxth	r0, r3
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	3b05      	subs	r3, #5
 8001d12:	b29b      	uxth	r3, r3
 8001d14:	b219      	sxth	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	3304      	adds	r3, #4
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	b21a      	sxth	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d2a:	b29b      	uxth	r3, r3
 8001d2c:	3b0a      	subs	r3, #10
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	b21c      	sxth	r4, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	88db      	ldrh	r3, [r3, #6]
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	4623      	mov	r3, r4
 8001d3a:	f7ff f88f 	bl	8000e5c <LCD_DrawLine>
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd90      	pop	{r4, r7, pc}

08001d46 <drawBullet>:

void drawBullet(Bullet* b){
 8001d46:	b590      	push	{r4, r7, lr}
 8001d48:	b085      	sub	sp, #20
 8001d4a:	af02      	add	r7, sp, #8
 8001d4c:	6078      	str	r0, [r7, #4]
	  LCD_DrawLine(b->x,b->y,b->x,b->y-3,b->color);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f9b3 100a 	ldrsh.w	r1, [r3, #10]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d66:	b29b      	uxth	r3, r3
 8001d68:	3b03      	subs	r3, #3
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	b21c      	sxth	r4, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	9300      	str	r3, [sp, #0]
 8001d74:	4623      	mov	r3, r4
 8001d76:	f7ff f871 	bl	8000e5c <LCD_DrawLine>
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd90      	pop	{r4, r7, pc}

08001d82 <moveSpaceShip>:

void moveSpaceShip(SpaceShip* ss, MoveState* mstate) {
 8001d82:	b580      	push	{r7, lr}
 8001d84:	b082      	sub	sp, #8
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
 8001d8a:	6039      	str	r1, [r7, #0]
	if (*mstate != STOP) {
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d02d      	beq.n	8001df2 <moveSpaceShip+0x70>
		if (!(ss->x < 0) && !(ss->x > X_BORDER)) {
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	db18      	blt.n	8001dd2 <moveSpaceShip+0x50>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001da6:	2bef      	cmp	r3, #239	@ 0xef
 8001da8:	dc13      	bgt.n	8001dd2 <moveSpaceShip+0x50>
			cleanSpaceShip(ss);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f825 	bl	8001dfa <cleanSpaceShip>
			ss->x += (*mstate)*STEP;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	f993 3000 	ldrsb.w	r3, [r3]
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	4413      	add	r3, r2
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	b21a      	sxth	r2, r3
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	809a      	strh	r2, [r3, #4]
			drawSpaceShip(ss);
 8001dca:	6878      	ldr	r0, [r7, #4]
 8001dcc:	f7ff fe4a 	bl	8001a64 <drawSpaceShip>
			ss->x -= (*mstate)*STEP;
			*mstate = STOP;

		}
	}
}
 8001dd0:	e00f      	b.n	8001df2 <moveSpaceShip+0x70>
			ss->x -= (*mstate)*STEP;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	f993 3000 	ldrsb.w	r3, [r3]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	b29b      	uxth	r3, r3
 8001de6:	b21a      	sxth	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	809a      	strh	r2, [r3, #4]
			*mstate = STOP;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
}
 8001df2:	bf00      	nop
 8001df4:	3708      	adds	r7, #8
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <cleanSpaceShip>:

void cleanSpaceShip(SpaceShip* ss) {
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b084      	sub	sp, #16
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	6078      	str	r0, [r7, #4]
	//LCD_FillRect(ss->x-8,ss->y,17,21,BLACK);
	uint16_t c = ss->color;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	885b      	ldrh	r3, [r3, #2]
 8001e06:	81fb      	strh	r3, [r7, #14]
	ss->color = CYAN;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001e0e:	805a      	strh	r2, [r3, #2]
	drawSpaceShip(ss);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f7ff fe27 	bl	8001a64 <drawSpaceShip>
	ss->color = c;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	89fa      	ldrh	r2, [r7, #14]
 8001e1a:	805a      	strh	r2, [r3, #2]
}
 8001e1c:	bf00      	nop
 8001e1e:	3710      	adds	r7, #16
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <cleanBullet>:

void cleanBullet(Bullet* b) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
	//LCD_DrawLine(b->x,b->y,b->x,b->y-3,BLACK);
	uint16_t c = b->color;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	81fb      	strh	r3, [r7, #14]
	b->color = CYAN;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001e38:	801a      	strh	r2, [r3, #0]
	drawBullet(b);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f7ff ff83 	bl	8001d46 <drawBullet>
	b->color = c;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	89fa      	ldrh	r2, [r7, #14]
 8001e44:	801a      	strh	r2, [r3, #0]
}
 8001e46:	bf00      	nop
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}

08001e4e <cleanAsteroid>:

void cleanAsteroid(Asteroid* a) {
 8001e4e:	b580      	push	{r7, lr}
 8001e50:	b084      	sub	sp, #16
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
	uint16_t c = a->color;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	88db      	ldrh	r3, [r3, #6]
 8001e5a:	81fb      	strh	r3, [r7, #14]
	a->color = CYAN;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001e62:	80da      	strh	r2, [r3, #6]
	//LCD_FillRect(a->x-4, a->y-12, 9, 15, BLACK);
	drawAsteroid(a);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff fefd 	bl	8001c64 <drawAsteroid>
	a->color = c;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	89fa      	ldrh	r2, [r7, #14]
 8001e6e:	80da      	strh	r2, [r3, #6]
}
 8001e70:	bf00      	nop
 8001e72:	3710      	adds	r7, #16
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}

08001e78 <moveBullet>:

void moveBullet(Bullet* b) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	if (b->state == DEACTIVATE) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	789b      	ldrb	r3, [r3, #2]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d10a      	bne.n	8001e9e <moveBullet+0x26>
		b->x = b->space_ship->x;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	811a      	strh	r2, [r3, #8]
		b->y = SPACE_SHIP_LEVEL;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f240 120d 	movw	r2, #269	@ 0x10d
 8001e9a:	815a      	strh	r2, [r3, #10]
			b->state = DEACTIVATE;
			b->y = SPACE_SHIP_LEVEL;
			//b->x = b->space_ship->x;
		}
	}
}
 8001e9c:	e01e      	b.n	8001edc <moveBullet+0x64>
	else if (b->state == ACTIVATE) {
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	789b      	ldrb	r3, [r3, #2]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d11a      	bne.n	8001edc <moveBullet+0x64>
		cleanBullet(b);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f7ff ffbc 	bl	8001e24 <cleanBullet>
		(b->y)--;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	b21a      	sxth	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	815a      	strh	r2, [r3, #10]
		drawBullet(b);
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7ff ff41 	bl	8001d46 <drawBullet>
		if (b->y < 0) {
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	da06      	bge.n	8001edc <moveBullet+0x64>
			b->state = DEACTIVATE;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	709a      	strb	r2, [r3, #2]
			b->y = SPACE_SHIP_LEVEL;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f240 120d 	movw	r2, #269	@ 0x10d
 8001eda:	815a      	strh	r2, [r3, #10]
}
 8001edc:	bf00      	nop
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <moveAsteroid>:

void moveAsteroid(Asteroid* a) {
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
	if (a->state == DEACTIVATE) {
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10d      	bne.n	8001f10 <moveAsteroid+0x2c>
		cleanAsteroid(a);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ffaa 	bl	8001e4e <cleanAsteroid>
		a->x = getRandom(X_BORDER);
 8001efa:	20ef      	movs	r0, #239	@ 0xef
 8001efc:	f000 f836 	bl	8001f6c <getRandom>
 8001f00:	4603      	mov	r3, r0
 8001f02:	b21a      	sxth	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	805a      	strh	r2, [r3, #2]
		a->y = 0;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	809a      	strh	r2, [r3, #4]
			cleanAsteroid(a);
			a->y = 0;
			a->x = getRandom(X_BORDER);
		}
	}
}
 8001f0e:	e028      	b.n	8001f62 <moveAsteroid+0x7e>
	else if (a->state == ACTIVATE) {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d124      	bne.n	8001f62 <moveAsteroid+0x7e>
		cleanAsteroid(a);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ff98 	bl	8001e4e <cleanAsteroid>
		(a->y)++;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	3301      	adds	r3, #1
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	b21a      	sxth	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	809a      	strh	r2, [r3, #4]
		drawAsteroid(a);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff fe97 	bl	8001c64 <drawAsteroid>
		if (a->y > Y_BORDER+11) {
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001f3c:	f5b3 7fa5 	cmp.w	r3, #330	@ 0x14a
 8001f40:	dd0f      	ble.n	8001f62 <moveAsteroid+0x7e>
			a->state = DEACTIVATE;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2200      	movs	r2, #0
 8001f46:	701a      	strb	r2, [r3, #0]
			cleanAsteroid(a);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f7ff ff80 	bl	8001e4e <cleanAsteroid>
			a->y = 0;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2200      	movs	r2, #0
 8001f52:	809a      	strh	r2, [r3, #4]
			a->x = getRandom(X_BORDER);
 8001f54:	20ef      	movs	r0, #239	@ 0xef
 8001f56:	f000 f809 	bl	8001f6c <getRandom>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	b21a      	sxth	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	805a      	strh	r2, [r3, #2]
}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <getRandom>:

uint16_t getRandom(uint16_t max_value) {
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b084      	sub	sp, #16
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	4603      	mov	r3, r0
 8001f74:	80fb      	strh	r3, [r7, #6]
	uint16_t value = (HAL_GetTick()%1000)*max_value/1000;
 8001f76:	f000 fc45 	bl	8002804 <HAL_GetTick>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <getRandom+0x3c>)
 8001f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8001f82:	099b      	lsrs	r3, r3, #6
 8001f84:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f88:	fb01 f303 	mul.w	r3, r1, r3
 8001f8c:	1ad3      	subs	r3, r2, r3
 8001f8e:	88fa      	ldrh	r2, [r7, #6]
 8001f90:	fb02 f303 	mul.w	r3, r2, r3
 8001f94:	4a04      	ldr	r2, [pc, #16]	@ (8001fa8 <getRandom+0x3c>)
 8001f96:	fba2 2303 	umull	r2, r3, r2, r3
 8001f9a:	099b      	lsrs	r3, r3, #6
 8001f9c:	81fb      	strh	r3, [r7, #14]
	//LCD_Printf(" %ld  ", value);
	return value;
 8001f9e:	89fb      	ldrh	r3, [r7, #14]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	10624dd3 	.word	0x10624dd3

08001fac <initBullet>:

void initBullet(Bullet* b) {
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
	b->state = ACTIVATE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	709a      	strb	r2, [r3, #2]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <initBulletHolder>:

void initBulletHolder(Bullet* b, SpaceShip* ss) {
 8001fc6:	b480      	push	{r7}
 8001fc8:	b085      	sub	sp, #20
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i=0; i<BULLETS_QUANTITY; i++) {
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	73fb      	strb	r3, [r7, #15]
 8001fd4:	e048      	b.n	8002068 <initBulletHolder+0xa2>
	  (b+i)->color = BLACK;
 8001fd6:	7bfa      	ldrb	r2, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	801a      	strh	r2, [r3, #0]
	  (b+i)->state = DEACTIVATE;
 8001fea:	7bfa      	ldrb	r2, [r7, #15]
 8001fec:	4613      	mov	r3, r2
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	709a      	strb	r2, [r3, #2]
	  (b+i)->space_ship = ss;
 8001ffe:	7bfa      	ldrb	r2, [r7, #15]
 8002000:	4613      	mov	r3, r2
 8002002:	005b      	lsls	r3, r3, #1
 8002004:	4413      	add	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	461a      	mov	r2, r3
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4413      	add	r3, r2
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	605a      	str	r2, [r3, #4]
	  (b+i)->x = (b+i)->space_ship->x;
 8002012:	7bfa      	ldrb	r2, [r7, #15]
 8002014:	4613      	mov	r3, r2
 8002016:	005b      	lsls	r3, r3, #1
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	461a      	mov	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4413      	add	r3, r2
 8002022:	6859      	ldr	r1, [r3, #4]
 8002024:	7bfa      	ldrb	r2, [r7, #15]
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	461a      	mov	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4413      	add	r3, r2
 8002034:	f9b1 2004 	ldrsh.w	r2, [r1, #4]
 8002038:	811a      	strh	r2, [r3, #8]
	  (b+i)->y = (b+i)->space_ship->y;
 800203a:	7bfa      	ldrb	r2, [r7, #15]
 800203c:	4613      	mov	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	4413      	add	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	461a      	mov	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	6859      	ldr	r1, [r3, #4]
 800204c:	7bfa      	ldrb	r2, [r7, #15]
 800204e:	4613      	mov	r3, r2
 8002050:	005b      	lsls	r3, r3, #1
 8002052:	4413      	add	r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	461a      	mov	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4413      	add	r3, r2
 800205c:	f9b1 2006 	ldrsh.w	r2, [r1, #6]
 8002060:	815a      	strh	r2, [r3, #10]
	for (i=0; i<BULLETS_QUANTITY; i++) {
 8002062:	7bfb      	ldrb	r3, [r7, #15]
 8002064:	3301      	adds	r3, #1
 8002066:	73fb      	strb	r3, [r7, #15]
 8002068:	7bfb      	ldrb	r3, [r7, #15]
 800206a:	2b0e      	cmp	r3, #14
 800206c:	d9b3      	bls.n	8001fd6 <initBulletHolder+0x10>
	}
}
 800206e:	bf00      	nop
 8002070:	bf00      	nop
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <initAsteroid>:

void initAsteroid(Asteroid* a){
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
	a->state = ACTIVATE;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	701a      	strb	r2, [r3, #0]
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <initAsteroidArmy>:

void initAsteroidArmy(Asteroid* a){
 8002096:	b580      	push	{r7, lr}
 8002098:	b084      	sub	sp, #16
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
	uint8_t i;
	for (i=0; i<ASTEROIDS_QUANTITY; i++) {
 800209e:	2300      	movs	r3, #0
 80020a0:	73fb      	strb	r3, [r7, #15]
 80020a2:	e01f      	b.n	80020e4 <initAsteroidArmy+0x4e>
	  (a+i)->color = BLACK;
 80020a4:	7bfb      	ldrb	r3, [r7, #15]
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	4413      	add	r3, r2
 80020ac:	2200      	movs	r2, #0
 80020ae:	80da      	strh	r2, [r3, #6]
	  (a+i)->state = DEACTIVATE;
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	2200      	movs	r2, #0
 80020ba:	701a      	strb	r2, [r3, #0]
	  (a+i)->x = getRandom(X_BORDER);
 80020bc:	20ef      	movs	r0, #239	@ 0xef
 80020be:	f7ff ff55 	bl	8001f6c <getRandom>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4619      	mov	r1, r3
 80020c6:	7bfb      	ldrb	r3, [r7, #15]
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	b20a      	sxth	r2, r1
 80020d0:	805a      	strh	r2, [r3, #2]
	  (a+i)->y = 0;
 80020d2:	7bfb      	ldrb	r3, [r7, #15]
 80020d4:	00db      	lsls	r3, r3, #3
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	2200      	movs	r2, #0
 80020dc:	809a      	strh	r2, [r3, #4]
	for (i=0; i<ASTEROIDS_QUANTITY; i++) {
 80020de:	7bfb      	ldrb	r3, [r7, #15]
 80020e0:	3301      	adds	r3, #1
 80020e2:	73fb      	strb	r3, [r7, #15]
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	2b09      	cmp	r3, #9
 80020e8:	d9dc      	bls.n	80020a4 <initAsteroidArmy+0xe>
	}
}
 80020ea:	bf00      	nop
 80020ec:	bf00      	nop
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <initSpaceShip>:

void initSpaceShip(SpaceShip* ss) {
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
	ss->state = ACTIVATE;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	701a      	strb	r2, [r3, #0]
	ss->color = BLACK;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	805a      	strh	r2, [r3, #2]
	ss->x = START_POSITION;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2277      	movs	r2, #119	@ 0x77
 800210c:	809a      	strh	r2, [r3, #4]
	ss->y = SPACE_SHIP_LEVEL;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f240 120d 	movw	r2, #269	@ 0x10d
 8002114:	80da      	strh	r2, [r3, #6]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr

08002122 <isKilled>:

uint8_t  isKilled(Asteroid* a, Bullet* b){
 8002122:	b480      	push	{r7}
 8002124:	b083      	sub	sp, #12
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	6039      	str	r1, [r7, #0]
	if (((b->x)<(a->x+5))&&((b->x)>(a->x-5))&&((b->y)<(a->y+4))&&((b->y)>(a->y-4))&&(a->state != DEACTIVATE)&&(b->state != DEACTIVATE)) {
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002132:	3304      	adds	r3, #4
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800213a:	4293      	cmp	r3, r2
 800213c:	db24      	blt.n	8002188 <isKilled+0x66>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002144:	3b04      	subs	r3, #4
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800214c:	4293      	cmp	r3, r2
 800214e:	dc1b      	bgt.n	8002188 <isKilled+0x66>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002156:	3303      	adds	r3, #3
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 800215e:	4293      	cmp	r3, r2
 8002160:	db12      	blt.n	8002188 <isKilled+0x66>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002168:	3b03      	subs	r3, #3
 800216a:	683a      	ldr	r2, [r7, #0]
 800216c:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002170:	4293      	cmp	r3, r2
 8002172:	dc09      	bgt.n	8002188 <isKilled+0x66>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d005      	beq.n	8002188 <isKilled+0x66>
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	789b      	ldrb	r3, [r3, #2]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d001      	beq.n	8002188 <isKilled+0x66>
		//LCD_Printf("!");
		return 1;
 8002184:	2301      	movs	r3, #1
 8002186:	e000      	b.n	800218a <isKilled+0x68>
	} else return 0;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	370c      	adds	r7, #12
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr

08002196 <isAsteroidHitSpaceShip>:

uint8_t isAsteroidHitSpaceShip(SpaceShip* ss, Asteroid* a){
 8002196:	b480      	push	{r7}
 8002198:	b083      	sub	sp, #12
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
 800219e:	6039      	str	r1, [r7, #0]
	if (((ss->x)<(a->x+12))&&((ss->x)>(a->x-12))&&((ss->y)<(a->y+4))&&((ss->y)>(a->y-32))&&(a->state != DEACTIVATE)&&(ss->state != DEACTIVATE)) {
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021a6:	330b      	adds	r3, #11
 80021a8:	687a      	ldr	r2, [r7, #4]
 80021aa:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80021ae:	4293      	cmp	r3, r2
 80021b0:	db24      	blt.n	80021fc <isAsteroidHitSpaceShip+0x66>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80021b8:	3b0b      	subs	r3, #11
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80021c0:	4293      	cmp	r3, r2
 80021c2:	dc1b      	bgt.n	80021fc <isAsteroidHitSpaceShip+0x66>
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021ca:	3303      	adds	r3, #3
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80021d2:	4293      	cmp	r3, r2
 80021d4:	db12      	blt.n	80021fc <isAsteroidHitSpaceShip+0x66>
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80021dc:	3b1f      	subs	r3, #31
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80021e4:	4293      	cmp	r3, r2
 80021e6:	dc09      	bgt.n	80021fc <isAsteroidHitSpaceShip+0x66>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d005      	beq.n	80021fc <isAsteroidHitSpaceShip+0x66>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <isAsteroidHitSpaceShip+0x66>
		return 1;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e000      	b.n	80021fe <isAsteroidHitSpaceShip+0x68>
		LCD_Printf("!");
	} else return 0;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
	...

0800220c <calculateAsteroidArmy>:

void calculateAsteroidArmy(Asteroid* a){
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
	static uint8_t next_asteroid_timer = 0;
	static uint8_t next_asteroid = 0;

	if (next_asteroid_timer == 0) {
 8002214:	4b15      	ldr	r3, [pc, #84]	@ (800226c <calculateAsteroidArmy+0x60>)
 8002216:	781b      	ldrb	r3, [r3, #0]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d11d      	bne.n	8002258 <calculateAsteroidArmy+0x4c>
		initAsteroid(a+next_asteroid);
 800221c:	4b14      	ldr	r3, [pc, #80]	@ (8002270 <calculateAsteroidArmy+0x64>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	4413      	add	r3, r2
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff28 	bl	800207c <initAsteroid>
		next_asteroid++;
 800222c:	4b10      	ldr	r3, [pc, #64]	@ (8002270 <calculateAsteroidArmy+0x64>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	3301      	adds	r3, #1
 8002232:	b2da      	uxtb	r2, r3
 8002234:	4b0e      	ldr	r3, [pc, #56]	@ (8002270 <calculateAsteroidArmy+0x64>)
 8002236:	701a      	strb	r2, [r3, #0]
		if (next_asteroid >= ASTEROIDS_QUANTITY)
 8002238:	4b0d      	ldr	r3, [pc, #52]	@ (8002270 <calculateAsteroidArmy+0x64>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	2b09      	cmp	r3, #9
 800223e:	d902      	bls.n	8002246 <calculateAsteroidArmy+0x3a>
			 next_asteroid = 0;
 8002240:	4b0b      	ldr	r3, [pc, #44]	@ (8002270 <calculateAsteroidArmy+0x64>)
 8002242:	2200      	movs	r2, #0
 8002244:	701a      	strb	r2, [r3, #0]
		   	 next_asteroid_timer = 50+getRandom(50);
 8002246:	2032      	movs	r0, #50	@ 0x32
 8002248:	f7ff fe90 	bl	8001f6c <getRandom>
 800224c:	4603      	mov	r3, r0
 800224e:	b2db      	uxtb	r3, r3
 8002250:	3332      	adds	r3, #50	@ 0x32
 8002252:	b2da      	uxtb	r2, r3
 8002254:	4b05      	ldr	r3, [pc, #20]	@ (800226c <calculateAsteroidArmy+0x60>)
 8002256:	701a      	strb	r2, [r3, #0]
	    }
		next_asteroid_timer--;
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <calculateAsteroidArmy+0x60>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	3b01      	subs	r3, #1
 800225e:	b2da      	uxtb	r2, r3
 8002260:	4b02      	ldr	r3, [pc, #8]	@ (800226c <calculateAsteroidArmy+0x60>)
 8002262:	701a      	strb	r2, [r3, #0]

}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	2004017c 	.word	0x2004017c
 8002270:	2004017d 	.word	0x2004017d

08002274 <calculateBulletHolder>:

void calculateBulletHolder(Bullet* b){
 8002274:	b580      	push	{r7, lr}
 8002276:	b082      	sub	sp, #8
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
	static uint8_t next_bullet_timer = 0;
	static uint8_t next_bullet = 0;

	if (next_bullet_timer == 0 && b->space_ship->state == ACTIVATE) {
 800227c:	4b1a      	ldr	r3, [pc, #104]	@ (80022e8 <calculateBulletHolder+0x74>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d11e      	bne.n	80022c2 <calculateBulletHolder+0x4e>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b01      	cmp	r3, #1
 800228c:	d119      	bne.n	80022c2 <calculateBulletHolder+0x4e>
	    initBullet(b+next_bullet);
 800228e:	4b17      	ldr	r3, [pc, #92]	@ (80022ec <calculateBulletHolder+0x78>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	4613      	mov	r3, r2
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	4413      	add	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	461a      	mov	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	4413      	add	r3, r2
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff fe82 	bl	8001fac <initBullet>
		next_bullet++;
 80022a8:	4b10      	ldr	r3, [pc, #64]	@ (80022ec <calculateBulletHolder+0x78>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	3301      	adds	r3, #1
 80022ae:	b2da      	uxtb	r2, r3
 80022b0:	4b0e      	ldr	r3, [pc, #56]	@ (80022ec <calculateBulletHolder+0x78>)
 80022b2:	701a      	strb	r2, [r3, #0]
		if (next_bullet >= BULLETS_QUANTITY)
 80022b4:	4b0d      	ldr	r3, [pc, #52]	@ (80022ec <calculateBulletHolder+0x78>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
 80022b8:	2b0e      	cmp	r3, #14
 80022ba:	d902      	bls.n	80022c2 <calculateBulletHolder+0x4e>
			next_bullet = 0;
 80022bc:	4b0b      	ldr	r3, [pc, #44]	@ (80022ec <calculateBulletHolder+0x78>)
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
	}

	if (next_bullet_timer < BULLETS_DELAY)
 80022c2:	4b09      	ldr	r3, [pc, #36]	@ (80022e8 <calculateBulletHolder+0x74>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	2b13      	cmp	r3, #19
 80022c8:	d806      	bhi.n	80022d8 <calculateBulletHolder+0x64>
	  	next_bullet_timer++;
 80022ca:	4b07      	ldr	r3, [pc, #28]	@ (80022e8 <calculateBulletHolder+0x74>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	3301      	adds	r3, #1
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	4b05      	ldr	r3, [pc, #20]	@ (80022e8 <calculateBulletHolder+0x74>)
 80022d4:	701a      	strb	r2, [r3, #0]
    else next_bullet_timer = 0;

}
 80022d6:	e002      	b.n	80022de <calculateBulletHolder+0x6a>
    else next_bullet_timer = 0;
 80022d8:	4b03      	ldr	r3, [pc, #12]	@ (80022e8 <calculateBulletHolder+0x74>)
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	2004017e 	.word	0x2004017e
 80022ec:	2004017f 	.word	0x2004017f

080022f0 <analizeSituation>:

void analizeSituation(SpaceShip* ss, Asteroid* a, Bullet* b){
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
	uint8_t i;
	uint8_t j;
	for (i=0; i<ASTEROIDS_QUANTITY; i++){
 80022fc:	2300      	movs	r3, #0
 80022fe:	75fb      	strb	r3, [r7, #23]
 8002300:	e05d      	b.n	80023be <analizeSituation+0xce>
		if (isAsteroidHitSpaceShip(ss, a+i)) {
 8002302:	7dfb      	ldrb	r3, [r7, #23]
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	4413      	add	r3, r2
 800230a:	4619      	mov	r1, r3
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f7ff ff42 	bl	8002196 <isAsteroidHitSpaceShip>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d012      	beq.n	800233e <analizeSituation+0x4e>
			ss->state = DEACTIVATE;
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2200      	movs	r2, #0
 800231c:	701a      	strb	r2, [r3, #0]
			(a+i)->state = DEACTIVATE;
 800231e:	7dfb      	ldrb	r3, [r7, #23]
 8002320:	00db      	lsls	r3, r3, #3
 8002322:	68ba      	ldr	r2, [r7, #8]
 8002324:	4413      	add	r3, r2
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]
			cleanAsteroid(a+i);
 800232a:	7dfb      	ldrb	r3, [r7, #23]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	68ba      	ldr	r2, [r7, #8]
 8002330:	4413      	add	r3, r2
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fd8b 	bl	8001e4e <cleanAsteroid>
			cleanSpaceShip(ss);
 8002338:	68f8      	ldr	r0, [r7, #12]
 800233a:	f7ff fd5e 	bl	8001dfa <cleanSpaceShip>
		}
		for (j=0; j<BULLETS_QUANTITY; j++) {
 800233e:	2300      	movs	r3, #0
 8002340:	75bb      	strb	r3, [r7, #22]
 8002342:	e036      	b.n	80023b2 <analizeSituation+0xc2>
			if (isKilled(a+i, b+j)) {
 8002344:	7dfb      	ldrb	r3, [r7, #23]
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	68ba      	ldr	r2, [r7, #8]
 800234a:	18d0      	adds	r0, r2, r3
 800234c:	7dba      	ldrb	r2, [r7, #22]
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	461a      	mov	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4413      	add	r3, r2
 800235c:	4619      	mov	r1, r3
 800235e:	f7ff fee0 	bl	8002122 <isKilled>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d021      	beq.n	80023ac <analizeSituation+0xbc>
				(a+i)->state = DEACTIVATE;
 8002368:	7dfb      	ldrb	r3, [r7, #23]
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	4413      	add	r3, r2
 8002370:	2200      	movs	r2, #0
 8002372:	701a      	strb	r2, [r3, #0]
				(b+j)->state = DEACTIVATE;
 8002374:	7dba      	ldrb	r2, [r7, #22]
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	461a      	mov	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4413      	add	r3, r2
 8002384:	2200      	movs	r2, #0
 8002386:	709a      	strb	r2, [r3, #2]
				cleanAsteroid(a+i);
 8002388:	7dfb      	ldrb	r3, [r7, #23]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	68ba      	ldr	r2, [r7, #8]
 800238e:	4413      	add	r3, r2
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fd5c 	bl	8001e4e <cleanAsteroid>
				cleanBullet(b+j);
 8002396:	7dba      	ldrb	r2, [r7, #22]
 8002398:	4613      	mov	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	4413      	add	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	461a      	mov	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4413      	add	r3, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fd3c 	bl	8001e24 <cleanBullet>
		for (j=0; j<BULLETS_QUANTITY; j++) {
 80023ac:	7dbb      	ldrb	r3, [r7, #22]
 80023ae:	3301      	adds	r3, #1
 80023b0:	75bb      	strb	r3, [r7, #22]
 80023b2:	7dbb      	ldrb	r3, [r7, #22]
 80023b4:	2b0e      	cmp	r3, #14
 80023b6:	d9c5      	bls.n	8002344 <analizeSituation+0x54>
	for (i=0; i<ASTEROIDS_QUANTITY; i++){
 80023b8:	7dfb      	ldrb	r3, [r7, #23]
 80023ba:	3301      	adds	r3, #1
 80023bc:	75fb      	strb	r3, [r7, #23]
 80023be:	7dfb      	ldrb	r3, [r7, #23]
 80023c0:	2b09      	cmp	r3, #9
 80023c2:	d99e      	bls.n	8002302 <analizeSituation+0x12>
			}
		}
	}
}
 80023c4:	bf00      	nop
 80023c6:	bf00      	nop
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d6:	4b0f      	ldr	r3, [pc, #60]	@ (8002414 <HAL_MspInit+0x44>)
 80023d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023da:	4a0e      	ldr	r2, [pc, #56]	@ (8002414 <HAL_MspInit+0x44>)
 80023dc:	f043 0301 	orr.w	r3, r3, #1
 80023e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80023e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <HAL_MspInit+0x44>)
 80023e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	607b      	str	r3, [r7, #4]
 80023ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ee:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <HAL_MspInit+0x44>)
 80023f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f2:	4a08      	ldr	r2, [pc, #32]	@ (8002414 <HAL_MspInit+0x44>)
 80023f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80023fa:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <HAL_MspInit+0x44>)
 80023fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002402:	603b      	str	r3, [r7, #0]
 8002404:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002406:	bf00      	nop
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000

08002418 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b0ae      	sub	sp, #184	@ 0xb8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002420:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002430:	f107 0310 	add.w	r3, r7, #16
 8002434:	2294      	movs	r2, #148	@ 0x94
 8002436:	2100      	movs	r1, #0
 8002438:	4618      	mov	r0, r3
 800243a:	f003 fcff 	bl	8005e3c <memset>
  if(huart->Instance==LPUART1)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a22      	ldr	r2, [pc, #136]	@ (80024cc <HAL_UART_MspInit+0xb4>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d13d      	bne.n	80024c4 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002448:	2320      	movs	r3, #32
 800244a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800244c:	2300      	movs	r3, #0
 800244e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002450:	f107 0310 	add.w	r3, r7, #16
 8002454:	4618      	mov	r0, r3
 8002456:	f001 fc59 	bl	8003d0c <HAL_RCCEx_PeriphCLKConfig>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002460:	f7ff fafa 	bl	8001a58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002464:	4b1a      	ldr	r3, [pc, #104]	@ (80024d0 <HAL_UART_MspInit+0xb8>)
 8002466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002468:	4a19      	ldr	r2, [pc, #100]	@ (80024d0 <HAL_UART_MspInit+0xb8>)
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002470:	4b17      	ldr	r3, [pc, #92]	@ (80024d0 <HAL_UART_MspInit+0xb8>)
 8002472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002474:	f003 0301 	and.w	r3, r3, #1
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800247c:	4b14      	ldr	r3, [pc, #80]	@ (80024d0 <HAL_UART_MspInit+0xb8>)
 800247e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002480:	4a13      	ldr	r2, [pc, #76]	@ (80024d0 <HAL_UART_MspInit+0xb8>)
 8002482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002486:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002488:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <HAL_UART_MspInit+0xb8>)
 800248a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002494:	f000 fd52 	bl	8002f3c <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002498:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800249c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ac:	2303      	movs	r3, #3
 80024ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80024b2:	2308      	movs	r3, #8
 80024b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024b8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80024bc:	4619      	mov	r1, r3
 80024be:	4805      	ldr	r0, [pc, #20]	@ (80024d4 <HAL_UART_MspInit+0xbc>)
 80024c0:	f000 fab6 	bl	8002a30 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80024c4:	bf00      	nop
 80024c6:	37b8      	adds	r7, #184	@ 0xb8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40008000 	.word	0x40008000
 80024d0:	40021000 	.word	0x40021000
 80024d4:	48001800 	.word	0x48001800

080024d8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002510 <HAL_TIM_Base_MspInit+0x38>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d10b      	bne.n	8002502 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002514 <HAL_TIM_Base_MspInit+0x3c>)
 80024ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ee:	4a09      	ldr	r2, [pc, #36]	@ (8002514 <HAL_TIM_Base_MspInit+0x3c>)
 80024f0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80024f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80024f6:	4b07      	ldr	r3, [pc, #28]	@ (8002514 <HAL_TIM_Base_MspInit+0x3c>)
 80024f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024fa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024fe:	60fb      	str	r3, [r7, #12]
 8002500:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002502:	bf00      	nop
 8002504:	3714      	adds	r7, #20
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40012c00 	.word	0x40012c00
 8002514:	40021000 	.word	0x40021000

08002518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800251c:	bf00      	nop
 800251e:	e7fd      	b.n	800251c <NMI_Handler+0x4>

08002520 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002524:	bf00      	nop
 8002526:	e7fd      	b.n	8002524 <HardFault_Handler+0x4>

08002528 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800252c:	bf00      	nop
 800252e:	e7fd      	b.n	800252c <MemManage_Handler+0x4>

08002530 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002534:	bf00      	nop
 8002536:	e7fd      	b.n	8002534 <BusFault_Handler+0x4>

08002538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800253c:	bf00      	nop
 800253e:	e7fd      	b.n	800253c <UsageFault_Handler+0x4>

08002540 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002544:	bf00      	nop
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr

0800254e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800254e:	b480      	push	{r7}
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002560:	bf00      	nop
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800256e:	f000 f935 	bl	80027dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}

08002576 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002582:	2300      	movs	r3, #0
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	e00a      	b.n	800259e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002588:	f3af 8000 	nop.w
 800258c:	4601      	mov	r1, r0
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	1c5a      	adds	r2, r3, #1
 8002592:	60ba      	str	r2, [r7, #8]
 8002594:	b2ca      	uxtb	r2, r1
 8002596:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	3301      	adds	r3, #1
 800259c:	617b      	str	r3, [r7, #20]
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	429a      	cmp	r2, r3
 80025a4:	dbf0      	blt.n	8002588 <_read+0x12>
  }

  return len;
 80025a6:	687b      	ldr	r3, [r7, #4]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	e009      	b.n	80025d6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	60ba      	str	r2, [r7, #8]
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fe fdd4 	bl	8001178 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	3301      	adds	r3, #1
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	429a      	cmp	r2, r3
 80025dc:	dbf1      	blt.n	80025c2 <_write+0x12>
  }
  return len;
 80025de:	687b      	ldr	r3, [r7, #4]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <_close>:

int _close(int file)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002610:	605a      	str	r2, [r3, #4]
  return 0;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <_isatty>:

int _isatty(int file)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002628:	2301      	movs	r3, #1
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr

08002636 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002636:	b480      	push	{r7}
 8002638:	b085      	sub	sp, #20
 800263a:	af00      	add	r7, sp, #0
 800263c:	60f8      	str	r0, [r7, #12]
 800263e:	60b9      	str	r1, [r7, #8]
 8002640:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002658:	4a14      	ldr	r2, [pc, #80]	@ (80026ac <_sbrk+0x5c>)
 800265a:	4b15      	ldr	r3, [pc, #84]	@ (80026b0 <_sbrk+0x60>)
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002664:	4b13      	ldr	r3, [pc, #76]	@ (80026b4 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d102      	bne.n	8002672 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800266c:	4b11      	ldr	r3, [pc, #68]	@ (80026b4 <_sbrk+0x64>)
 800266e:	4a12      	ldr	r2, [pc, #72]	@ (80026b8 <_sbrk+0x68>)
 8002670:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002672:	4b10      	ldr	r3, [pc, #64]	@ (80026b4 <_sbrk+0x64>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	429a      	cmp	r2, r3
 800267e:	d207      	bcs.n	8002690 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002680:	f003 fbe4 	bl	8005e4c <__errno>
 8002684:	4603      	mov	r3, r0
 8002686:	220c      	movs	r2, #12
 8002688:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800268a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800268e:	e009      	b.n	80026a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002690:	4b08      	ldr	r3, [pc, #32]	@ (80026b4 <_sbrk+0x64>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002696:	4b07      	ldr	r3, [pc, #28]	@ (80026b4 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	4a05      	ldr	r2, [pc, #20]	@ (80026b4 <_sbrk+0x64>)
 80026a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026a2:	68fb      	ldr	r3, [r7, #12]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200a0000 	.word	0x200a0000
 80026b0:	00000400 	.word	0x00000400
 80026b4:	20040180 	.word	0x20040180
 80026b8:	200402d8 	.word	0x200402d8

080026bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026c0:	4b06      	ldr	r3, [pc, #24]	@ (80026dc <SystemInit+0x20>)
 80026c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026c6:	4a05      	ldr	r2, [pc, #20]	@ (80026dc <SystemInit+0x20>)
 80026c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80026e0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002718 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80026e4:	f7ff ffea 	bl	80026bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026e8:	480c      	ldr	r0, [pc, #48]	@ (800271c <LoopForever+0x6>)
  ldr r1, =_edata
 80026ea:	490d      	ldr	r1, [pc, #52]	@ (8002720 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026ec:	4a0d      	ldr	r2, [pc, #52]	@ (8002724 <LoopForever+0xe>)
  movs r3, #0
 80026ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026f0:	e002      	b.n	80026f8 <LoopCopyDataInit>

080026f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026f6:	3304      	adds	r3, #4

080026f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026fc:	d3f9      	bcc.n	80026f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002728 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002700:	4c0a      	ldr	r4, [pc, #40]	@ (800272c <LoopForever+0x16>)
  movs r3, #0
 8002702:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002704:	e001      	b.n	800270a <LoopFillZerobss>

08002706 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002706:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002708:	3204      	adds	r2, #4

0800270a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800270a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800270c:	d3fb      	bcc.n	8002706 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800270e:	f003 fba3 	bl	8005e58 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002712:	f7fe fd43 	bl	800119c <main>

08002716 <LoopForever>:

LoopForever:
    b LoopForever
 8002716:	e7fe      	b.n	8002716 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002718:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800271c:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8002720:	20040068 	.word	0x20040068
  ldr r2, =_sidata
 8002724:	08006c54 	.word	0x08006c54
  ldr r2, =_sbss
 8002728:	20040068 	.word	0x20040068
  ldr r4, =_ebss
 800272c:	200402d4 	.word	0x200402d4

08002730 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002730:	e7fe      	b.n	8002730 <ADC1_IRQHandler>

08002732 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b082      	sub	sp, #8
 8002736:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800273c:	2003      	movs	r0, #3
 800273e:	f000 f943 	bl	80029c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002742:	2000      	movs	r0, #0
 8002744:	f000 f80e 	bl	8002764 <HAL_InitTick>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	71fb      	strb	r3, [r7, #7]
 8002752:	e001      	b.n	8002758 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002754:	f7ff fe3c 	bl	80023d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002758:	79fb      	ldrb	r3, [r7, #7]
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b084      	sub	sp, #16
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002770:	4b17      	ldr	r3, [pc, #92]	@ (80027d0 <HAL_InitTick+0x6c>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d023      	beq.n	80027c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002778:	4b16      	ldr	r3, [pc, #88]	@ (80027d4 <HAL_InitTick+0x70>)
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	4b14      	ldr	r3, [pc, #80]	@ (80027d0 <HAL_InitTick+0x6c>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	4619      	mov	r1, r3
 8002782:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002786:	fbb3 f3f1 	udiv	r3, r3, r1
 800278a:	fbb2 f3f3 	udiv	r3, r2, r3
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f941 	bl	8002a16 <HAL_SYSTICK_Config>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d10f      	bne.n	80027ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0f      	cmp	r3, #15
 800279e:	d809      	bhi.n	80027b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027a0:	2200      	movs	r2, #0
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027a8:	f000 f919 	bl	80029de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027ac:	4a0a      	ldr	r2, [pc, #40]	@ (80027d8 <HAL_InitTick+0x74>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	e007      	b.n	80027c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	73fb      	strb	r3, [r7, #15]
 80027b8:	e004      	b.n	80027c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	73fb      	strb	r3, [r7, #15]
 80027be:	e001      	b.n	80027c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	20040008 	.word	0x20040008
 80027d4:	20040000 	.word	0x20040000
 80027d8:	20040004 	.word	0x20040004

080027dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80027e0:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <HAL_IncTick+0x20>)
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <HAL_IncTick+0x24>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4413      	add	r3, r2
 80027ec:	4a04      	ldr	r2, [pc, #16]	@ (8002800 <HAL_IncTick+0x24>)
 80027ee:	6013      	str	r3, [r2, #0]
}
 80027f0:	bf00      	nop
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	20040008 	.word	0x20040008
 8002800:	20040184 	.word	0x20040184

08002804 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  return uwTick;
 8002808:	4b03      	ldr	r3, [pc, #12]	@ (8002818 <HAL_GetTick+0x14>)
 800280a:	681b      	ldr	r3, [r3, #0]
}
 800280c:	4618      	mov	r0, r3
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	20040184 	.word	0x20040184

0800281c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002824:	f7ff ffee 	bl	8002804 <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002834:	d005      	beq.n	8002842 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002836:	4b0a      	ldr	r3, [pc, #40]	@ (8002860 <HAL_Delay+0x44>)
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	461a      	mov	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4413      	add	r3, r2
 8002840:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002842:	bf00      	nop
 8002844:	f7ff ffde 	bl	8002804 <HAL_GetTick>
 8002848:	4602      	mov	r2, r0
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	429a      	cmp	r2, r3
 8002852:	d8f7      	bhi.n	8002844 <HAL_Delay+0x28>
  {
  }
}
 8002854:	bf00      	nop
 8002856:	bf00      	nop
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20040008 	.word	0x20040008

08002864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002864:	b480      	push	{r7}
 8002866:	b085      	sub	sp, #20
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f003 0307 	and.w	r3, r3, #7
 8002872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002874:	4b0c      	ldr	r3, [pc, #48]	@ (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800287a:	68ba      	ldr	r2, [r7, #8]
 800287c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002880:	4013      	ands	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800288c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002896:	4a04      	ldr	r2, [pc, #16]	@ (80028a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	60d3      	str	r3, [r2, #12]
}
 800289c:	bf00      	nop
 800289e:	3714      	adds	r7, #20
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr
 80028a8:	e000ed00 	.word	0xe000ed00

080028ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ac:	b480      	push	{r7}
 80028ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028b0:	4b04      	ldr	r3, [pc, #16]	@ (80028c4 <__NVIC_GetPriorityGrouping+0x18>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	0a1b      	lsrs	r3, r3, #8
 80028b6:	f003 0307 	and.w	r3, r3, #7
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	e000ed00 	.word	0xe000ed00

080028c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	6039      	str	r1, [r7, #0]
 80028d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	db0a      	blt.n	80028f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	490c      	ldr	r1, [pc, #48]	@ (8002914 <__NVIC_SetPriority+0x4c>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	0112      	lsls	r2, r2, #4
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	440b      	add	r3, r1
 80028ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028f0:	e00a      	b.n	8002908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	4908      	ldr	r1, [pc, #32]	@ (8002918 <__NVIC_SetPriority+0x50>)
 80028f8:	79fb      	ldrb	r3, [r7, #7]
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	3b04      	subs	r3, #4
 8002900:	0112      	lsls	r2, r2, #4
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	440b      	add	r3, r1
 8002906:	761a      	strb	r2, [r3, #24]
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000e100 	.word	0xe000e100
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800291c:	b480      	push	{r7}
 800291e:	b089      	sub	sp, #36	@ 0x24
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 0307 	and.w	r3, r3, #7
 800292e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f1c3 0307 	rsb	r3, r3, #7
 8002936:	2b04      	cmp	r3, #4
 8002938:	bf28      	it	cs
 800293a:	2304      	movcs	r3, #4
 800293c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3304      	adds	r3, #4
 8002942:	2b06      	cmp	r3, #6
 8002944:	d902      	bls.n	800294c <NVIC_EncodePriority+0x30>
 8002946:	69fb      	ldr	r3, [r7, #28]
 8002948:	3b03      	subs	r3, #3
 800294a:	e000      	b.n	800294e <NVIC_EncodePriority+0x32>
 800294c:	2300      	movs	r3, #0
 800294e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002950:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43da      	mvns	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	401a      	ands	r2, r3
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002964:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa01 f303 	lsl.w	r3, r1, r3
 800296e:	43d9      	mvns	r1, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002974:	4313      	orrs	r3, r2
         );
}
 8002976:	4618      	mov	r0, r3
 8002978:	3724      	adds	r7, #36	@ 0x24
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	3b01      	subs	r3, #1
 8002990:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002994:	d301      	bcc.n	800299a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002996:	2301      	movs	r3, #1
 8002998:	e00f      	b.n	80029ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800299a:	4a0a      	ldr	r2, [pc, #40]	@ (80029c4 <SysTick_Config+0x40>)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3b01      	subs	r3, #1
 80029a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029a2:	210f      	movs	r1, #15
 80029a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80029a8:	f7ff ff8e 	bl	80028c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029ac:	4b05      	ldr	r3, [pc, #20]	@ (80029c4 <SysTick_Config+0x40>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029b2:	4b04      	ldr	r3, [pc, #16]	@ (80029c4 <SysTick_Config+0x40>)
 80029b4:	2207      	movs	r2, #7
 80029b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3708      	adds	r7, #8
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	e000e010 	.word	0xe000e010

080029c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff ff47 	bl	8002864 <__NVIC_SetPriorityGrouping>
}
 80029d6:	bf00      	nop
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b086      	sub	sp, #24
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	4603      	mov	r3, r0
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80029ec:	2300      	movs	r3, #0
 80029ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80029f0:	f7ff ff5c 	bl	80028ac <__NVIC_GetPriorityGrouping>
 80029f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	68b9      	ldr	r1, [r7, #8]
 80029fa:	6978      	ldr	r0, [r7, #20]
 80029fc:	f7ff ff8e 	bl	800291c <NVIC_EncodePriority>
 8002a00:	4602      	mov	r2, r0
 8002a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a06:	4611      	mov	r1, r2
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff ff5d 	bl	80028c8 <__NVIC_SetPriority>
}
 8002a0e:	bf00      	nop
 8002a10:	3718      	adds	r7, #24
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b082      	sub	sp, #8
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f7ff ffb0 	bl	8002984 <SysTick_Config>
 8002a24:	4603      	mov	r3, r0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	3708      	adds	r7, #8
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b087      	sub	sp, #28
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a3e:	e166      	b.n	8002d0e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	2101      	movs	r1, #1
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	fa01 f303 	lsl.w	r3, r1, r3
 8002a4c:	4013      	ands	r3, r2
 8002a4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f000 8158 	beq.w	8002d08 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 0303 	and.w	r3, r3, #3
 8002a60:	2b01      	cmp	r3, #1
 8002a62:	d005      	beq.n	8002a70 <HAL_GPIO_Init+0x40>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f003 0303 	and.w	r3, r3, #3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d130      	bne.n	8002ad2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	2203      	movs	r2, #3
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	693a      	ldr	r2, [r7, #16]
 8002a84:	4013      	ands	r3, r2
 8002a86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	43db      	mvns	r3, r3
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	091b      	lsrs	r3, r3, #4
 8002abc:	f003 0201 	and.w	r2, r3, #1
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	693a      	ldr	r2, [r7, #16]
 8002ad0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d017      	beq.n	8002b0e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	2203      	movs	r2, #3
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	4013      	ands	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	689a      	ldr	r2, [r3, #8]
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	fa02 f303 	lsl.w	r3, r2, r3
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d123      	bne.n	8002b62 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	08da      	lsrs	r2, r3, #3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	3208      	adds	r2, #8
 8002b22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b26:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	220f      	movs	r2, #15
 8002b32:	fa02 f303 	lsl.w	r3, r2, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	691a      	ldr	r2, [r3, #16]
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	4313      	orrs	r3, r2
 8002b52:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	08da      	lsrs	r2, r3, #3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3208      	adds	r2, #8
 8002b5c:	6939      	ldr	r1, [r7, #16]
 8002b5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	2203      	movs	r2, #3
 8002b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b72:	43db      	mvns	r3, r3
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	4013      	ands	r3, r2
 8002b78:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	f003 0203 	and.w	r2, r3, #3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	693a      	ldr	r2, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	693a      	ldr	r2, [r7, #16]
 8002b94:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f000 80b2 	beq.w	8002d08 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ba4:	4b61      	ldr	r3, [pc, #388]	@ (8002d2c <HAL_GPIO_Init+0x2fc>)
 8002ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ba8:	4a60      	ldr	r2, [pc, #384]	@ (8002d2c <HAL_GPIO_Init+0x2fc>)
 8002baa:	f043 0301 	orr.w	r3, r3, #1
 8002bae:	6613      	str	r3, [r2, #96]	@ 0x60
 8002bb0:	4b5e      	ldr	r3, [pc, #376]	@ (8002d2c <HAL_GPIO_Init+0x2fc>)
 8002bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb4:	f003 0301 	and.w	r3, r3, #1
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bbc:	4a5c      	ldr	r2, [pc, #368]	@ (8002d30 <HAL_GPIO_Init+0x300>)
 8002bbe:	697b      	ldr	r3, [r7, #20]
 8002bc0:	089b      	lsrs	r3, r3, #2
 8002bc2:	3302      	adds	r3, #2
 8002bc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f003 0303 	and.w	r3, r3, #3
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	220f      	movs	r2, #15
 8002bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002be6:	d02b      	beq.n	8002c40 <HAL_GPIO_Init+0x210>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a52      	ldr	r2, [pc, #328]	@ (8002d34 <HAL_GPIO_Init+0x304>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d025      	beq.n	8002c3c <HAL_GPIO_Init+0x20c>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	4a51      	ldr	r2, [pc, #324]	@ (8002d38 <HAL_GPIO_Init+0x308>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d01f      	beq.n	8002c38 <HAL_GPIO_Init+0x208>
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a50      	ldr	r2, [pc, #320]	@ (8002d3c <HAL_GPIO_Init+0x30c>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d019      	beq.n	8002c34 <HAL_GPIO_Init+0x204>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	4a4f      	ldr	r2, [pc, #316]	@ (8002d40 <HAL_GPIO_Init+0x310>)
 8002c04:	4293      	cmp	r3, r2
 8002c06:	d013      	beq.n	8002c30 <HAL_GPIO_Init+0x200>
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a4e      	ldr	r2, [pc, #312]	@ (8002d44 <HAL_GPIO_Init+0x314>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d00d      	beq.n	8002c2c <HAL_GPIO_Init+0x1fc>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	4a4d      	ldr	r2, [pc, #308]	@ (8002d48 <HAL_GPIO_Init+0x318>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d007      	beq.n	8002c28 <HAL_GPIO_Init+0x1f8>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a4c      	ldr	r2, [pc, #304]	@ (8002d4c <HAL_GPIO_Init+0x31c>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d101      	bne.n	8002c24 <HAL_GPIO_Init+0x1f4>
 8002c20:	2307      	movs	r3, #7
 8002c22:	e00e      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c24:	2308      	movs	r3, #8
 8002c26:	e00c      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c28:	2306      	movs	r3, #6
 8002c2a:	e00a      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c2c:	2305      	movs	r3, #5
 8002c2e:	e008      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c30:	2304      	movs	r3, #4
 8002c32:	e006      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c34:	2303      	movs	r3, #3
 8002c36:	e004      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c38:	2302      	movs	r3, #2
 8002c3a:	e002      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	e000      	b.n	8002c42 <HAL_GPIO_Init+0x212>
 8002c40:	2300      	movs	r3, #0
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	f002 0203 	and.w	r2, r2, #3
 8002c48:	0092      	lsls	r2, r2, #2
 8002c4a:	4093      	lsls	r3, r2
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c52:	4937      	ldr	r1, [pc, #220]	@ (8002d30 <HAL_GPIO_Init+0x300>)
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	089b      	lsrs	r3, r3, #2
 8002c58:	3302      	adds	r3, #2
 8002c5a:	693a      	ldr	r2, [r7, #16]
 8002c5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002c60:	4b3b      	ldr	r3, [pc, #236]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002c84:	4a32      	ldr	r2, [pc, #200]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002c8a:	4b31      	ldr	r3, [pc, #196]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4013      	ands	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002cae:	4a28      	ldr	r2, [pc, #160]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002cb4:	4b26      	ldr	r3, [pc, #152]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cd8:	4a1d      	ldr	r2, [pc, #116]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002cde:	4b1c      	ldr	r3, [pc, #112]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	4013      	ands	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d02:	4a13      	ldr	r2, [pc, #76]	@ (8002d50 <HAL_GPIO_Init+0x320>)
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	fa22 f303 	lsr.w	r3, r2, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	f47f ae91 	bne.w	8002a40 <HAL_GPIO_Init+0x10>
  }
}
 8002d1e:	bf00      	nop
 8002d20:	bf00      	nop
 8002d22:	371c      	adds	r7, #28
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40010000 	.word	0x40010000
 8002d34:	48000400 	.word	0x48000400
 8002d38:	48000800 	.word	0x48000800
 8002d3c:	48000c00 	.word	0x48000c00
 8002d40:	48001000 	.word	0x48001000
 8002d44:	48001400 	.word	0x48001400
 8002d48:	48001800 	.word	0x48001800
 8002d4c:	48001c00 	.word	0x48001c00
 8002d50:	40010400 	.word	0x40010400

08002d54 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	691a      	ldr	r2, [r3, #16]
 8002d64:	887b      	ldrh	r3, [r7, #2]
 8002d66:	4013      	ands	r3, r2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	73fb      	strb	r3, [r7, #15]
 8002d70:	e001      	b.n	8002d76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d72:	2300      	movs	r3, #0
 8002d74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	460b      	mov	r3, r1
 8002d8e:	807b      	strh	r3, [r7, #2]
 8002d90:	4613      	mov	r3, r2
 8002d92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d94:	787b      	ldrb	r3, [r7, #1]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d9a:	887a      	ldrh	r2, [r7, #2]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002da0:	e002      	b.n	8002da8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002da2:	887a      	ldrh	r2, [r7, #2]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002db8:	4b0d      	ldr	r3, [pc, #52]	@ (8002df0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dc4:	d102      	bne.n	8002dcc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002dc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002dca:	e00b      	b.n	8002de4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002dcc:	4b08      	ldr	r3, [pc, #32]	@ (8002df0 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002dce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dda:	d102      	bne.n	8002de2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002ddc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002de0:	e000      	b.n	8002de4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002de2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	40007000 	.word	0x40007000

08002df4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b085      	sub	sp, #20
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d141      	bne.n	8002e86 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e02:	4b4b      	ldr	r3, [pc, #300]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e0e:	d131      	bne.n	8002e74 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e10:	4b47      	ldr	r3, [pc, #284]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e16:	4a46      	ldr	r2, [pc, #280]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e1c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e20:	4b43      	ldr	r3, [pc, #268]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e28:	4a41      	ldr	r2, [pc, #260]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e2e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e30:	4b40      	ldr	r3, [pc, #256]	@ (8002f34 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2232      	movs	r2, #50	@ 0x32
 8002e36:	fb02 f303 	mul.w	r3, r2, r3
 8002e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8002f38 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e40:	0c9b      	lsrs	r3, r3, #18
 8002e42:	3301      	adds	r3, #1
 8002e44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e46:	e002      	b.n	8002e4e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	3b01      	subs	r3, #1
 8002e4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e4e:	4b38      	ldr	r3, [pc, #224]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e5a:	d102      	bne.n	8002e62 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1f2      	bne.n	8002e48 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e62:	4b33      	ldr	r3, [pc, #204]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e64:	695b      	ldr	r3, [r3, #20]
 8002e66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e6e:	d158      	bne.n	8002f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e057      	b.n	8002f24 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e74:	4b2e      	ldr	r3, [pc, #184]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e7a:	4a2d      	ldr	r2, [pc, #180]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e80:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002e84:	e04d      	b.n	8002f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002e8c:	d141      	bne.n	8002f12 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e8e:	4b28      	ldr	r3, [pc, #160]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e9a:	d131      	bne.n	8002f00 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e9c:	4b24      	ldr	r3, [pc, #144]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ea2:	4a23      	ldr	r2, [pc, #140]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002eac:	4b20      	ldr	r3, [pc, #128]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002eba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8002f34 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	2232      	movs	r2, #50	@ 0x32
 8002ec2:	fb02 f303 	mul.w	r3, r2, r3
 8002ec6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f38 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ecc:	0c9b      	lsrs	r3, r3, #18
 8002ece:	3301      	adds	r3, #1
 8002ed0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ed2:	e002      	b.n	8002eda <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002eda:	4b15      	ldr	r3, [pc, #84]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ee6:	d102      	bne.n	8002eee <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d1f2      	bne.n	8002ed4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eee:	4b10      	ldr	r3, [pc, #64]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef0:	695b      	ldr	r3, [r3, #20]
 8002ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002efa:	d112      	bne.n	8002f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e011      	b.n	8002f24 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f00:	4b0b      	ldr	r3, [pc, #44]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f06:	4a0a      	ldr	r2, [pc, #40]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f10:	e007      	b.n	8002f22 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f12:	4b07      	ldr	r3, [pc, #28]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f1a:	4a05      	ldr	r2, [pc, #20]	@ (8002f30 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f1c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f20:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	40007000 	.word	0x40007000
 8002f34:	20040000 	.word	0x20040000
 8002f38:	431bde83 	.word	0x431bde83

08002f3c <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002f40:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	4a04      	ldr	r2, [pc, #16]	@ (8002f58 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002f46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f4a:	6053      	str	r3, [r2, #4]
}
 8002f4c:	bf00      	nop
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40007000 	.word	0x40007000

08002f5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d102      	bne.n	8002f70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f000 bc08 	b.w	8003780 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f70:	4b96      	ldr	r3, [pc, #600]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	f003 030c 	and.w	r3, r3, #12
 8002f78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f7a:	4b94      	ldr	r3, [pc, #592]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f003 0303 	and.w	r3, r3, #3
 8002f82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0310 	and.w	r3, r3, #16
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 80e4 	beq.w	800315a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d007      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x4c>
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	2b0c      	cmp	r3, #12
 8002f9c:	f040 808b 	bne.w	80030b6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	f040 8087 	bne.w	80030b6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fa8:	4b88      	ldr	r3, [pc, #544]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 0302 	and.w	r3, r3, #2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d005      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x64>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e3df      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a1a      	ldr	r2, [r3, #32]
 8002fc4:	4b81      	ldr	r3, [pc, #516]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0308 	and.w	r3, r3, #8
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d004      	beq.n	8002fda <HAL_RCC_OscConfig+0x7e>
 8002fd0:	4b7e      	ldr	r3, [pc, #504]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fd8:	e005      	b.n	8002fe6 <HAL_RCC_OscConfig+0x8a>
 8002fda:	4b7c      	ldr	r3, [pc, #496]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8002fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d223      	bcs.n	8003032 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6a1b      	ldr	r3, [r3, #32]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fdcc 	bl	8003b8c <RCC_SetFlashLatencyFromMSIRange>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e3c0      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ffe:	4b73      	ldr	r3, [pc, #460]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a72      	ldr	r2, [pc, #456]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003004:	f043 0308 	orr.w	r3, r3, #8
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	4b70      	ldr	r3, [pc, #448]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6a1b      	ldr	r3, [r3, #32]
 8003016:	496d      	ldr	r1, [pc, #436]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003018:	4313      	orrs	r3, r2
 800301a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800301c:	4b6b      	ldr	r3, [pc, #428]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	69db      	ldr	r3, [r3, #28]
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	4968      	ldr	r1, [pc, #416]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
 8003030:	e025      	b.n	800307e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003032:	4b66      	ldr	r3, [pc, #408]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a65      	ldr	r2, [pc, #404]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	4b63      	ldr	r3, [pc, #396]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4960      	ldr	r1, [pc, #384]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800304c:	4313      	orrs	r3, r2
 800304e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003050:	4b5e      	ldr	r3, [pc, #376]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	021b      	lsls	r3, r3, #8
 800305e:	495b      	ldr	r1, [pc, #364]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003064:	69bb      	ldr	r3, [r7, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d109      	bne.n	800307e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a1b      	ldr	r3, [r3, #32]
 800306e:	4618      	mov	r0, r3
 8003070:	f000 fd8c 	bl	8003b8c <RCC_SetFlashLatencyFromMSIRange>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d001      	beq.n	800307e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e380      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800307e:	f000 fcc1 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 8003082:	4602      	mov	r2, r0
 8003084:	4b51      	ldr	r3, [pc, #324]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	091b      	lsrs	r3, r3, #4
 800308a:	f003 030f 	and.w	r3, r3, #15
 800308e:	4950      	ldr	r1, [pc, #320]	@ (80031d0 <HAL_RCC_OscConfig+0x274>)
 8003090:	5ccb      	ldrb	r3, [r1, r3]
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	fa22 f303 	lsr.w	r3, r2, r3
 800309a:	4a4e      	ldr	r2, [pc, #312]	@ (80031d4 <HAL_RCC_OscConfig+0x278>)
 800309c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800309e:	4b4e      	ldr	r3, [pc, #312]	@ (80031d8 <HAL_RCC_OscConfig+0x27c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7ff fb5e 	bl	8002764 <HAL_InitTick>
 80030a8:	4603      	mov	r3, r0
 80030aa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d052      	beq.n	8003158 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80030b2:	7bfb      	ldrb	r3, [r7, #15]
 80030b4:	e364      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d032      	beq.n	8003124 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030be:	4b43      	ldr	r3, [pc, #268]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a42      	ldr	r2, [pc, #264]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80030c4:	f043 0301 	orr.w	r3, r3, #1
 80030c8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030ca:	f7ff fb9b 	bl	8002804 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030d2:	f7ff fb97 	bl	8002804 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e34d      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030e4:	4b39      	ldr	r3, [pc, #228]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0f0      	beq.n	80030d2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030f0:	4b36      	ldr	r3, [pc, #216]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a35      	ldr	r2, [pc, #212]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80030f6:	f043 0308 	orr.w	r3, r3, #8
 80030fa:	6013      	str	r3, [r2, #0]
 80030fc:	4b33      	ldr	r3, [pc, #204]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	4930      	ldr	r1, [pc, #192]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800310e:	4b2f      	ldr	r3, [pc, #188]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	021b      	lsls	r3, r3, #8
 800311c:	492b      	ldr	r1, [pc, #172]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800311e:	4313      	orrs	r3, r2
 8003120:	604b      	str	r3, [r1, #4]
 8003122:	e01a      	b.n	800315a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003124:	4b29      	ldr	r3, [pc, #164]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a28      	ldr	r2, [pc, #160]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800312a:	f023 0301 	bic.w	r3, r3, #1
 800312e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003130:	f7ff fb68 	bl	8002804 <HAL_GetTick>
 8003134:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003138:	f7ff fb64 	bl	8002804 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	693b      	ldr	r3, [r7, #16]
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e31a      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800314a:	4b20      	ldr	r3, [pc, #128]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f003 0302 	and.w	r3, r3, #2
 8003152:	2b00      	cmp	r3, #0
 8003154:	d1f0      	bne.n	8003138 <HAL_RCC_OscConfig+0x1dc>
 8003156:	e000      	b.n	800315a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003158:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d073      	beq.n	800324e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003166:	69bb      	ldr	r3, [r7, #24]
 8003168:	2b08      	cmp	r3, #8
 800316a:	d005      	beq.n	8003178 <HAL_RCC_OscConfig+0x21c>
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	2b0c      	cmp	r3, #12
 8003170:	d10e      	bne.n	8003190 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b03      	cmp	r3, #3
 8003176:	d10b      	bne.n	8003190 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003178:	4b14      	ldr	r3, [pc, #80]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d063      	beq.n	800324c <HAL_RCC_OscConfig+0x2f0>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d15f      	bne.n	800324c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e2f7      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003198:	d106      	bne.n	80031a8 <HAL_RCC_OscConfig+0x24c>
 800319a:	4b0c      	ldr	r3, [pc, #48]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a0b      	ldr	r2, [pc, #44]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80031a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	e025      	b.n	80031f4 <HAL_RCC_OscConfig+0x298>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031b0:	d114      	bne.n	80031dc <HAL_RCC_OscConfig+0x280>
 80031b2:	4b06      	ldr	r3, [pc, #24]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a05      	ldr	r2, [pc, #20]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80031b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031bc:	6013      	str	r3, [r2, #0]
 80031be:	4b03      	ldr	r3, [pc, #12]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a02      	ldr	r2, [pc, #8]	@ (80031cc <HAL_RCC_OscConfig+0x270>)
 80031c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c8:	6013      	str	r3, [r2, #0]
 80031ca:	e013      	b.n	80031f4 <HAL_RCC_OscConfig+0x298>
 80031cc:	40021000 	.word	0x40021000
 80031d0:	08006ba0 	.word	0x08006ba0
 80031d4:	20040000 	.word	0x20040000
 80031d8:	20040004 	.word	0x20040004
 80031dc:	4ba0      	ldr	r3, [pc, #640]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a9f      	ldr	r2, [pc, #636]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80031e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b9d      	ldr	r3, [pc, #628]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a9c      	ldr	r2, [pc, #624]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80031ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d013      	beq.n	8003224 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fc:	f7ff fb02 	bl	8002804 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003204:	f7ff fafe 	bl	8002804 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b64      	cmp	r3, #100	@ 0x64
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e2b4      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003216:	4b92      	ldr	r3, [pc, #584]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0x2a8>
 8003222:	e014      	b.n	800324e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003224:	f7ff faee 	bl	8002804 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800322c:	f7ff faea 	bl	8002804 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	@ 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e2a0      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800323e:	4b88      	ldr	r3, [pc, #544]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0x2d0>
 800324a:	e000      	b.n	800324e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d060      	beq.n	800331c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800325a:	69bb      	ldr	r3, [r7, #24]
 800325c:	2b04      	cmp	r3, #4
 800325e:	d005      	beq.n	800326c <HAL_RCC_OscConfig+0x310>
 8003260:	69bb      	ldr	r3, [r7, #24]
 8003262:	2b0c      	cmp	r3, #12
 8003264:	d119      	bne.n	800329a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	2b02      	cmp	r3, #2
 800326a:	d116      	bne.n	800329a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800326c:	4b7c      	ldr	r3, [pc, #496]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003274:	2b00      	cmp	r3, #0
 8003276:	d005      	beq.n	8003284 <HAL_RCC_OscConfig+0x328>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d101      	bne.n	8003284 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e27d      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003284:	4b76      	ldr	r3, [pc, #472]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	061b      	lsls	r3, r3, #24
 8003292:	4973      	ldr	r1, [pc, #460]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003294:	4313      	orrs	r3, r2
 8003296:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003298:	e040      	b.n	800331c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d023      	beq.n	80032ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032a2:	4b6f      	ldr	r3, [pc, #444]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a6e      	ldr	r2, [pc, #440]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ae:	f7ff faa9 	bl	8002804 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032b6:	f7ff faa5 	bl	8002804 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e25b      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032c8:	4b65      	ldr	r3, [pc, #404]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d4:	4b62      	ldr	r3, [pc, #392]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	691b      	ldr	r3, [r3, #16]
 80032e0:	061b      	lsls	r3, r3, #24
 80032e2:	495f      	ldr	r1, [pc, #380]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	604b      	str	r3, [r1, #4]
 80032e8:	e018      	b.n	800331c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ea:	4b5d      	ldr	r3, [pc, #372]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a5c      	ldr	r2, [pc, #368]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80032f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f6:	f7ff fa85 	bl	8002804 <HAL_GetTick>
 80032fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032fc:	e008      	b.n	8003310 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032fe:	f7ff fa81 	bl	8002804 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d901      	bls.n	8003310 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800330c:	2303      	movs	r3, #3
 800330e:	e237      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003310:	4b53      	ldr	r3, [pc, #332]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003318:	2b00      	cmp	r3, #0
 800331a:	d1f0      	bne.n	80032fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	2b00      	cmp	r3, #0
 8003326:	d03c      	beq.n	80033a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01c      	beq.n	800336a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003330:	4b4b      	ldr	r3, [pc, #300]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003336:	4a4a      	ldr	r2, [pc, #296]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003338:	f043 0301 	orr.w	r3, r3, #1
 800333c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003340:	f7ff fa60 	bl	8002804 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003346:	e008      	b.n	800335a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003348:	f7ff fa5c 	bl	8002804 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e212      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800335a:	4b41      	ldr	r3, [pc, #260]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 800335c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003360:	f003 0302 	and.w	r3, r3, #2
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0ef      	beq.n	8003348 <HAL_RCC_OscConfig+0x3ec>
 8003368:	e01b      	b.n	80033a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800336a:	4b3d      	ldr	r3, [pc, #244]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 800336c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003370:	4a3b      	ldr	r2, [pc, #236]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003372:	f023 0301 	bic.w	r3, r3, #1
 8003376:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800337a:	f7ff fa43 	bl	8002804 <HAL_GetTick>
 800337e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003380:	e008      	b.n	8003394 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003382:	f7ff fa3f 	bl	8002804 <HAL_GetTick>
 8003386:	4602      	mov	r2, r0
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	1ad3      	subs	r3, r2, r3
 800338c:	2b02      	cmp	r3, #2
 800338e:	d901      	bls.n	8003394 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003390:	2303      	movs	r3, #3
 8003392:	e1f5      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003394:	4b32      	ldr	r3, [pc, #200]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1ef      	bne.n	8003382 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0304 	and.w	r3, r3, #4
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 80a6 	beq.w	80034fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033b0:	2300      	movs	r3, #0
 80033b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80033b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10d      	bne.n	80033dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c0:	4b27      	ldr	r3, [pc, #156]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80033c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c4:	4a26      	ldr	r2, [pc, #152]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80033c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80033cc:	4b24      	ldr	r3, [pc, #144]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 80033ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d8:	2301      	movs	r3, #1
 80033da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033dc:	4b21      	ldr	r3, [pc, #132]	@ (8003464 <HAL_RCC_OscConfig+0x508>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d118      	bne.n	800341a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003464 <HAL_RCC_OscConfig+0x508>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003464 <HAL_RCC_OscConfig+0x508>)
 80033ee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f4:	f7ff fa06 	bl	8002804 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fc:	f7ff fa02 	bl	8002804 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e1b8      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800340e:	4b15      	ldr	r3, [pc, #84]	@ (8003464 <HAL_RCC_OscConfig+0x508>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d108      	bne.n	8003434 <HAL_RCC_OscConfig+0x4d8>
 8003422:	4b0f      	ldr	r3, [pc, #60]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003424:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003428:	4a0d      	ldr	r2, [pc, #52]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003432:	e029      	b.n	8003488 <HAL_RCC_OscConfig+0x52c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	2b05      	cmp	r3, #5
 800343a:	d115      	bne.n	8003468 <HAL_RCC_OscConfig+0x50c>
 800343c:	4b08      	ldr	r3, [pc, #32]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003442:	4a07      	ldr	r2, [pc, #28]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003444:	f043 0304 	orr.w	r3, r3, #4
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800344c:	4b04      	ldr	r3, [pc, #16]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 800344e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003452:	4a03      	ldr	r2, [pc, #12]	@ (8003460 <HAL_RCC_OscConfig+0x504>)
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800345c:	e014      	b.n	8003488 <HAL_RCC_OscConfig+0x52c>
 800345e:	bf00      	nop
 8003460:	40021000 	.word	0x40021000
 8003464:	40007000 	.word	0x40007000
 8003468:	4b9d      	ldr	r3, [pc, #628]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800346a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800346e:	4a9c      	ldr	r2, [pc, #624]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003470:	f023 0301 	bic.w	r3, r3, #1
 8003474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003478:	4b99      	ldr	r3, [pc, #612]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800347a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800347e:	4a98      	ldr	r2, [pc, #608]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003480:	f023 0304 	bic.w	r3, r3, #4
 8003484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d016      	beq.n	80034be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003490:	f7ff f9b8 	bl	8002804 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003496:	e00a      	b.n	80034ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003498:	f7ff f9b4 	bl	8002804 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e168      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034ae:	4b8c      	ldr	r3, [pc, #560]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034b4:	f003 0302 	and.w	r3, r3, #2
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d0ed      	beq.n	8003498 <HAL_RCC_OscConfig+0x53c>
 80034bc:	e015      	b.n	80034ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034be:	f7ff f9a1 	bl	8002804 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034c4:	e00a      	b.n	80034dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c6:	f7ff f99d 	bl	8002804 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d901      	bls.n	80034dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80034d8:	2303      	movs	r3, #3
 80034da:	e151      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034dc:	4b80      	ldr	r3, [pc, #512]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1ed      	bne.n	80034c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ea:	7ffb      	ldrb	r3, [r7, #31]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d105      	bne.n	80034fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f0:	4b7b      	ldr	r3, [pc, #492]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f4:	4a7a      	ldr	r2, [pc, #488]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80034f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034fa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0320 	and.w	r3, r3, #32
 8003504:	2b00      	cmp	r3, #0
 8003506:	d03c      	beq.n	8003582 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	2b00      	cmp	r3, #0
 800350e:	d01c      	beq.n	800354a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003510:	4b73      	ldr	r3, [pc, #460]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003512:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003516:	4a72      	ldr	r2, [pc, #456]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003518:	f043 0301 	orr.w	r3, r3, #1
 800351c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003520:	f7ff f970 	bl	8002804 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003528:	f7ff f96c 	bl	8002804 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e122      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800353a:	4b69      	ldr	r3, [pc, #420]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800353c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0ef      	beq.n	8003528 <HAL_RCC_OscConfig+0x5cc>
 8003548:	e01b      	b.n	8003582 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800354a:	4b65      	ldr	r3, [pc, #404]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800354c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003550:	4a63      	ldr	r2, [pc, #396]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003552:	f023 0301 	bic.w	r3, r3, #1
 8003556:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800355a:	f7ff f953 	bl	8002804 <HAL_GetTick>
 800355e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003560:	e008      	b.n	8003574 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003562:	f7ff f94f 	bl	8002804 <HAL_GetTick>
 8003566:	4602      	mov	r2, r0
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	1ad3      	subs	r3, r2, r3
 800356c:	2b02      	cmp	r3, #2
 800356e:	d901      	bls.n	8003574 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003570:	2303      	movs	r3, #3
 8003572:	e105      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003574:	4b5a      	ldr	r3, [pc, #360]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003576:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1ef      	bne.n	8003562 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003586:	2b00      	cmp	r3, #0
 8003588:	f000 80f9 	beq.w	800377e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003590:	2b02      	cmp	r3, #2
 8003592:	f040 80cf 	bne.w	8003734 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003596:	4b52      	ldr	r3, [pc, #328]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f003 0203 	and.w	r2, r3, #3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d12c      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b4:	3b01      	subs	r3, #1
 80035b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d123      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d11b      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035d8:	429a      	cmp	r2, r3
 80035da:	d113      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035e6:	085b      	lsrs	r3, r3, #1
 80035e8:	3b01      	subs	r3, #1
 80035ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d109      	bne.n	8003604 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fa:	085b      	lsrs	r3, r3, #1
 80035fc:	3b01      	subs	r3, #1
 80035fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003600:	429a      	cmp	r2, r3
 8003602:	d071      	beq.n	80036e8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003604:	69bb      	ldr	r3, [r7, #24]
 8003606:	2b0c      	cmp	r3, #12
 8003608:	d068      	beq.n	80036dc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800360a:	4b35      	ldr	r3, [pc, #212]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003616:	4b32      	ldr	r3, [pc, #200]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d001      	beq.n	8003626 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e0ac      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003626:	4b2e      	ldr	r3, [pc, #184]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a2d      	ldr	r2, [pc, #180]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800362c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003630:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003632:	f7ff f8e7 	bl	8002804 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363a:	f7ff f8e3 	bl	8002804 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e099      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800364c:	4b24      	ldr	r3, [pc, #144]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f0      	bne.n	800363a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003658:	4b21      	ldr	r3, [pc, #132]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800365a:	68da      	ldr	r2, [r3, #12]
 800365c:	4b21      	ldr	r3, [pc, #132]	@ (80036e4 <HAL_RCC_OscConfig+0x788>)
 800365e:	4013      	ands	r3, r2
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003668:	3a01      	subs	r2, #1
 800366a:	0112      	lsls	r2, r2, #4
 800366c:	4311      	orrs	r1, r2
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003672:	0212      	lsls	r2, r2, #8
 8003674:	4311      	orrs	r1, r2
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800367a:	0852      	lsrs	r2, r2, #1
 800367c:	3a01      	subs	r2, #1
 800367e:	0552      	lsls	r2, r2, #21
 8003680:	4311      	orrs	r1, r2
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003686:	0852      	lsrs	r2, r2, #1
 8003688:	3a01      	subs	r2, #1
 800368a:	0652      	lsls	r2, r2, #25
 800368c:	4311      	orrs	r1, r2
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003692:	06d2      	lsls	r2, r2, #27
 8003694:	430a      	orrs	r2, r1
 8003696:	4912      	ldr	r1, [pc, #72]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 8003698:	4313      	orrs	r3, r2
 800369a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800369c:	4b10      	ldr	r3, [pc, #64]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a0f      	ldr	r2, [pc, #60]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036a8:	4b0d      	ldr	r3, [pc, #52]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	4a0c      	ldr	r2, [pc, #48]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036b4:	f7ff f8a6 	bl	8002804 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ba:	e008      	b.n	80036ce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036bc:	f7ff f8a2 	bl	8002804 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d901      	bls.n	80036ce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e058      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ce:	4b04      	ldr	r3, [pc, #16]	@ (80036e0 <HAL_RCC_OscConfig+0x784>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80036da:	e050      	b.n	800377e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e04f      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
 80036e0:	40021000 	.word	0x40021000
 80036e4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036e8:	4b27      	ldr	r3, [pc, #156]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d144      	bne.n	800377e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80036f4:	4b24      	ldr	r3, [pc, #144]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a23      	ldr	r2, [pc, #140]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 80036fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003700:	4b21      	ldr	r3, [pc, #132]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4a20      	ldr	r2, [pc, #128]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 8003706:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800370a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800370c:	f7ff f87a 	bl	8002804 <HAL_GetTick>
 8003710:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003712:	e008      	b.n	8003726 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003714:	f7ff f876 	bl	8002804 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d901      	bls.n	8003726 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e02c      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003726:	4b18      	ldr	r3, [pc, #96]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0f0      	beq.n	8003714 <HAL_RCC_OscConfig+0x7b8>
 8003732:	e024      	b.n	800377e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003734:	69bb      	ldr	r3, [r7, #24]
 8003736:	2b0c      	cmp	r3, #12
 8003738:	d01f      	beq.n	800377a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b13      	ldr	r3, [pc, #76]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a12      	ldr	r2, [pc, #72]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 8003740:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003744:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003746:	f7ff f85d 	bl	8002804 <HAL_GetTick>
 800374a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374c:	e008      	b.n	8003760 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800374e:	f7ff f859 	bl	8002804 <HAL_GetTick>
 8003752:	4602      	mov	r2, r0
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	2b02      	cmp	r3, #2
 800375a:	d901      	bls.n	8003760 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800375c:	2303      	movs	r3, #3
 800375e:	e00f      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003760:	4b09      	ldr	r3, [pc, #36]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003768:	2b00      	cmp	r3, #0
 800376a:	d1f0      	bne.n	800374e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800376c:	4b06      	ldr	r3, [pc, #24]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 800376e:	68da      	ldr	r2, [r3, #12]
 8003770:	4905      	ldr	r1, [pc, #20]	@ (8003788 <HAL_RCC_OscConfig+0x82c>)
 8003772:	4b06      	ldr	r3, [pc, #24]	@ (800378c <HAL_RCC_OscConfig+0x830>)
 8003774:	4013      	ands	r3, r2
 8003776:	60cb      	str	r3, [r1, #12]
 8003778:	e001      	b.n	800377e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e000      	b.n	8003780 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3720      	adds	r7, #32
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40021000 	.word	0x40021000
 800378c:	feeefffc 	.word	0xfeeefffc

08003790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800379a:	2300      	movs	r3, #0
 800379c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d101      	bne.n	80037a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e11d      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037a8:	4b90      	ldr	r3, [pc, #576]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 030f 	and.w	r3, r3, #15
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d910      	bls.n	80037d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037b6:	4b8d      	ldr	r3, [pc, #564]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f023 020f 	bic.w	r2, r3, #15
 80037be:	498b      	ldr	r1, [pc, #556]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c6:	4b89      	ldr	r3, [pc, #548]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 030f 	and.w	r3, r3, #15
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d001      	beq.n	80037d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e105      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0302 	and.w	r3, r3, #2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d010      	beq.n	8003806 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689a      	ldr	r2, [r3, #8]
 80037e8:	4b81      	ldr	r3, [pc, #516]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d908      	bls.n	8003806 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037f4:	4b7e      	ldr	r3, [pc, #504]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	497b      	ldr	r1, [pc, #492]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003802:	4313      	orrs	r3, r2
 8003804:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0301 	and.w	r3, r3, #1
 800380e:	2b00      	cmp	r3, #0
 8003810:	d079      	beq.n	8003906 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b03      	cmp	r3, #3
 8003818:	d11e      	bne.n	8003858 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800381a:	4b75      	ldr	r3, [pc, #468]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e0dc      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800382a:	f000 fa09 	bl	8003c40 <RCC_GetSysClockFreqFromPLLSource>
 800382e:	4603      	mov	r3, r0
 8003830:	4a70      	ldr	r2, [pc, #448]	@ (80039f4 <HAL_RCC_ClockConfig+0x264>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d946      	bls.n	80038c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003836:	4b6e      	ldr	r3, [pc, #440]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d140      	bne.n	80038c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003842:	4b6b      	ldr	r3, [pc, #428]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800384a:	4a69      	ldr	r2, [pc, #420]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 800384c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003850:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003852:	2380      	movs	r3, #128	@ 0x80
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	e035      	b.n	80038c4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	2b02      	cmp	r3, #2
 800385e:	d107      	bne.n	8003870 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003860:	4b63      	ldr	r3, [pc, #396]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d115      	bne.n	8003898 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0b9      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d107      	bne.n	8003888 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003878:	4b5d      	ldr	r3, [pc, #372]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d109      	bne.n	8003898 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e0ad      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003888:	4b59      	ldr	r3, [pc, #356]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0a5      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003898:	f000 f8b4 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 800389c:	4603      	mov	r3, r0
 800389e:	4a55      	ldr	r2, [pc, #340]	@ (80039f4 <HAL_RCC_ClockConfig+0x264>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d90f      	bls.n	80038c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80038a4:	4b52      	ldr	r3, [pc, #328]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d109      	bne.n	80038c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038b0:	4b4f      	ldr	r3, [pc, #316]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80038b8:	4a4d      	ldr	r2, [pc, #308]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80038ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038be:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80038c0:	2380      	movs	r3, #128	@ 0x80
 80038c2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80038c4:	4b4a      	ldr	r3, [pc, #296]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	f023 0203 	bic.w	r2, r3, #3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	4947      	ldr	r1, [pc, #284]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038d6:	f7fe ff95 	bl	8002804 <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038dc:	e00a      	b.n	80038f4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038de:	f7fe ff91 	bl	8002804 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e077      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f4:	4b3e      	ldr	r3, [pc, #248]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	f003 020c 	and.w	r2, r3, #12
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	009b      	lsls	r3, r3, #2
 8003902:	429a      	cmp	r2, r3
 8003904:	d1eb      	bne.n	80038de <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2b80      	cmp	r3, #128	@ 0x80
 800390a:	d105      	bne.n	8003918 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800390c:	4b38      	ldr	r3, [pc, #224]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4a37      	ldr	r2, [pc, #220]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003912:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003916:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d010      	beq.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	689a      	ldr	r2, [r3, #8]
 8003928:	4b31      	ldr	r3, [pc, #196]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003930:	429a      	cmp	r2, r3
 8003932:	d208      	bcs.n	8003946 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003934:	4b2e      	ldr	r3, [pc, #184]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	492b      	ldr	r1, [pc, #172]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003942:	4313      	orrs	r3, r2
 8003944:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003946:	4b29      	ldr	r3, [pc, #164]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	429a      	cmp	r2, r3
 8003952:	d210      	bcs.n	8003976 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003954:	4b25      	ldr	r3, [pc, #148]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f023 020f 	bic.w	r2, r3, #15
 800395c:	4923      	ldr	r1, [pc, #140]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	4313      	orrs	r3, r2
 8003962:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003964:	4b21      	ldr	r3, [pc, #132]	@ (80039ec <HAL_RCC_ClockConfig+0x25c>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 030f 	and.w	r3, r3, #15
 800396c:	683a      	ldr	r2, [r7, #0]
 800396e:	429a      	cmp	r2, r3
 8003970:	d001      	beq.n	8003976 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e036      	b.n	80039e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0304 	and.w	r3, r3, #4
 800397e:	2b00      	cmp	r3, #0
 8003980:	d008      	beq.n	8003994 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003982:	4b1b      	ldr	r3, [pc, #108]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	4918      	ldr	r1, [pc, #96]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 8003990:	4313      	orrs	r3, r2
 8003992:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 0308 	and.w	r3, r3, #8
 800399c:	2b00      	cmp	r3, #0
 800399e:	d009      	beq.n	80039b4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039a0:	4b13      	ldr	r3, [pc, #76]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	00db      	lsls	r3, r3, #3
 80039ae:	4910      	ldr	r1, [pc, #64]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80039b0:	4313      	orrs	r3, r2
 80039b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039b4:	f000 f826 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 80039b8:	4602      	mov	r2, r0
 80039ba:	4b0d      	ldr	r3, [pc, #52]	@ (80039f0 <HAL_RCC_ClockConfig+0x260>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	091b      	lsrs	r3, r3, #4
 80039c0:	f003 030f 	and.w	r3, r3, #15
 80039c4:	490c      	ldr	r1, [pc, #48]	@ (80039f8 <HAL_RCC_ClockConfig+0x268>)
 80039c6:	5ccb      	ldrb	r3, [r1, r3]
 80039c8:	f003 031f 	and.w	r3, r3, #31
 80039cc:	fa22 f303 	lsr.w	r3, r2, r3
 80039d0:	4a0a      	ldr	r2, [pc, #40]	@ (80039fc <HAL_RCC_ClockConfig+0x26c>)
 80039d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039d4:	4b0a      	ldr	r3, [pc, #40]	@ (8003a00 <HAL_RCC_ClockConfig+0x270>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe fec3 	bl	8002764 <HAL_InitTick>
 80039de:	4603      	mov	r3, r0
 80039e0:	73fb      	strb	r3, [r7, #15]

  return status;
 80039e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40022000 	.word	0x40022000
 80039f0:	40021000 	.word	0x40021000
 80039f4:	04c4b400 	.word	0x04c4b400
 80039f8:	08006ba0 	.word	0x08006ba0
 80039fc:	20040000 	.word	0x20040000
 8003a00:	20040004 	.word	0x20040004

08003a04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b089      	sub	sp, #36	@ 0x24
 8003a08:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61fb      	str	r3, [r7, #28]
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a12:	4b3e      	ldr	r3, [pc, #248]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	f003 030c 	and.w	r3, r3, #12
 8003a1a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a1c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	f003 0303 	and.w	r3, r3, #3
 8003a24:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCC_GetSysClockFreq+0x34>
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	2b0c      	cmp	r3, #12
 8003a30:	d121      	bne.n	8003a76 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d11e      	bne.n	8003a76 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a38:	4b34      	ldr	r3, [pc, #208]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0308 	and.w	r3, r3, #8
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d107      	bne.n	8003a54 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a44:	4b31      	ldr	r3, [pc, #196]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4a:	0a1b      	lsrs	r3, r3, #8
 8003a4c:	f003 030f 	and.w	r3, r3, #15
 8003a50:	61fb      	str	r3, [r7, #28]
 8003a52:	e005      	b.n	8003a60 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a54:	4b2d      	ldr	r3, [pc, #180]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	091b      	lsrs	r3, r3, #4
 8003a5a:	f003 030f 	and.w	r3, r3, #15
 8003a5e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a60:	4a2b      	ldr	r2, [pc, #172]	@ (8003b10 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a68:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d10d      	bne.n	8003a8c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a74:	e00a      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	2b04      	cmp	r3, #4
 8003a7a:	d102      	bne.n	8003a82 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a7c:	4b25      	ldr	r3, [pc, #148]	@ (8003b14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003a7e:	61bb      	str	r3, [r7, #24]
 8003a80:	e004      	b.n	8003a8c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	2b08      	cmp	r3, #8
 8003a86:	d101      	bne.n	8003a8c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a88:	4b23      	ldr	r3, [pc, #140]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a8a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	2b0c      	cmp	r3, #12
 8003a90:	d134      	bne.n	8003afc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a92:	4b1e      	ldr	r3, [pc, #120]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a94:	68db      	ldr	r3, [r3, #12]
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d003      	beq.n	8003aaa <HAL_RCC_GetSysClockFreq+0xa6>
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	2b03      	cmp	r3, #3
 8003aa6:	d003      	beq.n	8003ab0 <HAL_RCC_GetSysClockFreq+0xac>
 8003aa8:	e005      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003aaa:	4b1a      	ldr	r3, [pc, #104]	@ (8003b14 <HAL_RCC_GetSysClockFreq+0x110>)
 8003aac:	617b      	str	r3, [r7, #20]
      break;
 8003aae:	e005      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ab0:	4b19      	ldr	r3, [pc, #100]	@ (8003b18 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ab2:	617b      	str	r3, [r7, #20]
      break;
 8003ab4:	e002      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	617b      	str	r3, [r7, #20]
      break;
 8003aba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003abc:	4b13      	ldr	r3, [pc, #76]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	091b      	lsrs	r3, r3, #4
 8003ac2:	f003 030f 	and.w	r3, r3, #15
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003aca:	4b10      	ldr	r3, [pc, #64]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	0a1b      	lsrs	r3, r3, #8
 8003ad0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ad4:	697a      	ldr	r2, [r7, #20]
 8003ad6:	fb03 f202 	mul.w	r2, r3, r2
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ae0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8003b0c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ae4:	68db      	ldr	r3, [r3, #12]
 8003ae6:	0e5b      	lsrs	r3, r3, #25
 8003ae8:	f003 0303 	and.w	r3, r3, #3
 8003aec:	3301      	adds	r3, #1
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003afc:	69bb      	ldr	r3, [r7, #24]
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3724      	adds	r7, #36	@ 0x24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr
 8003b0a:	bf00      	nop
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	08006bb8 	.word	0x08006bb8
 8003b14:	00f42400 	.word	0x00f42400
 8003b18:	007a1200 	.word	0x007a1200

08003b1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b20:	4b03      	ldr	r3, [pc, #12]	@ (8003b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b22:	681b      	ldr	r3, [r3, #0]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	20040000 	.word	0x20040000

08003b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b38:	f7ff fff0 	bl	8003b1c <HAL_RCC_GetHCLKFreq>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	4b06      	ldr	r3, [pc, #24]	@ (8003b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	0a1b      	lsrs	r3, r3, #8
 8003b44:	f003 0307 	and.w	r3, r3, #7
 8003b48:	4904      	ldr	r1, [pc, #16]	@ (8003b5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b4a:	5ccb      	ldrb	r3, [r1, r3]
 8003b4c:	f003 031f 	and.w	r3, r3, #31
 8003b50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	40021000 	.word	0x40021000
 8003b5c:	08006bb0 	.word	0x08006bb0

08003b60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b64:	f7ff ffda 	bl	8003b1c <HAL_RCC_GetHCLKFreq>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	4b06      	ldr	r3, [pc, #24]	@ (8003b84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	0adb      	lsrs	r3, r3, #11
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	4904      	ldr	r1, [pc, #16]	@ (8003b88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b76:	5ccb      	ldrb	r3, [r1, r3]
 8003b78:	f003 031f 	and.w	r3, r3, #31
 8003b7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	40021000 	.word	0x40021000
 8003b88:	08006bb0 	.word	0x08006bb0

08003b8c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003b94:	2300      	movs	r3, #0
 8003b96:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003b98:	4b27      	ldr	r3, [pc, #156]	@ (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003ba4:	f7ff f906 	bl	8002db4 <HAL_PWREx_GetVoltageRange>
 8003ba8:	6178      	str	r0, [r7, #20]
 8003baa:	e014      	b.n	8003bd6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003bac:	4b22      	ldr	r3, [pc, #136]	@ (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bb0:	4a21      	ldr	r2, [pc, #132]	@ (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003bc4:	f7ff f8f6 	bl	8002db4 <HAL_PWREx_GetVoltageRange>
 8003bc8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003bca:	4b1b      	ldr	r3, [pc, #108]	@ (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bce:	4a1a      	ldr	r2, [pc, #104]	@ (8003c38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003bd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bd4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003bdc:	d10b      	bne.n	8003bf6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2b80      	cmp	r3, #128	@ 0x80
 8003be2:	d913      	bls.n	8003c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2ba0      	cmp	r3, #160	@ 0xa0
 8003be8:	d902      	bls.n	8003bf0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003bea:	2302      	movs	r3, #2
 8003bec:	613b      	str	r3, [r7, #16]
 8003bee:	e00d      	b.n	8003c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	613b      	str	r3, [r7, #16]
 8003bf4:	e00a      	b.n	8003c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2b7f      	cmp	r3, #127	@ 0x7f
 8003bfa:	d902      	bls.n	8003c02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	e004      	b.n	8003c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2b70      	cmp	r3, #112	@ 0x70
 8003c06:	d101      	bne.n	8003c0c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c08:	2301      	movs	r3, #1
 8003c0a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003c0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f023 020f 	bic.w	r2, r3, #15
 8003c14:	4909      	ldr	r1, [pc, #36]	@ (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003c1c:	4b07      	ldr	r3, [pc, #28]	@ (8003c3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f003 030f 	and.w	r3, r3, #15
 8003c24:	693a      	ldr	r2, [r7, #16]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d001      	beq.n	8003c2e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e000      	b.n	8003c30 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3718      	adds	r7, #24
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40021000 	.word	0x40021000
 8003c3c:	40022000 	.word	0x40022000

08003c40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b087      	sub	sp, #28
 8003c44:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c46:	4b2d      	ldr	r3, [pc, #180]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b03      	cmp	r3, #3
 8003c54:	d00b      	beq.n	8003c6e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b03      	cmp	r3, #3
 8003c5a:	d825      	bhi.n	8003ca8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d008      	beq.n	8003c74 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2b02      	cmp	r3, #2
 8003c66:	d11f      	bne.n	8003ca8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003c68:	4b25      	ldr	r3, [pc, #148]	@ (8003d00 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003c6a:	613b      	str	r3, [r7, #16]
    break;
 8003c6c:	e01f      	b.n	8003cae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003c6e:	4b25      	ldr	r3, [pc, #148]	@ (8003d04 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003c70:	613b      	str	r3, [r7, #16]
    break;
 8003c72:	e01c      	b.n	8003cae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003c74:	4b21      	ldr	r3, [pc, #132]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 0308 	and.w	r3, r3, #8
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d107      	bne.n	8003c90 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003c80:	4b1e      	ldr	r3, [pc, #120]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c86:	0a1b      	lsrs	r3, r3, #8
 8003c88:	f003 030f 	and.w	r3, r3, #15
 8003c8c:	617b      	str	r3, [r7, #20]
 8003c8e:	e005      	b.n	8003c9c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003c90:	4b1a      	ldr	r3, [pc, #104]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	091b      	lsrs	r3, r3, #4
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003c9c:	4a1a      	ldr	r2, [pc, #104]	@ (8003d08 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca4:	613b      	str	r3, [r7, #16]
    break;
 8003ca6:	e002      	b.n	8003cae <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	613b      	str	r3, [r7, #16]
    break;
 8003cac:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003cae:	4b13      	ldr	r3, [pc, #76]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	091b      	lsrs	r3, r3, #4
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	3301      	adds	r3, #1
 8003cba:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	0a1b      	lsrs	r3, r3, #8
 8003cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	fb03 f202 	mul.w	r2, r3, r2
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cd4:	4b09      	ldr	r3, [pc, #36]	@ (8003cfc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	0e5b      	lsrs	r3, r3, #25
 8003cda:	f003 0303 	and.w	r3, r3, #3
 8003cde:	3301      	adds	r3, #1
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cec:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003cee:	683b      	ldr	r3, [r7, #0]
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	371c      	adds	r7, #28
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr
 8003cfc:	40021000 	.word	0x40021000
 8003d00:	00f42400 	.word	0x00f42400
 8003d04:	007a1200 	.word	0x007a1200
 8003d08:	08006bb8 	.word	0x08006bb8

08003d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d14:	2300      	movs	r3, #0
 8003d16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d18:	2300      	movs	r3, #0
 8003d1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d040      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d2c:	2b80      	cmp	r3, #128	@ 0x80
 8003d2e:	d02a      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d30:	2b80      	cmp	r3, #128	@ 0x80
 8003d32:	d825      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d34:	2b60      	cmp	r3, #96	@ 0x60
 8003d36:	d026      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003d38:	2b60      	cmp	r3, #96	@ 0x60
 8003d3a:	d821      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d3c:	2b40      	cmp	r3, #64	@ 0x40
 8003d3e:	d006      	beq.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003d40:	2b40      	cmp	r3, #64	@ 0x40
 8003d42:	d81d      	bhi.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d009      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003d48:	2b20      	cmp	r3, #32
 8003d4a:	d010      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003d4c:	e018      	b.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d4e:	4b89      	ldr	r3, [pc, #548]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	4a88      	ldr	r2, [pc, #544]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d58:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d5a:	e015      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	2100      	movs	r1, #0
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 fb02 	bl	800436c <RCCEx_PLLSAI1_Config>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d6c:	e00c      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3320      	adds	r3, #32
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f000 fbed 	bl	8004554 <RCCEx_PLLSAI2_Config>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d7e:	e003      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	74fb      	strb	r3, [r7, #19]
      break;
 8003d84:	e000      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003d86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d88:	7cfb      	ldrb	r3, [r7, #19]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d8e:	4b79      	ldr	r3, [pc, #484]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d90:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d94:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d9c:	4975      	ldr	r1, [pc, #468]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003da4:	e001      	b.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da6:	7cfb      	ldrb	r3, [r7, #19]
 8003da8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d047      	beq.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dbe:	d030      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dc4:	d82a      	bhi.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dca:	d02a      	beq.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003dcc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dd0:	d824      	bhi.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dd2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dd6:	d008      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003dd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ddc:	d81e      	bhi.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00a      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003de6:	d010      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003de8:	e018      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dea:	4b62      	ldr	r3, [pc, #392]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	4a61      	ldr	r2, [pc, #388]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003df6:	e015      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3304      	adds	r3, #4
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fab4 	bl	800436c <RCCEx_PLLSAI1_Config>
 8003e04:	4603      	mov	r3, r0
 8003e06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e08:	e00c      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3320      	adds	r3, #32
 8003e0e:	2100      	movs	r1, #0
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 fb9f 	bl	8004554 <RCCEx_PLLSAI2_Config>
 8003e16:	4603      	mov	r3, r0
 8003e18:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e1a:	e003      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	74fb      	strb	r3, [r7, #19]
      break;
 8003e20:	e000      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003e22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e24:	7cfb      	ldrb	r3, [r7, #19]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10b      	bne.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e2a:	4b52      	ldr	r3, [pc, #328]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003e30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e38:	494e      	ldr	r1, [pc, #312]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003e40:	e001      	b.n	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e42:	7cfb      	ldrb	r3, [r7, #19]
 8003e44:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 809f 	beq.w	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e54:	2300      	movs	r3, #0
 8003e56:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e58:	4b46      	ldr	r3, [pc, #280]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00d      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e6e:	4b41      	ldr	r3, [pc, #260]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	4a40      	ldr	r2, [pc, #256]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e78:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e86:	2301      	movs	r3, #1
 8003e88:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4a3a      	ldr	r2, [pc, #232]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003e90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e96:	f7fe fcb5 	bl	8002804 <HAL_GetTick>
 8003e9a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e9c:	e009      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e9e:	f7fe fcb1 	bl	8002804 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d902      	bls.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	74fb      	strb	r3, [r7, #19]
        break;
 8003eb0:	e005      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003eb2:	4b31      	ldr	r3, [pc, #196]	@ (8003f78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0ef      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003ebe:	7cfb      	ldrb	r3, [r7, #19]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d15b      	bne.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ece:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d01f      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003edc:	697a      	ldr	r2, [r7, #20]
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d019      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ee2:	4b24      	ldr	r3, [pc, #144]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ee4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003eec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003eee:	4b21      	ldr	r3, [pc, #132]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef4:	4a1f      	ldr	r2, [pc, #124]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ef6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003efa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003efe:	4b1d      	ldr	r3, [pc, #116]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f04:	4a1b      	ldr	r2, [pc, #108]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f0a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003f0e:	4a19      	ldr	r2, [pc, #100]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d016      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f20:	f7fe fc70 	bl	8002804 <HAL_GetTick>
 8003f24:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f26:	e00b      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f28:	f7fe fc6c 	bl	8002804 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d902      	bls.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	74fb      	strb	r3, [r7, #19]
            break;
 8003f3e:	e006      	b.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f40:	4b0c      	ldr	r3, [pc, #48]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0ec      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003f4e:	7cfb      	ldrb	r3, [r7, #19]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10c      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f54:	4b07      	ldr	r3, [pc, #28]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f64:	4903      	ldr	r1, [pc, #12]	@ (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003f6c:	e008      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f6e:	7cfb      	ldrb	r3, [r7, #19]
 8003f70:	74bb      	strb	r3, [r7, #18]
 8003f72:	e005      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003f74:	40021000 	.word	0x40021000
 8003f78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7c:	7cfb      	ldrb	r3, [r7, #19]
 8003f7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f80:	7c7b      	ldrb	r3, [r7, #17]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d105      	bne.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f86:	4ba0      	ldr	r3, [pc, #640]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f8a:	4a9f      	ldr	r2, [pc, #636]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003f8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f90:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00a      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f9e:	4b9a      	ldr	r3, [pc, #616]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fa4:	f023 0203 	bic.w	r2, r3, #3
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fac:	4996      	ldr	r1, [pc, #600]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00a      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fc0:	4b91      	ldr	r3, [pc, #580]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fc6:	f023 020c 	bic.w	r2, r3, #12
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fce:	498e      	ldr	r1, [pc, #568]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0304 	and.w	r3, r3, #4
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fe2:	4b89      	ldr	r3, [pc, #548]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff0:	4985      	ldr	r1, [pc, #532]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0308 	and.w	r3, r3, #8
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00a      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004004:	4b80      	ldr	r3, [pc, #512]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004006:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800400a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004012:	497d      	ldr	r1, [pc, #500]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004014:	4313      	orrs	r3, r2
 8004016:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0310 	and.w	r3, r3, #16
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00a      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004026:	4b78      	ldr	r3, [pc, #480]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004034:	4974      	ldr	r1, [pc, #464]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004036:	4313      	orrs	r3, r2
 8004038:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b00      	cmp	r3, #0
 8004046:	d00a      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004048:	4b6f      	ldr	r3, [pc, #444]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800404a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004056:	496c      	ldr	r1, [pc, #432]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004058:	4313      	orrs	r3, r2
 800405a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004066:	2b00      	cmp	r3, #0
 8004068:	d00a      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800406a:	4b67      	ldr	r3, [pc, #412]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800406c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004070:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004078:	4963      	ldr	r1, [pc, #396]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800407a:	4313      	orrs	r3, r2
 800407c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800408c:	4b5e      	ldr	r3, [pc, #376]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004092:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800409a:	495b      	ldr	r1, [pc, #364]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00a      	beq.n	80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80040ae:	4b56      	ldr	r3, [pc, #344]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040bc:	4952      	ldr	r1, [pc, #328]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040be:	4313      	orrs	r3, r2
 80040c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00a      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040d0:	4b4d      	ldr	r3, [pc, #308]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040de:	494a      	ldr	r1, [pc, #296]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040f2:	4b45      	ldr	r3, [pc, #276]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004100:	4941      	ldr	r1, [pc, #260]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00a      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004114:	4b3c      	ldr	r3, [pc, #240]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004116:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800411a:	f023 0203 	bic.w	r2, r3, #3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004122:	4939      	ldr	r1, [pc, #228]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004124:	4313      	orrs	r3, r2
 8004126:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d028      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004136:	4b34      	ldr	r3, [pc, #208]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004138:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004144:	4930      	ldr	r1, [pc, #192]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004146:	4313      	orrs	r3, r2
 8004148:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004150:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004154:	d106      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004156:	4b2c      	ldr	r3, [pc, #176]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	4a2b      	ldr	r2, [pc, #172]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800415c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004160:	60d3      	str	r3, [r2, #12]
 8004162:	e011      	b.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004168:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800416c:	d10c      	bne.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3304      	adds	r3, #4
 8004172:	2101      	movs	r1, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f000 f8f9 	bl	800436c <RCCEx_PLLSAI1_Config>
 800417a:	4603      	mov	r3, r0
 800417c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800417e:	7cfb      	ldrb	r3, [r7, #19]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d001      	beq.n	8004188 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004184:	7cfb      	ldrb	r3, [r7, #19]
 8004186:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004190:	2b00      	cmp	r3, #0
 8004192:	d04d      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004198:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800419c:	d108      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800419e:	4b1a      	ldr	r3, [pc, #104]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041a4:	4a18      	ldr	r2, [pc, #96]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80041aa:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80041ae:	e012      	b.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80041b0:	4b15      	ldr	r3, [pc, #84]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041b6:	4a14      	ldr	r2, [pc, #80]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041bc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80041c0:	4b11      	ldr	r3, [pc, #68]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041ce:	490e      	ldr	r1, [pc, #56]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80041de:	d106      	bne.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041e0:	4b09      	ldr	r3, [pc, #36]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	4a08      	ldr	r2, [pc, #32]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041ea:	60d3      	str	r3, [r2, #12]
 80041ec:	e020      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041f6:	d109      	bne.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80041f8:	4b03      	ldr	r3, [pc, #12]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	4a02      	ldr	r2, [pc, #8]	@ (8004208 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004202:	60d3      	str	r3, [r2, #12]
 8004204:	e014      	b.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004206:	bf00      	nop
 8004208:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004210:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004214:	d10c      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3304      	adds	r3, #4
 800421a:	2101      	movs	r1, #1
 800421c:	4618      	mov	r0, r3
 800421e:	f000 f8a5 	bl	800436c <RCCEx_PLLSAI1_Config>
 8004222:	4603      	mov	r3, r0
 8004224:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004226:	7cfb      	ldrb	r3, [r7, #19]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800422c:	7cfb      	ldrb	r3, [r7, #19]
 800422e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d028      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800423c:	4b4a      	ldr	r3, [pc, #296]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800423e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004242:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800424a:	4947      	ldr	r1, [pc, #284]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800424c:	4313      	orrs	r3, r2
 800424e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004256:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800425a:	d106      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800425c:	4b42      	ldr	r3, [pc, #264]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800425e:	68db      	ldr	r3, [r3, #12]
 8004260:	4a41      	ldr	r2, [pc, #260]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004262:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004266:	60d3      	str	r3, [r2, #12]
 8004268:	e011      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800426e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004272:	d10c      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3304      	adds	r3, #4
 8004278:	2101      	movs	r1, #1
 800427a:	4618      	mov	r0, r3
 800427c:	f000 f876 	bl	800436c <RCCEx_PLLSAI1_Config>
 8004280:	4603      	mov	r3, r0
 8004282:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004284:	7cfb      	ldrb	r3, [r7, #19]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d001      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800428a:	7cfb      	ldrb	r3, [r7, #19]
 800428c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d01e      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800429a:	4b33      	ldr	r3, [pc, #204]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800429c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a0:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042aa:	492f      	ldr	r1, [pc, #188]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042bc:	d10c      	bne.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	3304      	adds	r3, #4
 80042c2:	2102      	movs	r1, #2
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 f851 	bl	800436c <RCCEx_PLLSAI1_Config>
 80042ca:	4603      	mov	r3, r0
 80042cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042ce:	7cfb      	ldrb	r3, [r7, #19]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80042d4:	7cfb      	ldrb	r3, [r7, #19]
 80042d6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d00b      	beq.n	80042fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042e4:	4b20      	ldr	r3, [pc, #128]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ea:	f023 0204 	bic.w	r2, r3, #4
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042f4:	491c      	ldr	r1, [pc, #112]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f6:	4313      	orrs	r3, r2
 80042f8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d00b      	beq.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004308:	4b17      	ldr	r3, [pc, #92]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800430a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800430e:	f023 0218 	bic.w	r2, r3, #24
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004318:	4913      	ldr	r1, [pc, #76]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800431a:	4313      	orrs	r3, r2
 800431c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004328:	2b00      	cmp	r3, #0
 800432a:	d017      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800432c:	4b0e      	ldr	r3, [pc, #56]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800432e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004332:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800433c:	490a      	ldr	r1, [pc, #40]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800433e:	4313      	orrs	r3, r2
 8004340:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800434a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800434e:	d105      	bne.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004350:	4b05      	ldr	r3, [pc, #20]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	4a04      	ldr	r2, [pc, #16]	@ (8004368 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004356:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800435a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800435c:	7cbb      	ldrb	r3, [r7, #18]
}
 800435e:	4618      	mov	r0, r3
 8004360:	3718      	adds	r7, #24
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	40021000 	.word	0x40021000

0800436c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b084      	sub	sp, #16
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004376:	2300      	movs	r3, #0
 8004378:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800437a:	4b72      	ldr	r3, [pc, #456]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f003 0303 	and.w	r3, r3, #3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00e      	beq.n	80043a4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004386:	4b6f      	ldr	r3, [pc, #444]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	f003 0203 	and.w	r2, r3, #3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	429a      	cmp	r2, r3
 8004394:	d103      	bne.n	800439e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
       ||
 800439a:	2b00      	cmp	r3, #0
 800439c:	d142      	bne.n	8004424 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	73fb      	strb	r3, [r7, #15]
 80043a2:	e03f      	b.n	8004424 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b03      	cmp	r3, #3
 80043aa:	d018      	beq.n	80043de <RCCEx_PLLSAI1_Config+0x72>
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d825      	bhi.n	80043fc <RCCEx_PLLSAI1_Config+0x90>
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d002      	beq.n	80043ba <RCCEx_PLLSAI1_Config+0x4e>
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d009      	beq.n	80043cc <RCCEx_PLLSAI1_Config+0x60>
 80043b8:	e020      	b.n	80043fc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043ba:	4b62      	ldr	r3, [pc, #392]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d11d      	bne.n	8004402 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043ca:	e01a      	b.n	8004402 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043cc:	4b5d      	ldr	r3, [pc, #372]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d116      	bne.n	8004406 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80043d8:	2301      	movs	r3, #1
 80043da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043dc:	e013      	b.n	8004406 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043de:	4b59      	ldr	r3, [pc, #356]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10f      	bne.n	800440a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80043ea:	4b56      	ldr	r3, [pc, #344]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d109      	bne.n	800440a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80043fa:	e006      	b.n	800440a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004400:	e004      	b.n	800440c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004402:	bf00      	nop
 8004404:	e002      	b.n	800440c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004406:	bf00      	nop
 8004408:	e000      	b.n	800440c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800440a:	bf00      	nop
    }

    if(status == HAL_OK)
 800440c:	7bfb      	ldrb	r3, [r7, #15]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d108      	bne.n	8004424 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004412:	4b4c      	ldr	r3, [pc, #304]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f023 0203 	bic.w	r2, r3, #3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4949      	ldr	r1, [pc, #292]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004420:	4313      	orrs	r3, r2
 8004422:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	2b00      	cmp	r3, #0
 8004428:	f040 8086 	bne.w	8004538 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800442c:	4b45      	ldr	r3, [pc, #276]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a44      	ldr	r2, [pc, #272]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004432:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004438:	f7fe f9e4 	bl	8002804 <HAL_GetTick>
 800443c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800443e:	e009      	b.n	8004454 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004440:	f7fe f9e0 	bl	8002804 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d902      	bls.n	8004454 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	73fb      	strb	r3, [r7, #15]
        break;
 8004452:	e005      	b.n	8004460 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004454:	4b3b      	ldr	r3, [pc, #236]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1ef      	bne.n	8004440 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004460:	7bfb      	ldrb	r3, [r7, #15]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d168      	bne.n	8004538 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d113      	bne.n	8004494 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800446c:	4b35      	ldr	r3, [pc, #212]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800446e:	691a      	ldr	r2, [r3, #16]
 8004470:	4b35      	ldr	r3, [pc, #212]	@ (8004548 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004472:	4013      	ands	r3, r2
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	6892      	ldr	r2, [r2, #8]
 8004478:	0211      	lsls	r1, r2, #8
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	68d2      	ldr	r2, [r2, #12]
 800447e:	06d2      	lsls	r2, r2, #27
 8004480:	4311      	orrs	r1, r2
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	6852      	ldr	r2, [r2, #4]
 8004486:	3a01      	subs	r2, #1
 8004488:	0112      	lsls	r2, r2, #4
 800448a:	430a      	orrs	r2, r1
 800448c:	492d      	ldr	r1, [pc, #180]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800448e:	4313      	orrs	r3, r2
 8004490:	610b      	str	r3, [r1, #16]
 8004492:	e02d      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d115      	bne.n	80044c6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800449a:	4b2a      	ldr	r3, [pc, #168]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800449c:	691a      	ldr	r2, [r3, #16]
 800449e:	4b2b      	ldr	r3, [pc, #172]	@ (800454c <RCCEx_PLLSAI1_Config+0x1e0>)
 80044a0:	4013      	ands	r3, r2
 80044a2:	687a      	ldr	r2, [r7, #4]
 80044a4:	6892      	ldr	r2, [r2, #8]
 80044a6:	0211      	lsls	r1, r2, #8
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6912      	ldr	r2, [r2, #16]
 80044ac:	0852      	lsrs	r2, r2, #1
 80044ae:	3a01      	subs	r2, #1
 80044b0:	0552      	lsls	r2, r2, #21
 80044b2:	4311      	orrs	r1, r2
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6852      	ldr	r2, [r2, #4]
 80044b8:	3a01      	subs	r2, #1
 80044ba:	0112      	lsls	r2, r2, #4
 80044bc:	430a      	orrs	r2, r1
 80044be:	4921      	ldr	r1, [pc, #132]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c0:	4313      	orrs	r3, r2
 80044c2:	610b      	str	r3, [r1, #16]
 80044c4:	e014      	b.n	80044f0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80044c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	4b21      	ldr	r3, [pc, #132]	@ (8004550 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	6892      	ldr	r2, [r2, #8]
 80044d2:	0211      	lsls	r1, r2, #8
 80044d4:	687a      	ldr	r2, [r7, #4]
 80044d6:	6952      	ldr	r2, [r2, #20]
 80044d8:	0852      	lsrs	r2, r2, #1
 80044da:	3a01      	subs	r2, #1
 80044dc:	0652      	lsls	r2, r2, #25
 80044de:	4311      	orrs	r1, r2
 80044e0:	687a      	ldr	r2, [r7, #4]
 80044e2:	6852      	ldr	r2, [r2, #4]
 80044e4:	3a01      	subs	r2, #1
 80044e6:	0112      	lsls	r2, r2, #4
 80044e8:	430a      	orrs	r2, r1
 80044ea:	4916      	ldr	r1, [pc, #88]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80044f0:	4b14      	ldr	r3, [pc, #80]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a13      	ldr	r2, [pc, #76]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 80044f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044fc:	f7fe f982 	bl	8002804 <HAL_GetTick>
 8004500:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004502:	e009      	b.n	8004518 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004504:	f7fe f97e 	bl	8002804 <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b02      	cmp	r3, #2
 8004510:	d902      	bls.n	8004518 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	73fb      	strb	r3, [r7, #15]
          break;
 8004516:	e005      	b.n	8004524 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004518:	4b0a      	ldr	r3, [pc, #40]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0ef      	beq.n	8004504 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004524:	7bfb      	ldrb	r3, [r7, #15]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d106      	bne.n	8004538 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800452a:	4b06      	ldr	r3, [pc, #24]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 800452c:	691a      	ldr	r2, [r3, #16]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	4904      	ldr	r1, [pc, #16]	@ (8004544 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004534:	4313      	orrs	r3, r2
 8004536:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004538:	7bfb      	ldrb	r3, [r7, #15]
}
 800453a:	4618      	mov	r0, r3
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	40021000 	.word	0x40021000
 8004548:	07ff800f 	.word	0x07ff800f
 800454c:	ff9f800f 	.word	0xff9f800f
 8004550:	f9ff800f 	.word	0xf9ff800f

08004554 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800455e:	2300      	movs	r3, #0
 8004560:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004562:	4b72      	ldr	r3, [pc, #456]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f003 0303 	and.w	r3, r3, #3
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00e      	beq.n	800458c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800456e:	4b6f      	ldr	r3, [pc, #444]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f003 0203 	and.w	r2, r3, #3
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d103      	bne.n	8004586 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
       ||
 8004582:	2b00      	cmp	r3, #0
 8004584:	d142      	bne.n	800460c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	73fb      	strb	r3, [r7, #15]
 800458a:	e03f      	b.n	800460c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2b03      	cmp	r3, #3
 8004592:	d018      	beq.n	80045c6 <RCCEx_PLLSAI2_Config+0x72>
 8004594:	2b03      	cmp	r3, #3
 8004596:	d825      	bhi.n	80045e4 <RCCEx_PLLSAI2_Config+0x90>
 8004598:	2b01      	cmp	r3, #1
 800459a:	d002      	beq.n	80045a2 <RCCEx_PLLSAI2_Config+0x4e>
 800459c:	2b02      	cmp	r3, #2
 800459e:	d009      	beq.n	80045b4 <RCCEx_PLLSAI2_Config+0x60>
 80045a0:	e020      	b.n	80045e4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045a2:	4b62      	ldr	r3, [pc, #392]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d11d      	bne.n	80045ea <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b2:	e01a      	b.n	80045ea <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045b4:	4b5d      	ldr	r3, [pc, #372]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d116      	bne.n	80045ee <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045c4:	e013      	b.n	80045ee <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045c6:	4b59      	ldr	r3, [pc, #356]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10f      	bne.n	80045f2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045d2:	4b56      	ldr	r3, [pc, #344]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d109      	bne.n	80045f2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80045e2:	e006      	b.n	80045f2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	73fb      	strb	r3, [r7, #15]
      break;
 80045e8:	e004      	b.n	80045f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045ea:	bf00      	nop
 80045ec:	e002      	b.n	80045f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045ee:	bf00      	nop
 80045f0:	e000      	b.n	80045f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80045f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80045f4:	7bfb      	ldrb	r3, [r7, #15]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d108      	bne.n	800460c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80045fa:	4b4c      	ldr	r3, [pc, #304]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	f023 0203 	bic.w	r2, r3, #3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4949      	ldr	r1, [pc, #292]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004608:	4313      	orrs	r3, r2
 800460a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800460c:	7bfb      	ldrb	r3, [r7, #15]
 800460e:	2b00      	cmp	r3, #0
 8004610:	f040 8086 	bne.w	8004720 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004614:	4b45      	ldr	r3, [pc, #276]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a44      	ldr	r2, [pc, #272]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 800461a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800461e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004620:	f7fe f8f0 	bl	8002804 <HAL_GetTick>
 8004624:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004626:	e009      	b.n	800463c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004628:	f7fe f8ec 	bl	8002804 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b02      	cmp	r3, #2
 8004634:	d902      	bls.n	800463c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	73fb      	strb	r3, [r7, #15]
        break;
 800463a:	e005      	b.n	8004648 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800463c:	4b3b      	ldr	r3, [pc, #236]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1ef      	bne.n	8004628 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d168      	bne.n	8004720 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d113      	bne.n	800467c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004654:	4b35      	ldr	r3, [pc, #212]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004656:	695a      	ldr	r2, [r3, #20]
 8004658:	4b35      	ldr	r3, [pc, #212]	@ (8004730 <RCCEx_PLLSAI2_Config+0x1dc>)
 800465a:	4013      	ands	r3, r2
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6892      	ldr	r2, [r2, #8]
 8004660:	0211      	lsls	r1, r2, #8
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	68d2      	ldr	r2, [r2, #12]
 8004666:	06d2      	lsls	r2, r2, #27
 8004668:	4311      	orrs	r1, r2
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6852      	ldr	r2, [r2, #4]
 800466e:	3a01      	subs	r2, #1
 8004670:	0112      	lsls	r2, r2, #4
 8004672:	430a      	orrs	r2, r1
 8004674:	492d      	ldr	r1, [pc, #180]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004676:	4313      	orrs	r3, r2
 8004678:	614b      	str	r3, [r1, #20]
 800467a:	e02d      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d115      	bne.n	80046ae <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004682:	4b2a      	ldr	r3, [pc, #168]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004684:	695a      	ldr	r2, [r3, #20]
 8004686:	4b2b      	ldr	r3, [pc, #172]	@ (8004734 <RCCEx_PLLSAI2_Config+0x1e0>)
 8004688:	4013      	ands	r3, r2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	6892      	ldr	r2, [r2, #8]
 800468e:	0211      	lsls	r1, r2, #8
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6912      	ldr	r2, [r2, #16]
 8004694:	0852      	lsrs	r2, r2, #1
 8004696:	3a01      	subs	r2, #1
 8004698:	0552      	lsls	r2, r2, #21
 800469a:	4311      	orrs	r1, r2
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	6852      	ldr	r2, [r2, #4]
 80046a0:	3a01      	subs	r2, #1
 80046a2:	0112      	lsls	r2, r2, #4
 80046a4:	430a      	orrs	r2, r1
 80046a6:	4921      	ldr	r1, [pc, #132]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	614b      	str	r3, [r1, #20]
 80046ac:	e014      	b.n	80046d8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046ae:	4b1f      	ldr	r3, [pc, #124]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b0:	695a      	ldr	r2, [r3, #20]
 80046b2:	4b21      	ldr	r3, [pc, #132]	@ (8004738 <RCCEx_PLLSAI2_Config+0x1e4>)
 80046b4:	4013      	ands	r3, r2
 80046b6:	687a      	ldr	r2, [r7, #4]
 80046b8:	6892      	ldr	r2, [r2, #8]
 80046ba:	0211      	lsls	r1, r2, #8
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6952      	ldr	r2, [r2, #20]
 80046c0:	0852      	lsrs	r2, r2, #1
 80046c2:	3a01      	subs	r2, #1
 80046c4:	0652      	lsls	r2, r2, #25
 80046c6:	4311      	orrs	r1, r2
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	6852      	ldr	r2, [r2, #4]
 80046cc:	3a01      	subs	r2, #1
 80046ce:	0112      	lsls	r2, r2, #4
 80046d0:	430a      	orrs	r2, r1
 80046d2:	4916      	ldr	r1, [pc, #88]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d4:	4313      	orrs	r3, r2
 80046d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80046d8:	4b14      	ldr	r3, [pc, #80]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a13      	ldr	r2, [pc, #76]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 80046de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046e4:	f7fe f88e 	bl	8002804 <HAL_GetTick>
 80046e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80046ea:	e009      	b.n	8004700 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046ec:	f7fe f88a 	bl	8002804 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d902      	bls.n	8004700 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	73fb      	strb	r3, [r7, #15]
          break;
 80046fe:	e005      	b.n	800470c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004700:	4b0a      	ldr	r3, [pc, #40]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0ef      	beq.n	80046ec <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800470c:	7bfb      	ldrb	r3, [r7, #15]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d106      	bne.n	8004720 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004712:	4b06      	ldr	r3, [pc, #24]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 8004714:	695a      	ldr	r2, [r3, #20]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	4904      	ldr	r1, [pc, #16]	@ (800472c <RCCEx_PLLSAI2_Config+0x1d8>)
 800471c:	4313      	orrs	r3, r2
 800471e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004720:	7bfb      	ldrb	r3, [r7, #15]
}
 8004722:	4618      	mov	r0, r3
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	40021000 	.word	0x40021000
 8004730:	07ff800f 	.word	0x07ff800f
 8004734:	ff9f800f 	.word	0xff9f800f
 8004738:	f9ff800f 	.word	0xf9ff800f

0800473c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e049      	b.n	80047e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fd feb8 	bl	80024d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2202      	movs	r2, #2
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3304      	adds	r3, #4
 8004778:	4619      	mov	r1, r3
 800477a:	4610      	mov	r0, r2
 800477c:	f000 f968 	bl	8004a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2201      	movs	r2, #1
 80047b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047e0:	2300      	movs	r3, #0
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3708      	adds	r7, #8
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
	...

080047ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d001      	beq.n	8004804 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e047      	b.n	8004894 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a23      	ldr	r2, [pc, #140]	@ (80048a0 <HAL_TIM_Base_Start+0xb4>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d01d      	beq.n	8004852 <HAL_TIM_Base_Start+0x66>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800481e:	d018      	beq.n	8004852 <HAL_TIM_Base_Start+0x66>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a1f      	ldr	r2, [pc, #124]	@ (80048a4 <HAL_TIM_Base_Start+0xb8>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d013      	beq.n	8004852 <HAL_TIM_Base_Start+0x66>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a1e      	ldr	r2, [pc, #120]	@ (80048a8 <HAL_TIM_Base_Start+0xbc>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d00e      	beq.n	8004852 <HAL_TIM_Base_Start+0x66>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a1c      	ldr	r2, [pc, #112]	@ (80048ac <HAL_TIM_Base_Start+0xc0>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d009      	beq.n	8004852 <HAL_TIM_Base_Start+0x66>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a1b      	ldr	r2, [pc, #108]	@ (80048b0 <HAL_TIM_Base_Start+0xc4>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d004      	beq.n	8004852 <HAL_TIM_Base_Start+0x66>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a19      	ldr	r2, [pc, #100]	@ (80048b4 <HAL_TIM_Base_Start+0xc8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d115      	bne.n	800487e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689a      	ldr	r2, [r3, #8]
 8004858:	4b17      	ldr	r3, [pc, #92]	@ (80048b8 <HAL_TIM_Base_Start+0xcc>)
 800485a:	4013      	ands	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2b06      	cmp	r3, #6
 8004862:	d015      	beq.n	8004890 <HAL_TIM_Base_Start+0xa4>
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800486a:	d011      	beq.n	8004890 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0201 	orr.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800487c:	e008      	b.n	8004890 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f042 0201 	orr.w	r2, r2, #1
 800488c:	601a      	str	r2, [r3, #0]
 800488e:	e000      	b.n	8004892 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004890:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004892:	2300      	movs	r3, #0
}
 8004894:	4618      	mov	r0, r3
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr
 80048a0:	40012c00 	.word	0x40012c00
 80048a4:	40000400 	.word	0x40000400
 80048a8:	40000800 	.word	0x40000800
 80048ac:	40000c00 	.word	0x40000c00
 80048b0:	40013400 	.word	0x40013400
 80048b4:	40014000 	.word	0x40014000
 80048b8:	00010007 	.word	0x00010007

080048bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b084      	sub	sp, #16
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048d0:	2b01      	cmp	r3, #1
 80048d2:	d101      	bne.n	80048d8 <HAL_TIM_ConfigClockSource+0x1c>
 80048d4:	2302      	movs	r3, #2
 80048d6:	e0b6      	b.n	8004a46 <HAL_TIM_ConfigClockSource+0x18a>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048f6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004902:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004914:	d03e      	beq.n	8004994 <HAL_TIM_ConfigClockSource+0xd8>
 8004916:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800491a:	f200 8087 	bhi.w	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 800491e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004922:	f000 8086 	beq.w	8004a32 <HAL_TIM_ConfigClockSource+0x176>
 8004926:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800492a:	d87f      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 800492c:	2b70      	cmp	r3, #112	@ 0x70
 800492e:	d01a      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0xaa>
 8004930:	2b70      	cmp	r3, #112	@ 0x70
 8004932:	d87b      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 8004934:	2b60      	cmp	r3, #96	@ 0x60
 8004936:	d050      	beq.n	80049da <HAL_TIM_ConfigClockSource+0x11e>
 8004938:	2b60      	cmp	r3, #96	@ 0x60
 800493a:	d877      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 800493c:	2b50      	cmp	r3, #80	@ 0x50
 800493e:	d03c      	beq.n	80049ba <HAL_TIM_ConfigClockSource+0xfe>
 8004940:	2b50      	cmp	r3, #80	@ 0x50
 8004942:	d873      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 8004944:	2b40      	cmp	r3, #64	@ 0x40
 8004946:	d058      	beq.n	80049fa <HAL_TIM_ConfigClockSource+0x13e>
 8004948:	2b40      	cmp	r3, #64	@ 0x40
 800494a:	d86f      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 800494c:	2b30      	cmp	r3, #48	@ 0x30
 800494e:	d064      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15e>
 8004950:	2b30      	cmp	r3, #48	@ 0x30
 8004952:	d86b      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 8004954:	2b20      	cmp	r3, #32
 8004956:	d060      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15e>
 8004958:	2b20      	cmp	r3, #32
 800495a:	d867      	bhi.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
 800495c:	2b00      	cmp	r3, #0
 800495e:	d05c      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15e>
 8004960:	2b10      	cmp	r3, #16
 8004962:	d05a      	beq.n	8004a1a <HAL_TIM_ConfigClockSource+0x15e>
 8004964:	e062      	b.n	8004a2c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004976:	f000 f98b 	bl	8004c90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004988:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	609a      	str	r2, [r3, #8]
      break;
 8004992:	e04f      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049a4:	f000 f974 	bl	8004c90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689a      	ldr	r2, [r3, #8]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049b6:	609a      	str	r2, [r3, #8]
      break;
 80049b8:	e03c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049c6:	461a      	mov	r2, r3
 80049c8:	f000 f8e8 	bl	8004b9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2150      	movs	r1, #80	@ 0x50
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 f941 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 80049d8:	e02c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049e6:	461a      	mov	r2, r3
 80049e8:	f000 f907 	bl	8004bfa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	2160      	movs	r1, #96	@ 0x60
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 f931 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 80049f8:	e01c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a06:	461a      	mov	r2, r3
 8004a08:	f000 f8c8 	bl	8004b9c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2140      	movs	r1, #64	@ 0x40
 8004a12:	4618      	mov	r0, r3
 8004a14:	f000 f921 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 8004a18:	e00c      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4619      	mov	r1, r3
 8004a24:	4610      	mov	r0, r2
 8004a26:	f000 f918 	bl	8004c5a <TIM_ITRx_SetConfig>
      break;
 8004a2a:	e003      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a30:	e000      	b.n	8004a34 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004a32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a44:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3710      	adds	r7, #16
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
	...

08004a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a46      	ldr	r2, [pc, #280]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d013      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a6e:	d00f      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a43      	ldr	r2, [pc, #268]	@ (8004b80 <TIM_Base_SetConfig+0x130>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d00b      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a42      	ldr	r2, [pc, #264]	@ (8004b84 <TIM_Base_SetConfig+0x134>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d007      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a41      	ldr	r2, [pc, #260]	@ (8004b88 <TIM_Base_SetConfig+0x138>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d003      	beq.n	8004a90 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	4a40      	ldr	r2, [pc, #256]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d108      	bne.n	8004aa2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a35      	ldr	r2, [pc, #212]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d01f      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ab0:	d01b      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a32      	ldr	r2, [pc, #200]	@ (8004b80 <TIM_Base_SetConfig+0x130>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d017      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a31      	ldr	r2, [pc, #196]	@ (8004b84 <TIM_Base_SetConfig+0x134>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d013      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a30      	ldr	r2, [pc, #192]	@ (8004b88 <TIM_Base_SetConfig+0x138>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d00f      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a2f      	ldr	r2, [pc, #188]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00b      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8004b90 <TIM_Base_SetConfig+0x140>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d007      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a2d      	ldr	r2, [pc, #180]	@ (8004b94 <TIM_Base_SetConfig+0x144>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d003      	beq.n	8004aea <TIM_Base_SetConfig+0x9a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a2c      	ldr	r2, [pc, #176]	@ (8004b98 <TIM_Base_SetConfig+0x148>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d108      	bne.n	8004afc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a16      	ldr	r2, [pc, #88]	@ (8004b7c <TIM_Base_SetConfig+0x12c>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d00f      	beq.n	8004b48 <TIM_Base_SetConfig+0xf8>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a18      	ldr	r2, [pc, #96]	@ (8004b8c <TIM_Base_SetConfig+0x13c>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d00b      	beq.n	8004b48 <TIM_Base_SetConfig+0xf8>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	4a17      	ldr	r2, [pc, #92]	@ (8004b90 <TIM_Base_SetConfig+0x140>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d007      	beq.n	8004b48 <TIM_Base_SetConfig+0xf8>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	4a16      	ldr	r2, [pc, #88]	@ (8004b94 <TIM_Base_SetConfig+0x144>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d003      	beq.n	8004b48 <TIM_Base_SetConfig+0xf8>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a15      	ldr	r2, [pc, #84]	@ (8004b98 <TIM_Base_SetConfig+0x148>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d103      	bne.n	8004b50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	691a      	ldr	r2, [r3, #16]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	f003 0301 	and.w	r3, r3, #1
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d105      	bne.n	8004b6e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f023 0201 	bic.w	r2, r3, #1
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	611a      	str	r2, [r3, #16]
  }
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	40012c00 	.word	0x40012c00
 8004b80:	40000400 	.word	0x40000400
 8004b84:	40000800 	.word	0x40000800
 8004b88:	40000c00 	.word	0x40000c00
 8004b8c:	40013400 	.word	0x40013400
 8004b90:	40014000 	.word	0x40014000
 8004b94:	40014400 	.word	0x40014400
 8004b98:	40014800 	.word	0x40014800

08004b9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	f023 0201 	bic.w	r2, r3, #1
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	699b      	ldr	r3, [r3, #24]
 8004bbe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	011b      	lsls	r3, r3, #4
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f023 030a 	bic.w	r3, r3, #10
 8004bd8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	693a      	ldr	r2, [r7, #16]
 8004be6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	621a      	str	r2, [r3, #32]
}
 8004bee:	bf00      	nop
 8004bf0:	371c      	adds	r7, #28
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b087      	sub	sp, #28
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6a1b      	ldr	r3, [r3, #32]
 8004c0a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6a1b      	ldr	r3, [r3, #32]
 8004c10:	f023 0210 	bic.w	r2, r3, #16
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	031b      	lsls	r3, r3, #12
 8004c2a:	693a      	ldr	r2, [r7, #16]
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c36:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	011b      	lsls	r3, r3, #4
 8004c3c:	697a      	ldr	r2, [r7, #20]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	621a      	str	r2, [r3, #32]
}
 8004c4e:	bf00      	nop
 8004c50:	371c      	adds	r7, #28
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b085      	sub	sp, #20
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
 8004c62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c72:	683a      	ldr	r2, [r7, #0]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	f043 0307 	orr.w	r3, r3, #7
 8004c7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	609a      	str	r2, [r3, #8]
}
 8004c84:	bf00      	nop
 8004c86:	3714      	adds	r7, #20
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b087      	sub	sp, #28
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	60f8      	str	r0, [r7, #12]
 8004c98:	60b9      	str	r1, [r7, #8]
 8004c9a:	607a      	str	r2, [r7, #4]
 8004c9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004caa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	021a      	lsls	r2, r3, #8
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	431a      	orrs	r2, r3
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	609a      	str	r2, [r3, #8]
}
 8004cc4:	bf00      	nop
 8004cc6:	371c      	adds	r7, #28
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b085      	sub	sp, #20
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	d101      	bne.n	8004ce8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	e068      	b.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2202      	movs	r2, #2
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a2e      	ldr	r2, [pc, #184]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d004      	beq.n	8004d1c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a2d      	ldr	r2, [pc, #180]	@ (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d108      	bne.n	8004d2e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d22:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d34:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68fa      	ldr	r2, [r7, #12]
 8004d46:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d01d      	beq.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d5a:	d018      	beq.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d013      	beq.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d00e      	beq.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a18      	ldr	r2, [pc, #96]	@ (8004dd8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d009      	beq.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a13      	ldr	r2, [pc, #76]	@ (8004dcc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d004      	beq.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a14      	ldr	r2, [pc, #80]	@ (8004ddc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d10c      	bne.n	8004da8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	68ba      	ldr	r2, [r7, #8]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68ba      	ldr	r2, [r7, #8]
 8004da6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004db8:	2300      	movs	r3, #0
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	40012c00 	.word	0x40012c00
 8004dcc:	40013400 	.word	0x40013400
 8004dd0:	40000400 	.word	0x40000400
 8004dd4:	40000800 	.word	0x40000800
 8004dd8:	40000c00 	.word	0x40000c00
 8004ddc:	40014000 	.word	0x40014000

08004de0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e042      	b.n	8004e78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d106      	bne.n	8004e0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f7fd fb07 	bl	8002418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2224      	movs	r2, #36	@ 0x24
 8004e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 0201 	bic.w	r2, r2, #1
 8004e20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d002      	beq.n	8004e30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fbb2 	bl	8005594 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f8b3 	bl	8004f9c <UART_SetConfig>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d101      	bne.n	8004e40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e01b      	b.n	8004e78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	685a      	ldr	r2, [r3, #4]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004e4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689a      	ldr	r2, [r3, #8]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004e5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0201 	orr.w	r2, r2, #1
 8004e6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 fc31 	bl	80056d8 <UART_CheckIdleState>
 8004e76:	4603      	mov	r3, r0
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3708      	adds	r7, #8
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b08a      	sub	sp, #40	@ 0x28
 8004e84:	af02      	add	r7, sp, #8
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e96:	2b20      	cmp	r3, #32
 8004e98:	d17b      	bne.n	8004f92 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <HAL_UART_Transmit+0x26>
 8004ea0:	88fb      	ldrh	r3, [r7, #6]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d101      	bne.n	8004eaa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	e074      	b.n	8004f94 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2221      	movs	r2, #33	@ 0x21
 8004eb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004eba:	f7fd fca3 	bl	8002804 <HAL_GetTick>
 8004ebe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	88fa      	ldrh	r2, [r7, #6]
 8004ec4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	88fa      	ldrh	r2, [r7, #6]
 8004ecc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ed8:	d108      	bne.n	8004eec <HAL_UART_Transmit+0x6c>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d104      	bne.n	8004eec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	61bb      	str	r3, [r7, #24]
 8004eea:	e003      	b.n	8004ef4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ef4:	e030      	b.n	8004f58 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	9300      	str	r3, [sp, #0]
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	2200      	movs	r2, #0
 8004efe:	2180      	movs	r1, #128	@ 0x80
 8004f00:	68f8      	ldr	r0, [r7, #12]
 8004f02:	f000 fc93 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8004f06:	4603      	mov	r3, r0
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d005      	beq.n	8004f18 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2220      	movs	r2, #32
 8004f10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e03d      	b.n	8004f94 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10b      	bne.n	8004f36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f1e:	69bb      	ldr	r3, [r7, #24]
 8004f20:	881a      	ldrh	r2, [r3, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f2a:	b292      	uxth	r2, r2
 8004f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	3302      	adds	r3, #2
 8004f32:	61bb      	str	r3, [r7, #24]
 8004f34:	e007      	b.n	8004f46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f36:	69fb      	ldr	r3, [r7, #28]
 8004f38:	781a      	ldrb	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004f40:	69fb      	ldr	r3, [r7, #28]
 8004f42:	3301      	adds	r3, #1
 8004f44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	b29a      	uxth	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1c8      	bne.n	8004ef6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	9300      	str	r3, [sp, #0]
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	2140      	movs	r1, #64	@ 0x40
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 fc5c 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8004f74:	4603      	mov	r3, r0
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d005      	beq.n	8004f86 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2220      	movs	r2, #32
 8004f7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e006      	b.n	8004f94 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	2220      	movs	r2, #32
 8004f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	e000      	b.n	8004f94 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004f92:	2302      	movs	r3, #2
  }
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3720      	adds	r7, #32
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004fa0:	b08c      	sub	sp, #48	@ 0x30
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	689a      	ldr	r2, [r3, #8]
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	4baa      	ldr	r3, [pc, #680]	@ (8005274 <UART_SetConfig+0x2d8>)
 8004fcc:	4013      	ands	r3, r2
 8004fce:	697a      	ldr	r2, [r7, #20]
 8004fd0:	6812      	ldr	r2, [r2, #0]
 8004fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fd4:	430b      	orrs	r3, r1
 8004fd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	68da      	ldr	r2, [r3, #12]
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	699b      	ldr	r3, [r3, #24]
 8004ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a9f      	ldr	r2, [pc, #636]	@ (8005278 <UART_SetConfig+0x2dc>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d004      	beq.n	8005008 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005004:	4313      	orrs	r3, r2
 8005006:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005012:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005016:	697a      	ldr	r2, [r7, #20]
 8005018:	6812      	ldr	r2, [r2, #0]
 800501a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800501c:	430b      	orrs	r3, r1
 800501e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005026:	f023 010f 	bic.w	r1, r3, #15
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	430a      	orrs	r2, r1
 8005034:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a90      	ldr	r2, [pc, #576]	@ (800527c <UART_SetConfig+0x2e0>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d125      	bne.n	800508c <UART_SetConfig+0xf0>
 8005040:	4b8f      	ldr	r3, [pc, #572]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	2b03      	cmp	r3, #3
 800504c:	d81a      	bhi.n	8005084 <UART_SetConfig+0xe8>
 800504e:	a201      	add	r2, pc, #4	@ (adr r2, 8005054 <UART_SetConfig+0xb8>)
 8005050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005054:	08005065 	.word	0x08005065
 8005058:	08005075 	.word	0x08005075
 800505c:	0800506d 	.word	0x0800506d
 8005060:	0800507d 	.word	0x0800507d
 8005064:	2301      	movs	r3, #1
 8005066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800506a:	e116      	b.n	800529a <UART_SetConfig+0x2fe>
 800506c:	2302      	movs	r3, #2
 800506e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005072:	e112      	b.n	800529a <UART_SetConfig+0x2fe>
 8005074:	2304      	movs	r3, #4
 8005076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800507a:	e10e      	b.n	800529a <UART_SetConfig+0x2fe>
 800507c:	2308      	movs	r3, #8
 800507e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005082:	e10a      	b.n	800529a <UART_SetConfig+0x2fe>
 8005084:	2310      	movs	r3, #16
 8005086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800508a:	e106      	b.n	800529a <UART_SetConfig+0x2fe>
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a7c      	ldr	r2, [pc, #496]	@ (8005284 <UART_SetConfig+0x2e8>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d138      	bne.n	8005108 <UART_SetConfig+0x16c>
 8005096:	4b7a      	ldr	r3, [pc, #488]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b0c      	cmp	r3, #12
 80050a2:	d82d      	bhi.n	8005100 <UART_SetConfig+0x164>
 80050a4:	a201      	add	r2, pc, #4	@ (adr r2, 80050ac <UART_SetConfig+0x110>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050e1 	.word	0x080050e1
 80050b0:	08005101 	.word	0x08005101
 80050b4:	08005101 	.word	0x08005101
 80050b8:	08005101 	.word	0x08005101
 80050bc:	080050f1 	.word	0x080050f1
 80050c0:	08005101 	.word	0x08005101
 80050c4:	08005101 	.word	0x08005101
 80050c8:	08005101 	.word	0x08005101
 80050cc:	080050e9 	.word	0x080050e9
 80050d0:	08005101 	.word	0x08005101
 80050d4:	08005101 	.word	0x08005101
 80050d8:	08005101 	.word	0x08005101
 80050dc:	080050f9 	.word	0x080050f9
 80050e0:	2300      	movs	r3, #0
 80050e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050e6:	e0d8      	b.n	800529a <UART_SetConfig+0x2fe>
 80050e8:	2302      	movs	r3, #2
 80050ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050ee:	e0d4      	b.n	800529a <UART_SetConfig+0x2fe>
 80050f0:	2304      	movs	r3, #4
 80050f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050f6:	e0d0      	b.n	800529a <UART_SetConfig+0x2fe>
 80050f8:	2308      	movs	r3, #8
 80050fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80050fe:	e0cc      	b.n	800529a <UART_SetConfig+0x2fe>
 8005100:	2310      	movs	r3, #16
 8005102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005106:	e0c8      	b.n	800529a <UART_SetConfig+0x2fe>
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a5e      	ldr	r2, [pc, #376]	@ (8005288 <UART_SetConfig+0x2ec>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d125      	bne.n	800515e <UART_SetConfig+0x1c2>
 8005112:	4b5b      	ldr	r3, [pc, #364]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005118:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800511c:	2b30      	cmp	r3, #48	@ 0x30
 800511e:	d016      	beq.n	800514e <UART_SetConfig+0x1b2>
 8005120:	2b30      	cmp	r3, #48	@ 0x30
 8005122:	d818      	bhi.n	8005156 <UART_SetConfig+0x1ba>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d00a      	beq.n	800513e <UART_SetConfig+0x1a2>
 8005128:	2b20      	cmp	r3, #32
 800512a:	d814      	bhi.n	8005156 <UART_SetConfig+0x1ba>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d002      	beq.n	8005136 <UART_SetConfig+0x19a>
 8005130:	2b10      	cmp	r3, #16
 8005132:	d008      	beq.n	8005146 <UART_SetConfig+0x1aa>
 8005134:	e00f      	b.n	8005156 <UART_SetConfig+0x1ba>
 8005136:	2300      	movs	r3, #0
 8005138:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513c:	e0ad      	b.n	800529a <UART_SetConfig+0x2fe>
 800513e:	2302      	movs	r3, #2
 8005140:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005144:	e0a9      	b.n	800529a <UART_SetConfig+0x2fe>
 8005146:	2304      	movs	r3, #4
 8005148:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800514c:	e0a5      	b.n	800529a <UART_SetConfig+0x2fe>
 800514e:	2308      	movs	r3, #8
 8005150:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005154:	e0a1      	b.n	800529a <UART_SetConfig+0x2fe>
 8005156:	2310      	movs	r3, #16
 8005158:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800515c:	e09d      	b.n	800529a <UART_SetConfig+0x2fe>
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a4a      	ldr	r2, [pc, #296]	@ (800528c <UART_SetConfig+0x2f0>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d125      	bne.n	80051b4 <UART_SetConfig+0x218>
 8005168:	4b45      	ldr	r3, [pc, #276]	@ (8005280 <UART_SetConfig+0x2e4>)
 800516a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005172:	2bc0      	cmp	r3, #192	@ 0xc0
 8005174:	d016      	beq.n	80051a4 <UART_SetConfig+0x208>
 8005176:	2bc0      	cmp	r3, #192	@ 0xc0
 8005178:	d818      	bhi.n	80051ac <UART_SetConfig+0x210>
 800517a:	2b80      	cmp	r3, #128	@ 0x80
 800517c:	d00a      	beq.n	8005194 <UART_SetConfig+0x1f8>
 800517e:	2b80      	cmp	r3, #128	@ 0x80
 8005180:	d814      	bhi.n	80051ac <UART_SetConfig+0x210>
 8005182:	2b00      	cmp	r3, #0
 8005184:	d002      	beq.n	800518c <UART_SetConfig+0x1f0>
 8005186:	2b40      	cmp	r3, #64	@ 0x40
 8005188:	d008      	beq.n	800519c <UART_SetConfig+0x200>
 800518a:	e00f      	b.n	80051ac <UART_SetConfig+0x210>
 800518c:	2300      	movs	r3, #0
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005192:	e082      	b.n	800529a <UART_SetConfig+0x2fe>
 8005194:	2302      	movs	r3, #2
 8005196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800519a:	e07e      	b.n	800529a <UART_SetConfig+0x2fe>
 800519c:	2304      	movs	r3, #4
 800519e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051a2:	e07a      	b.n	800529a <UART_SetConfig+0x2fe>
 80051a4:	2308      	movs	r3, #8
 80051a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051aa:	e076      	b.n	800529a <UART_SetConfig+0x2fe>
 80051ac:	2310      	movs	r3, #16
 80051ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051b2:	e072      	b.n	800529a <UART_SetConfig+0x2fe>
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a35      	ldr	r2, [pc, #212]	@ (8005290 <UART_SetConfig+0x2f4>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d12a      	bne.n	8005214 <UART_SetConfig+0x278>
 80051be:	4b30      	ldr	r3, [pc, #192]	@ (8005280 <UART_SetConfig+0x2e4>)
 80051c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051cc:	d01a      	beq.n	8005204 <UART_SetConfig+0x268>
 80051ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051d2:	d81b      	bhi.n	800520c <UART_SetConfig+0x270>
 80051d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051d8:	d00c      	beq.n	80051f4 <UART_SetConfig+0x258>
 80051da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051de:	d815      	bhi.n	800520c <UART_SetConfig+0x270>
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d003      	beq.n	80051ec <UART_SetConfig+0x250>
 80051e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e8:	d008      	beq.n	80051fc <UART_SetConfig+0x260>
 80051ea:	e00f      	b.n	800520c <UART_SetConfig+0x270>
 80051ec:	2300      	movs	r3, #0
 80051ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051f2:	e052      	b.n	800529a <UART_SetConfig+0x2fe>
 80051f4:	2302      	movs	r3, #2
 80051f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051fa:	e04e      	b.n	800529a <UART_SetConfig+0x2fe>
 80051fc:	2304      	movs	r3, #4
 80051fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005202:	e04a      	b.n	800529a <UART_SetConfig+0x2fe>
 8005204:	2308      	movs	r3, #8
 8005206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800520a:	e046      	b.n	800529a <UART_SetConfig+0x2fe>
 800520c:	2310      	movs	r3, #16
 800520e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005212:	e042      	b.n	800529a <UART_SetConfig+0x2fe>
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a17      	ldr	r2, [pc, #92]	@ (8005278 <UART_SetConfig+0x2dc>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d13a      	bne.n	8005294 <UART_SetConfig+0x2f8>
 800521e:	4b18      	ldr	r3, [pc, #96]	@ (8005280 <UART_SetConfig+0x2e4>)
 8005220:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005224:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005228:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800522c:	d01a      	beq.n	8005264 <UART_SetConfig+0x2c8>
 800522e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005232:	d81b      	bhi.n	800526c <UART_SetConfig+0x2d0>
 8005234:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005238:	d00c      	beq.n	8005254 <UART_SetConfig+0x2b8>
 800523a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800523e:	d815      	bhi.n	800526c <UART_SetConfig+0x2d0>
 8005240:	2b00      	cmp	r3, #0
 8005242:	d003      	beq.n	800524c <UART_SetConfig+0x2b0>
 8005244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005248:	d008      	beq.n	800525c <UART_SetConfig+0x2c0>
 800524a:	e00f      	b.n	800526c <UART_SetConfig+0x2d0>
 800524c:	2300      	movs	r3, #0
 800524e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005252:	e022      	b.n	800529a <UART_SetConfig+0x2fe>
 8005254:	2302      	movs	r3, #2
 8005256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800525a:	e01e      	b.n	800529a <UART_SetConfig+0x2fe>
 800525c:	2304      	movs	r3, #4
 800525e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005262:	e01a      	b.n	800529a <UART_SetConfig+0x2fe>
 8005264:	2308      	movs	r3, #8
 8005266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800526a:	e016      	b.n	800529a <UART_SetConfig+0x2fe>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005272:	e012      	b.n	800529a <UART_SetConfig+0x2fe>
 8005274:	cfff69f3 	.word	0xcfff69f3
 8005278:	40008000 	.word	0x40008000
 800527c:	40013800 	.word	0x40013800
 8005280:	40021000 	.word	0x40021000
 8005284:	40004400 	.word	0x40004400
 8005288:	40004800 	.word	0x40004800
 800528c:	40004c00 	.word	0x40004c00
 8005290:	40005000 	.word	0x40005000
 8005294:	2310      	movs	r3, #16
 8005296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4aae      	ldr	r2, [pc, #696]	@ (8005558 <UART_SetConfig+0x5bc>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	f040 8097 	bne.w	80053d4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052aa:	2b08      	cmp	r3, #8
 80052ac:	d823      	bhi.n	80052f6 <UART_SetConfig+0x35a>
 80052ae:	a201      	add	r2, pc, #4	@ (adr r2, 80052b4 <UART_SetConfig+0x318>)
 80052b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b4:	080052d9 	.word	0x080052d9
 80052b8:	080052f7 	.word	0x080052f7
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052f7 	.word	0x080052f7
 80052c4:	080052e7 	.word	0x080052e7
 80052c8:	080052f7 	.word	0x080052f7
 80052cc:	080052f7 	.word	0x080052f7
 80052d0:	080052f7 	.word	0x080052f7
 80052d4:	080052ef 	.word	0x080052ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052d8:	f7fe fc2c 	bl	8003b34 <HAL_RCC_GetPCLK1Freq>
 80052dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052de:	e010      	b.n	8005302 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052e0:	4b9e      	ldr	r3, [pc, #632]	@ (800555c <UART_SetConfig+0x5c0>)
 80052e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052e4:	e00d      	b.n	8005302 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052e6:	f7fe fb8d 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 80052ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052ec:	e009      	b.n	8005302 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052f4:	e005      	b.n	8005302 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80052f6:	2300      	movs	r3, #0
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005300:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 8130 	beq.w	800556a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800530a:	697b      	ldr	r3, [r7, #20]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	4a94      	ldr	r2, [pc, #592]	@ (8005560 <UART_SetConfig+0x5c4>)
 8005310:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005314:	461a      	mov	r2, r3
 8005316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005318:	fbb3 f3f2 	udiv	r3, r3, r2
 800531c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	685a      	ldr	r2, [r3, #4]
 8005322:	4613      	mov	r3, r2
 8005324:	005b      	lsls	r3, r3, #1
 8005326:	4413      	add	r3, r2
 8005328:	69ba      	ldr	r2, [r7, #24]
 800532a:	429a      	cmp	r2, r3
 800532c:	d305      	bcc.n	800533a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	429a      	cmp	r2, r3
 8005338:	d903      	bls.n	8005342 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005340:	e113      	b.n	800556a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	2200      	movs	r2, #0
 8005346:	60bb      	str	r3, [r7, #8]
 8005348:	60fa      	str	r2, [r7, #12]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800534e:	4a84      	ldr	r2, [pc, #528]	@ (8005560 <UART_SetConfig+0x5c4>)
 8005350:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005354:	b29b      	uxth	r3, r3
 8005356:	2200      	movs	r2, #0
 8005358:	603b      	str	r3, [r7, #0]
 800535a:	607a      	str	r2, [r7, #4]
 800535c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005360:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005364:	f7fa ff9c 	bl	80002a0 <__aeabi_uldivmod>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	4610      	mov	r0, r2
 800536e:	4619      	mov	r1, r3
 8005370:	f04f 0200 	mov.w	r2, #0
 8005374:	f04f 0300 	mov.w	r3, #0
 8005378:	020b      	lsls	r3, r1, #8
 800537a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800537e:	0202      	lsls	r2, r0, #8
 8005380:	6979      	ldr	r1, [r7, #20]
 8005382:	6849      	ldr	r1, [r1, #4]
 8005384:	0849      	lsrs	r1, r1, #1
 8005386:	2000      	movs	r0, #0
 8005388:	460c      	mov	r4, r1
 800538a:	4605      	mov	r5, r0
 800538c:	eb12 0804 	adds.w	r8, r2, r4
 8005390:	eb43 0905 	adc.w	r9, r3, r5
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	469a      	mov	sl, r3
 800539c:	4693      	mov	fp, r2
 800539e:	4652      	mov	r2, sl
 80053a0:	465b      	mov	r3, fp
 80053a2:	4640      	mov	r0, r8
 80053a4:	4649      	mov	r1, r9
 80053a6:	f7fa ff7b 	bl	80002a0 <__aeabi_uldivmod>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	4613      	mov	r3, r2
 80053b0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80053b2:	6a3b      	ldr	r3, [r7, #32]
 80053b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80053b8:	d308      	bcc.n	80053cc <UART_SetConfig+0x430>
 80053ba:	6a3b      	ldr	r3, [r7, #32]
 80053bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053c0:	d204      	bcs.n	80053cc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	6a3a      	ldr	r2, [r7, #32]
 80053c8:	60da      	str	r2, [r3, #12]
 80053ca:	e0ce      	b.n	800556a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80053d2:	e0ca      	b.n	800556a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053dc:	d166      	bne.n	80054ac <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80053de:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d827      	bhi.n	8005436 <UART_SetConfig+0x49a>
 80053e6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ec <UART_SetConfig+0x450>)
 80053e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ec:	08005411 	.word	0x08005411
 80053f0:	08005419 	.word	0x08005419
 80053f4:	08005421 	.word	0x08005421
 80053f8:	08005437 	.word	0x08005437
 80053fc:	08005427 	.word	0x08005427
 8005400:	08005437 	.word	0x08005437
 8005404:	08005437 	.word	0x08005437
 8005408:	08005437 	.word	0x08005437
 800540c:	0800542f 	.word	0x0800542f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005410:	f7fe fb90 	bl	8003b34 <HAL_RCC_GetPCLK1Freq>
 8005414:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005416:	e014      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005418:	f7fe fba2 	bl	8003b60 <HAL_RCC_GetPCLK2Freq>
 800541c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800541e:	e010      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005420:	4b4e      	ldr	r3, [pc, #312]	@ (800555c <UART_SetConfig+0x5c0>)
 8005422:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005424:	e00d      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005426:	f7fe faed 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 800542a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800542c:	e009      	b.n	8005442 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800542e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005432:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005434:	e005      	b.n	8005442 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005436:	2300      	movs	r3, #0
 8005438:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005440:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	2b00      	cmp	r3, #0
 8005446:	f000 8090 	beq.w	800556a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800544e:	4a44      	ldr	r2, [pc, #272]	@ (8005560 <UART_SetConfig+0x5c4>)
 8005450:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005454:	461a      	mov	r2, r3
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005458:	fbb3 f3f2 	udiv	r3, r3, r2
 800545c:	005a      	lsls	r2, r3, #1
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	085b      	lsrs	r3, r3, #1
 8005464:	441a      	add	r2, r3
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	fbb2 f3f3 	udiv	r3, r2, r3
 800546e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	2b0f      	cmp	r3, #15
 8005474:	d916      	bls.n	80054a4 <UART_SetConfig+0x508>
 8005476:	6a3b      	ldr	r3, [r7, #32]
 8005478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800547c:	d212      	bcs.n	80054a4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800547e:	6a3b      	ldr	r3, [r7, #32]
 8005480:	b29b      	uxth	r3, r3
 8005482:	f023 030f 	bic.w	r3, r3, #15
 8005486:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005488:	6a3b      	ldr	r3, [r7, #32]
 800548a:	085b      	lsrs	r3, r3, #1
 800548c:	b29b      	uxth	r3, r3
 800548e:	f003 0307 	and.w	r3, r3, #7
 8005492:	b29a      	uxth	r2, r3
 8005494:	8bfb      	ldrh	r3, [r7, #30]
 8005496:	4313      	orrs	r3, r2
 8005498:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	8bfa      	ldrh	r2, [r7, #30]
 80054a0:	60da      	str	r2, [r3, #12]
 80054a2:	e062      	b.n	800556a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80054aa:	e05e      	b.n	800556a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80054ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80054b0:	2b08      	cmp	r3, #8
 80054b2:	d828      	bhi.n	8005506 <UART_SetConfig+0x56a>
 80054b4:	a201      	add	r2, pc, #4	@ (adr r2, 80054bc <UART_SetConfig+0x520>)
 80054b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ba:	bf00      	nop
 80054bc:	080054e1 	.word	0x080054e1
 80054c0:	080054e9 	.word	0x080054e9
 80054c4:	080054f1 	.word	0x080054f1
 80054c8:	08005507 	.word	0x08005507
 80054cc:	080054f7 	.word	0x080054f7
 80054d0:	08005507 	.word	0x08005507
 80054d4:	08005507 	.word	0x08005507
 80054d8:	08005507 	.word	0x08005507
 80054dc:	080054ff 	.word	0x080054ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054e0:	f7fe fb28 	bl	8003b34 <HAL_RCC_GetPCLK1Freq>
 80054e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054e6:	e014      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054e8:	f7fe fb3a 	bl	8003b60 <HAL_RCC_GetPCLK2Freq>
 80054ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054ee:	e010      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054f0:	4b1a      	ldr	r3, [pc, #104]	@ (800555c <UART_SetConfig+0x5c0>)
 80054f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054f4:	e00d      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054f6:	f7fe fa85 	bl	8003a04 <HAL_RCC_GetSysClockFreq>
 80054fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054fc:	e009      	b.n	8005512 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005502:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005504:	e005      	b.n	8005512 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005506:	2300      	movs	r3, #0
 8005508:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005510:	bf00      	nop
    }

    if (pclk != 0U)
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	2b00      	cmp	r3, #0
 8005516:	d028      	beq.n	800556a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	4a10      	ldr	r2, [pc, #64]	@ (8005560 <UART_SetConfig+0x5c4>)
 800551e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005522:	461a      	mov	r2, r3
 8005524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005526:	fbb3 f2f2 	udiv	r2, r3, r2
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	085b      	lsrs	r3, r3, #1
 8005530:	441a      	add	r2, r3
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	fbb2 f3f3 	udiv	r3, r2, r3
 800553a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	2b0f      	cmp	r3, #15
 8005540:	d910      	bls.n	8005564 <UART_SetConfig+0x5c8>
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005548:	d20c      	bcs.n	8005564 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800554a:	6a3b      	ldr	r3, [r7, #32]
 800554c:	b29a      	uxth	r2, r3
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	60da      	str	r2, [r3, #12]
 8005554:	e009      	b.n	800556a <UART_SetConfig+0x5ce>
 8005556:	bf00      	nop
 8005558:	40008000 	.word	0x40008000
 800555c:	00f42400 	.word	0x00f42400
 8005560:	08006be8 	.word	0x08006be8
      }
      else
      {
        ret = HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	2201      	movs	r2, #1
 800556e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2201      	movs	r2, #1
 8005576:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	2200      	movs	r2, #0
 800557e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	2200      	movs	r2, #0
 8005584:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005586:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800558a:	4618      	mov	r0, r3
 800558c:	3730      	adds	r7, #48	@ 0x30
 800558e:	46bd      	mov	sp, r7
 8005590:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005594 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055a0:	f003 0308 	and.w	r3, r3, #8
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d00a      	beq.n	80055e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	430a      	orrs	r2, r1
 80055de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d00a      	beq.n	8005602 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	430a      	orrs	r2, r1
 8005600:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005606:	f003 0304 	and.w	r3, r3, #4
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00a      	beq.n	8005624 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	430a      	orrs	r2, r1
 8005622:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005628:	f003 0310 	and.w	r3, r3, #16
 800562c:	2b00      	cmp	r3, #0
 800562e:	d00a      	beq.n	8005646 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	430a      	orrs	r2, r1
 8005644:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800564a:	f003 0320 	and.w	r3, r3, #32
 800564e:	2b00      	cmp	r3, #0
 8005650:	d00a      	beq.n	8005668 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	430a      	orrs	r2, r1
 8005666:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005670:	2b00      	cmp	r3, #0
 8005672:	d01a      	beq.n	80056aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005692:	d10a      	bne.n	80056aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	605a      	str	r2, [r3, #4]
  }
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b098      	sub	sp, #96	@ 0x60
 80056dc:	af02      	add	r7, sp, #8
 80056de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2200      	movs	r2, #0
 80056e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80056e8:	f7fd f88c 	bl	8002804 <HAL_GetTick>
 80056ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f003 0308 	and.w	r3, r3, #8
 80056f8:	2b08      	cmp	r3, #8
 80056fa:	d12f      	bne.n	800575c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005700:	9300      	str	r3, [sp, #0]
 8005702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005704:	2200      	movs	r2, #0
 8005706:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f000 f88e 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 8005710:	4603      	mov	r3, r0
 8005712:	2b00      	cmp	r3, #0
 8005714:	d022      	beq.n	800575c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800571c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800571e:	e853 3f00 	ldrex	r3, [r3]
 8005722:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005724:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800572a:	653b      	str	r3, [r7, #80]	@ 0x50
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	461a      	mov	r2, r3
 8005732:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005734:	647b      	str	r3, [r7, #68]	@ 0x44
 8005736:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005738:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800573a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800573c:	e841 2300 	strex	r3, r2, [r1]
 8005740:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005744:	2b00      	cmp	r3, #0
 8005746:	d1e6      	bne.n	8005716 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2220      	movs	r2, #32
 800574c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005758:	2303      	movs	r3, #3
 800575a:	e063      	b.n	8005824 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b04      	cmp	r3, #4
 8005768:	d149      	bne.n	80057fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800576a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005772:	2200      	movs	r2, #0
 8005774:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f000 f857 	bl	800582c <UART_WaitOnFlagUntilTimeout>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d03c      	beq.n	80057fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578c:	e853 3f00 	ldrex	r3, [r3]
 8005790:	623b      	str	r3, [r7, #32]
   return(result);
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005798:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	461a      	mov	r2, r3
 80057a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80057a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057aa:	e841 2300 	strex	r3, r2, [r1]
 80057ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1e6      	bne.n	8005784 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3308      	adds	r3, #8
 80057bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f023 0301 	bic.w	r3, r3, #1
 80057cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3308      	adds	r3, #8
 80057d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80057d6:	61fa      	str	r2, [r7, #28]
 80057d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057da:	69b9      	ldr	r1, [r7, #24]
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	e841 2300 	strex	r3, r2, [r1]
 80057e2:	617b      	str	r3, [r7, #20]
   return(result);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1e5      	bne.n	80057b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2220      	movs	r2, #32
 80057ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e012      	b.n	8005824 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2220      	movs	r2, #32
 8005802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2220      	movs	r2, #32
 800580a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2200      	movs	r2, #0
 8005818:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3758      	adds	r7, #88	@ 0x58
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	60f8      	str	r0, [r7, #12]
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	603b      	str	r3, [r7, #0]
 8005838:	4613      	mov	r3, r2
 800583a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800583c:	e04f      	b.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005844:	d04b      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005846:	f7fc ffdd 	bl	8002804 <HAL_GetTick>
 800584a:	4602      	mov	r2, r0
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	429a      	cmp	r2, r3
 8005854:	d302      	bcc.n	800585c <UART_WaitOnFlagUntilTimeout+0x30>
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d101      	bne.n	8005860 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800585c:	2303      	movs	r3, #3
 800585e:	e04e      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0304 	and.w	r3, r3, #4
 800586a:	2b00      	cmp	r3, #0
 800586c:	d037      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	2b80      	cmp	r3, #128	@ 0x80
 8005872:	d034      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
 8005874:	68bb      	ldr	r3, [r7, #8]
 8005876:	2b40      	cmp	r3, #64	@ 0x40
 8005878:	d031      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	69db      	ldr	r3, [r3, #28]
 8005880:	f003 0308 	and.w	r3, r3, #8
 8005884:	2b08      	cmp	r3, #8
 8005886:	d110      	bne.n	80058aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	2208      	movs	r2, #8
 800588e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f000 f838 	bl	8005906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2208      	movs	r2, #8
 800589a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e029      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	69db      	ldr	r3, [r3, #28]
 80058b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80058b8:	d111      	bne.n	80058de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80058c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058c4:	68f8      	ldr	r0, [r7, #12]
 80058c6:	f000 f81e 	bl	8005906 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2220      	movs	r2, #32
 80058ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80058da:	2303      	movs	r3, #3
 80058dc:	e00f      	b.n	80058fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	69da      	ldr	r2, [r3, #28]
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4013      	ands	r3, r2
 80058e8:	68ba      	ldr	r2, [r7, #8]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	bf0c      	ite	eq
 80058ee:	2301      	moveq	r3, #1
 80058f0:	2300      	movne	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	461a      	mov	r2, r3
 80058f6:	79fb      	ldrb	r3, [r7, #7]
 80058f8:	429a      	cmp	r2, r3
 80058fa:	d0a0      	beq.n	800583e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058fc:	2300      	movs	r3, #0
}
 80058fe:	4618      	mov	r0, r3
 8005900:	3710      	adds	r7, #16
 8005902:	46bd      	mov	sp, r7
 8005904:	bd80      	pop	{r7, pc}

08005906 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005906:	b480      	push	{r7}
 8005908:	b095      	sub	sp, #84	@ 0x54
 800590a:	af00      	add	r7, sp, #0
 800590c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800591c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005922:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	461a      	mov	r2, r3
 800592a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800592c:	643b      	str	r3, [r7, #64]	@ 0x40
 800592e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005930:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005932:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005934:	e841 2300 	strex	r3, r2, [r1]
 8005938:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800593a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1e6      	bne.n	800590e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	3308      	adds	r3, #8
 8005946:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005948:	6a3b      	ldr	r3, [r7, #32]
 800594a:	e853 3f00 	ldrex	r3, [r3]
 800594e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005956:	f023 0301 	bic.w	r3, r3, #1
 800595a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3308      	adds	r3, #8
 8005962:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005964:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005966:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005968:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800596a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800596c:	e841 2300 	strex	r3, r2, [r1]
 8005970:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	2b00      	cmp	r3, #0
 8005976:	d1e3      	bne.n	8005940 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800597c:	2b01      	cmp	r3, #1
 800597e:	d118      	bne.n	80059b2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	e853 3f00 	ldrex	r3, [r3]
 800598c:	60bb      	str	r3, [r7, #8]
   return(result);
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f023 0310 	bic.w	r3, r3, #16
 8005994:	647b      	str	r3, [r7, #68]	@ 0x44
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800599e:	61bb      	str	r3, [r7, #24]
 80059a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a2:	6979      	ldr	r1, [r7, #20]
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	e841 2300 	strex	r3, r2, [r1]
 80059aa:	613b      	str	r3, [r7, #16]
   return(result);
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1e6      	bne.n	8005980 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80059c6:	bf00      	nop
 80059c8:	3754      	adds	r7, #84	@ 0x54
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b085      	sub	sp, #20
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d101      	bne.n	80059e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80059e4:	2302      	movs	r3, #2
 80059e6:	e027      	b.n	8005a38 <HAL_UARTEx_DisableFifoMode+0x66>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2224      	movs	r2, #36	@ 0x24
 80059f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f022 0201 	bic.w	r2, r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a16:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68fa      	ldr	r2, [r7, #12]
 8005a24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2220      	movs	r2, #32
 8005a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a36:	2300      	movs	r3, #0
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3714      	adds	r7, #20
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b084      	sub	sp, #16
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d101      	bne.n	8005a5c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005a58:	2302      	movs	r3, #2
 8005a5a:	e02d      	b.n	8005ab8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2224      	movs	r2, #36	@ 0x24
 8005a68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 0201 	bic.w	r2, r2, #1
 8005a82:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	689b      	ldr	r3, [r3, #8]
 8005a8a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	683a      	ldr	r2, [r7, #0]
 8005a94:	430a      	orrs	r2, r1
 8005a96:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 f84f 	bl	8005b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68fa      	ldr	r2, [r7, #12]
 8005aa4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005ab6:	2300      	movs	r3, #0
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3710      	adds	r7, #16
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d101      	bne.n	8005ad8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	e02d      	b.n	8005b34 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2224      	movs	r2, #36	@ 0x24
 8005ae4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f022 0201 	bic.w	r2, r2, #1
 8005afe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 f811 	bl	8005b3c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2220      	movs	r2, #32
 8005b26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}

08005b3c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d108      	bne.n	8005b5e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005b5c:	e031      	b.n	8005bc2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005b5e:	2308      	movs	r3, #8
 8005b60:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005b62:	2308      	movs	r3, #8
 8005b64:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	689b      	ldr	r3, [r3, #8]
 8005b6c:	0e5b      	lsrs	r3, r3, #25
 8005b6e:	b2db      	uxtb	r3, r3
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	689b      	ldr	r3, [r3, #8]
 8005b7c:	0f5b      	lsrs	r3, r3, #29
 8005b7e:	b2db      	uxtb	r3, r3
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b86:	7bbb      	ldrb	r3, [r7, #14]
 8005b88:	7b3a      	ldrb	r2, [r7, #12]
 8005b8a:	4911      	ldr	r1, [pc, #68]	@ (8005bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8005b8c:	5c8a      	ldrb	r2, [r1, r2]
 8005b8e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005b92:	7b3a      	ldrb	r2, [r7, #12]
 8005b94:	490f      	ldr	r1, [pc, #60]	@ (8005bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8005b96:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005b98:	fb93 f3f2 	sdiv	r3, r3, r2
 8005b9c:	b29a      	uxth	r2, r3
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ba4:	7bfb      	ldrb	r3, [r7, #15]
 8005ba6:	7b7a      	ldrb	r2, [r7, #13]
 8005ba8:	4909      	ldr	r1, [pc, #36]	@ (8005bd0 <UARTEx_SetNbDataToProcess+0x94>)
 8005baa:	5c8a      	ldrb	r2, [r1, r2]
 8005bac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005bb0:	7b7a      	ldrb	r2, [r7, #13]
 8005bb2:	4908      	ldr	r1, [pc, #32]	@ (8005bd4 <UARTEx_SetNbDataToProcess+0x98>)
 8005bb4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005bb6:	fb93 f3f2 	sdiv	r3, r3, r2
 8005bba:	b29a      	uxth	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	08006c00 	.word	0x08006c00
 8005bd4:	08006c08 	.word	0x08006c08

08005bd8 <std>:
 8005bd8:	2300      	movs	r3, #0
 8005bda:	b510      	push	{r4, lr}
 8005bdc:	4604      	mov	r4, r0
 8005bde:	e9c0 3300 	strd	r3, r3, [r0]
 8005be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005be6:	6083      	str	r3, [r0, #8]
 8005be8:	8181      	strh	r1, [r0, #12]
 8005bea:	6643      	str	r3, [r0, #100]	@ 0x64
 8005bec:	81c2      	strh	r2, [r0, #14]
 8005bee:	6183      	str	r3, [r0, #24]
 8005bf0:	4619      	mov	r1, r3
 8005bf2:	2208      	movs	r2, #8
 8005bf4:	305c      	adds	r0, #92	@ 0x5c
 8005bf6:	f000 f921 	bl	8005e3c <memset>
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005c30 <std+0x58>)
 8005bfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8005c34 <std+0x5c>)
 8005c00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005c02:	4b0d      	ldr	r3, [pc, #52]	@ (8005c38 <std+0x60>)
 8005c04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005c06:	4b0d      	ldr	r3, [pc, #52]	@ (8005c3c <std+0x64>)
 8005c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8005c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c40 <std+0x68>)
 8005c0c:	6224      	str	r4, [r4, #32]
 8005c0e:	429c      	cmp	r4, r3
 8005c10:	d006      	beq.n	8005c20 <std+0x48>
 8005c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005c16:	4294      	cmp	r4, r2
 8005c18:	d002      	beq.n	8005c20 <std+0x48>
 8005c1a:	33d0      	adds	r3, #208	@ 0xd0
 8005c1c:	429c      	cmp	r4, r3
 8005c1e:	d105      	bne.n	8005c2c <std+0x54>
 8005c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c28:	f000 b93a 	b.w	8005ea0 <__retarget_lock_init_recursive>
 8005c2c:	bd10      	pop	{r4, pc}
 8005c2e:	bf00      	nop
 8005c30:	080066f5 	.word	0x080066f5
 8005c34:	08006717 	.word	0x08006717
 8005c38:	0800674f 	.word	0x0800674f
 8005c3c:	08006773 	.word	0x08006773
 8005c40:	20040188 	.word	0x20040188

08005c44 <stdio_exit_handler>:
 8005c44:	4a02      	ldr	r2, [pc, #8]	@ (8005c50 <stdio_exit_handler+0xc>)
 8005c46:	4903      	ldr	r1, [pc, #12]	@ (8005c54 <stdio_exit_handler+0x10>)
 8005c48:	4803      	ldr	r0, [pc, #12]	@ (8005c58 <stdio_exit_handler+0x14>)
 8005c4a:	f000 b869 	b.w	8005d20 <_fwalk_sglue>
 8005c4e:	bf00      	nop
 8005c50:	2004000c 	.word	0x2004000c
 8005c54:	0800668d 	.word	0x0800668d
 8005c58:	2004001c 	.word	0x2004001c

08005c5c <cleanup_stdio>:
 8005c5c:	6841      	ldr	r1, [r0, #4]
 8005c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005c90 <cleanup_stdio+0x34>)
 8005c60:	4299      	cmp	r1, r3
 8005c62:	b510      	push	{r4, lr}
 8005c64:	4604      	mov	r4, r0
 8005c66:	d001      	beq.n	8005c6c <cleanup_stdio+0x10>
 8005c68:	f000 fd10 	bl	800668c <_fflush_r>
 8005c6c:	68a1      	ldr	r1, [r4, #8]
 8005c6e:	4b09      	ldr	r3, [pc, #36]	@ (8005c94 <cleanup_stdio+0x38>)
 8005c70:	4299      	cmp	r1, r3
 8005c72:	d002      	beq.n	8005c7a <cleanup_stdio+0x1e>
 8005c74:	4620      	mov	r0, r4
 8005c76:	f000 fd09 	bl	800668c <_fflush_r>
 8005c7a:	68e1      	ldr	r1, [r4, #12]
 8005c7c:	4b06      	ldr	r3, [pc, #24]	@ (8005c98 <cleanup_stdio+0x3c>)
 8005c7e:	4299      	cmp	r1, r3
 8005c80:	d004      	beq.n	8005c8c <cleanup_stdio+0x30>
 8005c82:	4620      	mov	r0, r4
 8005c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c88:	f000 bd00 	b.w	800668c <_fflush_r>
 8005c8c:	bd10      	pop	{r4, pc}
 8005c8e:	bf00      	nop
 8005c90:	20040188 	.word	0x20040188
 8005c94:	200401f0 	.word	0x200401f0
 8005c98:	20040258 	.word	0x20040258

08005c9c <global_stdio_init.part.0>:
 8005c9c:	b510      	push	{r4, lr}
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005ccc <global_stdio_init.part.0+0x30>)
 8005ca0:	4c0b      	ldr	r4, [pc, #44]	@ (8005cd0 <global_stdio_init.part.0+0x34>)
 8005ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8005cd4 <global_stdio_init.part.0+0x38>)
 8005ca4:	601a      	str	r2, [r3, #0]
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2104      	movs	r1, #4
 8005cac:	f7ff ff94 	bl	8005bd8 <std>
 8005cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	2109      	movs	r1, #9
 8005cb8:	f7ff ff8e 	bl	8005bd8 <std>
 8005cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005cc0:	2202      	movs	r2, #2
 8005cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cc6:	2112      	movs	r1, #18
 8005cc8:	f7ff bf86 	b.w	8005bd8 <std>
 8005ccc:	200402c0 	.word	0x200402c0
 8005cd0:	20040188 	.word	0x20040188
 8005cd4:	08005c45 	.word	0x08005c45

08005cd8 <__sfp_lock_acquire>:
 8005cd8:	4801      	ldr	r0, [pc, #4]	@ (8005ce0 <__sfp_lock_acquire+0x8>)
 8005cda:	f000 b8e2 	b.w	8005ea2 <__retarget_lock_acquire_recursive>
 8005cde:	bf00      	nop
 8005ce0:	200402c5 	.word	0x200402c5

08005ce4 <__sfp_lock_release>:
 8005ce4:	4801      	ldr	r0, [pc, #4]	@ (8005cec <__sfp_lock_release+0x8>)
 8005ce6:	f000 b8dd 	b.w	8005ea4 <__retarget_lock_release_recursive>
 8005cea:	bf00      	nop
 8005cec:	200402c5 	.word	0x200402c5

08005cf0 <__sinit>:
 8005cf0:	b510      	push	{r4, lr}
 8005cf2:	4604      	mov	r4, r0
 8005cf4:	f7ff fff0 	bl	8005cd8 <__sfp_lock_acquire>
 8005cf8:	6a23      	ldr	r3, [r4, #32]
 8005cfa:	b11b      	cbz	r3, 8005d04 <__sinit+0x14>
 8005cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d00:	f7ff bff0 	b.w	8005ce4 <__sfp_lock_release>
 8005d04:	4b04      	ldr	r3, [pc, #16]	@ (8005d18 <__sinit+0x28>)
 8005d06:	6223      	str	r3, [r4, #32]
 8005d08:	4b04      	ldr	r3, [pc, #16]	@ (8005d1c <__sinit+0x2c>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1f5      	bne.n	8005cfc <__sinit+0xc>
 8005d10:	f7ff ffc4 	bl	8005c9c <global_stdio_init.part.0>
 8005d14:	e7f2      	b.n	8005cfc <__sinit+0xc>
 8005d16:	bf00      	nop
 8005d18:	08005c5d 	.word	0x08005c5d
 8005d1c:	200402c0 	.word	0x200402c0

08005d20 <_fwalk_sglue>:
 8005d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d24:	4607      	mov	r7, r0
 8005d26:	4688      	mov	r8, r1
 8005d28:	4614      	mov	r4, r2
 8005d2a:	2600      	movs	r6, #0
 8005d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d30:	f1b9 0901 	subs.w	r9, r9, #1
 8005d34:	d505      	bpl.n	8005d42 <_fwalk_sglue+0x22>
 8005d36:	6824      	ldr	r4, [r4, #0]
 8005d38:	2c00      	cmp	r4, #0
 8005d3a:	d1f7      	bne.n	8005d2c <_fwalk_sglue+0xc>
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d42:	89ab      	ldrh	r3, [r5, #12]
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d907      	bls.n	8005d58 <_fwalk_sglue+0x38>
 8005d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	d003      	beq.n	8005d58 <_fwalk_sglue+0x38>
 8005d50:	4629      	mov	r1, r5
 8005d52:	4638      	mov	r0, r7
 8005d54:	47c0      	blx	r8
 8005d56:	4306      	orrs	r6, r0
 8005d58:	3568      	adds	r5, #104	@ 0x68
 8005d5a:	e7e9      	b.n	8005d30 <_fwalk_sglue+0x10>

08005d5c <iprintf>:
 8005d5c:	b40f      	push	{r0, r1, r2, r3}
 8005d5e:	b507      	push	{r0, r1, r2, lr}
 8005d60:	4906      	ldr	r1, [pc, #24]	@ (8005d7c <iprintf+0x20>)
 8005d62:	ab04      	add	r3, sp, #16
 8005d64:	6808      	ldr	r0, [r1, #0]
 8005d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d6a:	6881      	ldr	r1, [r0, #8]
 8005d6c:	9301      	str	r3, [sp, #4]
 8005d6e:	f000 f8c3 	bl	8005ef8 <_vfiprintf_r>
 8005d72:	b003      	add	sp, #12
 8005d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d78:	b004      	add	sp, #16
 8005d7a:	4770      	bx	lr
 8005d7c:	20040018 	.word	0x20040018

08005d80 <_puts_r>:
 8005d80:	6a03      	ldr	r3, [r0, #32]
 8005d82:	b570      	push	{r4, r5, r6, lr}
 8005d84:	6884      	ldr	r4, [r0, #8]
 8005d86:	4605      	mov	r5, r0
 8005d88:	460e      	mov	r6, r1
 8005d8a:	b90b      	cbnz	r3, 8005d90 <_puts_r+0x10>
 8005d8c:	f7ff ffb0 	bl	8005cf0 <__sinit>
 8005d90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d92:	07db      	lsls	r3, r3, #31
 8005d94:	d405      	bmi.n	8005da2 <_puts_r+0x22>
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	0598      	lsls	r0, r3, #22
 8005d9a:	d402      	bmi.n	8005da2 <_puts_r+0x22>
 8005d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d9e:	f000 f880 	bl	8005ea2 <__retarget_lock_acquire_recursive>
 8005da2:	89a3      	ldrh	r3, [r4, #12]
 8005da4:	0719      	lsls	r1, r3, #28
 8005da6:	d502      	bpl.n	8005dae <_puts_r+0x2e>
 8005da8:	6923      	ldr	r3, [r4, #16]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d135      	bne.n	8005e1a <_puts_r+0x9a>
 8005dae:	4621      	mov	r1, r4
 8005db0:	4628      	mov	r0, r5
 8005db2:	f000 fd21 	bl	80067f8 <__swsetup_r>
 8005db6:	b380      	cbz	r0, 8005e1a <_puts_r+0x9a>
 8005db8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005dbe:	07da      	lsls	r2, r3, #31
 8005dc0:	d405      	bmi.n	8005dce <_puts_r+0x4e>
 8005dc2:	89a3      	ldrh	r3, [r4, #12]
 8005dc4:	059b      	lsls	r3, r3, #22
 8005dc6:	d402      	bmi.n	8005dce <_puts_r+0x4e>
 8005dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005dca:	f000 f86b 	bl	8005ea4 <__retarget_lock_release_recursive>
 8005dce:	4628      	mov	r0, r5
 8005dd0:	bd70      	pop	{r4, r5, r6, pc}
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	da04      	bge.n	8005de0 <_puts_r+0x60>
 8005dd6:	69a2      	ldr	r2, [r4, #24]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	dc17      	bgt.n	8005e0c <_puts_r+0x8c>
 8005ddc:	290a      	cmp	r1, #10
 8005dde:	d015      	beq.n	8005e0c <_puts_r+0x8c>
 8005de0:	6823      	ldr	r3, [r4, #0]
 8005de2:	1c5a      	adds	r2, r3, #1
 8005de4:	6022      	str	r2, [r4, #0]
 8005de6:	7019      	strb	r1, [r3, #0]
 8005de8:	68a3      	ldr	r3, [r4, #8]
 8005dea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005dee:	3b01      	subs	r3, #1
 8005df0:	60a3      	str	r3, [r4, #8]
 8005df2:	2900      	cmp	r1, #0
 8005df4:	d1ed      	bne.n	8005dd2 <_puts_r+0x52>
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	da11      	bge.n	8005e1e <_puts_r+0x9e>
 8005dfa:	4622      	mov	r2, r4
 8005dfc:	210a      	movs	r1, #10
 8005dfe:	4628      	mov	r0, r5
 8005e00:	f000 fcbb 	bl	800677a <__swbuf_r>
 8005e04:	3001      	adds	r0, #1
 8005e06:	d0d7      	beq.n	8005db8 <_puts_r+0x38>
 8005e08:	250a      	movs	r5, #10
 8005e0a:	e7d7      	b.n	8005dbc <_puts_r+0x3c>
 8005e0c:	4622      	mov	r2, r4
 8005e0e:	4628      	mov	r0, r5
 8005e10:	f000 fcb3 	bl	800677a <__swbuf_r>
 8005e14:	3001      	adds	r0, #1
 8005e16:	d1e7      	bne.n	8005de8 <_puts_r+0x68>
 8005e18:	e7ce      	b.n	8005db8 <_puts_r+0x38>
 8005e1a:	3e01      	subs	r6, #1
 8005e1c:	e7e4      	b.n	8005de8 <_puts_r+0x68>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	1c5a      	adds	r2, r3, #1
 8005e22:	6022      	str	r2, [r4, #0]
 8005e24:	220a      	movs	r2, #10
 8005e26:	701a      	strb	r2, [r3, #0]
 8005e28:	e7ee      	b.n	8005e08 <_puts_r+0x88>
	...

08005e2c <puts>:
 8005e2c:	4b02      	ldr	r3, [pc, #8]	@ (8005e38 <puts+0xc>)
 8005e2e:	4601      	mov	r1, r0
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	f7ff bfa5 	b.w	8005d80 <_puts_r>
 8005e36:	bf00      	nop
 8005e38:	20040018 	.word	0x20040018

08005e3c <memset>:
 8005e3c:	4402      	add	r2, r0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d100      	bne.n	8005e46 <memset+0xa>
 8005e44:	4770      	bx	lr
 8005e46:	f803 1b01 	strb.w	r1, [r3], #1
 8005e4a:	e7f9      	b.n	8005e40 <memset+0x4>

08005e4c <__errno>:
 8005e4c:	4b01      	ldr	r3, [pc, #4]	@ (8005e54 <__errno+0x8>)
 8005e4e:	6818      	ldr	r0, [r3, #0]
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	20040018 	.word	0x20040018

08005e58 <__libc_init_array>:
 8005e58:	b570      	push	{r4, r5, r6, lr}
 8005e5a:	4d0d      	ldr	r5, [pc, #52]	@ (8005e90 <__libc_init_array+0x38>)
 8005e5c:	4c0d      	ldr	r4, [pc, #52]	@ (8005e94 <__libc_init_array+0x3c>)
 8005e5e:	1b64      	subs	r4, r4, r5
 8005e60:	10a4      	asrs	r4, r4, #2
 8005e62:	2600      	movs	r6, #0
 8005e64:	42a6      	cmp	r6, r4
 8005e66:	d109      	bne.n	8005e7c <__libc_init_array+0x24>
 8005e68:	4d0b      	ldr	r5, [pc, #44]	@ (8005e98 <__libc_init_array+0x40>)
 8005e6a:	4c0c      	ldr	r4, [pc, #48]	@ (8005e9c <__libc_init_array+0x44>)
 8005e6c:	f000 fe3e 	bl	8006aec <_init>
 8005e70:	1b64      	subs	r4, r4, r5
 8005e72:	10a4      	asrs	r4, r4, #2
 8005e74:	2600      	movs	r6, #0
 8005e76:	42a6      	cmp	r6, r4
 8005e78:	d105      	bne.n	8005e86 <__libc_init_array+0x2e>
 8005e7a:	bd70      	pop	{r4, r5, r6, pc}
 8005e7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e80:	4798      	blx	r3
 8005e82:	3601      	adds	r6, #1
 8005e84:	e7ee      	b.n	8005e64 <__libc_init_array+0xc>
 8005e86:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e8a:	4798      	blx	r3
 8005e8c:	3601      	adds	r6, #1
 8005e8e:	e7f2      	b.n	8005e76 <__libc_init_array+0x1e>
 8005e90:	08006c4c 	.word	0x08006c4c
 8005e94:	08006c4c 	.word	0x08006c4c
 8005e98:	08006c4c 	.word	0x08006c4c
 8005e9c:	08006c50 	.word	0x08006c50

08005ea0 <__retarget_lock_init_recursive>:
 8005ea0:	4770      	bx	lr

08005ea2 <__retarget_lock_acquire_recursive>:
 8005ea2:	4770      	bx	lr

08005ea4 <__retarget_lock_release_recursive>:
 8005ea4:	4770      	bx	lr

08005ea6 <__sfputc_r>:
 8005ea6:	6893      	ldr	r3, [r2, #8]
 8005ea8:	3b01      	subs	r3, #1
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	b410      	push	{r4}
 8005eae:	6093      	str	r3, [r2, #8]
 8005eb0:	da08      	bge.n	8005ec4 <__sfputc_r+0x1e>
 8005eb2:	6994      	ldr	r4, [r2, #24]
 8005eb4:	42a3      	cmp	r3, r4
 8005eb6:	db01      	blt.n	8005ebc <__sfputc_r+0x16>
 8005eb8:	290a      	cmp	r1, #10
 8005eba:	d103      	bne.n	8005ec4 <__sfputc_r+0x1e>
 8005ebc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ec0:	f000 bc5b 	b.w	800677a <__swbuf_r>
 8005ec4:	6813      	ldr	r3, [r2, #0]
 8005ec6:	1c58      	adds	r0, r3, #1
 8005ec8:	6010      	str	r0, [r2, #0]
 8005eca:	7019      	strb	r1, [r3, #0]
 8005ecc:	4608      	mov	r0, r1
 8005ece:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ed2:	4770      	bx	lr

08005ed4 <__sfputs_r>:
 8005ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed6:	4606      	mov	r6, r0
 8005ed8:	460f      	mov	r7, r1
 8005eda:	4614      	mov	r4, r2
 8005edc:	18d5      	adds	r5, r2, r3
 8005ede:	42ac      	cmp	r4, r5
 8005ee0:	d101      	bne.n	8005ee6 <__sfputs_r+0x12>
 8005ee2:	2000      	movs	r0, #0
 8005ee4:	e007      	b.n	8005ef6 <__sfputs_r+0x22>
 8005ee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eea:	463a      	mov	r2, r7
 8005eec:	4630      	mov	r0, r6
 8005eee:	f7ff ffda 	bl	8005ea6 <__sfputc_r>
 8005ef2:	1c43      	adds	r3, r0, #1
 8005ef4:	d1f3      	bne.n	8005ede <__sfputs_r+0xa>
 8005ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005ef8 <_vfiprintf_r>:
 8005ef8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005efc:	460d      	mov	r5, r1
 8005efe:	b09d      	sub	sp, #116	@ 0x74
 8005f00:	4614      	mov	r4, r2
 8005f02:	4698      	mov	r8, r3
 8005f04:	4606      	mov	r6, r0
 8005f06:	b118      	cbz	r0, 8005f10 <_vfiprintf_r+0x18>
 8005f08:	6a03      	ldr	r3, [r0, #32]
 8005f0a:	b90b      	cbnz	r3, 8005f10 <_vfiprintf_r+0x18>
 8005f0c:	f7ff fef0 	bl	8005cf0 <__sinit>
 8005f10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f12:	07d9      	lsls	r1, r3, #31
 8005f14:	d405      	bmi.n	8005f22 <_vfiprintf_r+0x2a>
 8005f16:	89ab      	ldrh	r3, [r5, #12]
 8005f18:	059a      	lsls	r2, r3, #22
 8005f1a:	d402      	bmi.n	8005f22 <_vfiprintf_r+0x2a>
 8005f1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f1e:	f7ff ffc0 	bl	8005ea2 <__retarget_lock_acquire_recursive>
 8005f22:	89ab      	ldrh	r3, [r5, #12]
 8005f24:	071b      	lsls	r3, r3, #28
 8005f26:	d501      	bpl.n	8005f2c <_vfiprintf_r+0x34>
 8005f28:	692b      	ldr	r3, [r5, #16]
 8005f2a:	b99b      	cbnz	r3, 8005f54 <_vfiprintf_r+0x5c>
 8005f2c:	4629      	mov	r1, r5
 8005f2e:	4630      	mov	r0, r6
 8005f30:	f000 fc62 	bl	80067f8 <__swsetup_r>
 8005f34:	b170      	cbz	r0, 8005f54 <_vfiprintf_r+0x5c>
 8005f36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f38:	07dc      	lsls	r4, r3, #31
 8005f3a:	d504      	bpl.n	8005f46 <_vfiprintf_r+0x4e>
 8005f3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f40:	b01d      	add	sp, #116	@ 0x74
 8005f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f46:	89ab      	ldrh	r3, [r5, #12]
 8005f48:	0598      	lsls	r0, r3, #22
 8005f4a:	d4f7      	bmi.n	8005f3c <_vfiprintf_r+0x44>
 8005f4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f4e:	f7ff ffa9 	bl	8005ea4 <__retarget_lock_release_recursive>
 8005f52:	e7f3      	b.n	8005f3c <_vfiprintf_r+0x44>
 8005f54:	2300      	movs	r3, #0
 8005f56:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f58:	2320      	movs	r3, #32
 8005f5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f62:	2330      	movs	r3, #48	@ 0x30
 8005f64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006114 <_vfiprintf_r+0x21c>
 8005f68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f6c:	f04f 0901 	mov.w	r9, #1
 8005f70:	4623      	mov	r3, r4
 8005f72:	469a      	mov	sl, r3
 8005f74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f78:	b10a      	cbz	r2, 8005f7e <_vfiprintf_r+0x86>
 8005f7a:	2a25      	cmp	r2, #37	@ 0x25
 8005f7c:	d1f9      	bne.n	8005f72 <_vfiprintf_r+0x7a>
 8005f7e:	ebba 0b04 	subs.w	fp, sl, r4
 8005f82:	d00b      	beq.n	8005f9c <_vfiprintf_r+0xa4>
 8005f84:	465b      	mov	r3, fp
 8005f86:	4622      	mov	r2, r4
 8005f88:	4629      	mov	r1, r5
 8005f8a:	4630      	mov	r0, r6
 8005f8c:	f7ff ffa2 	bl	8005ed4 <__sfputs_r>
 8005f90:	3001      	adds	r0, #1
 8005f92:	f000 80a7 	beq.w	80060e4 <_vfiprintf_r+0x1ec>
 8005f96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f98:	445a      	add	r2, fp
 8005f9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f000 809f 	beq.w	80060e4 <_vfiprintf_r+0x1ec>
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005fac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fb0:	f10a 0a01 	add.w	sl, sl, #1
 8005fb4:	9304      	str	r3, [sp, #16]
 8005fb6:	9307      	str	r3, [sp, #28]
 8005fb8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fbe:	4654      	mov	r4, sl
 8005fc0:	2205      	movs	r2, #5
 8005fc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fc6:	4853      	ldr	r0, [pc, #332]	@ (8006114 <_vfiprintf_r+0x21c>)
 8005fc8:	f7fa f91a 	bl	8000200 <memchr>
 8005fcc:	9a04      	ldr	r2, [sp, #16]
 8005fce:	b9d8      	cbnz	r0, 8006008 <_vfiprintf_r+0x110>
 8005fd0:	06d1      	lsls	r1, r2, #27
 8005fd2:	bf44      	itt	mi
 8005fd4:	2320      	movmi	r3, #32
 8005fd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fda:	0713      	lsls	r3, r2, #28
 8005fdc:	bf44      	itt	mi
 8005fde:	232b      	movmi	r3, #43	@ 0x2b
 8005fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fe4:	f89a 3000 	ldrb.w	r3, [sl]
 8005fe8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fea:	d015      	beq.n	8006018 <_vfiprintf_r+0x120>
 8005fec:	9a07      	ldr	r2, [sp, #28]
 8005fee:	4654      	mov	r4, sl
 8005ff0:	2000      	movs	r0, #0
 8005ff2:	f04f 0c0a 	mov.w	ip, #10
 8005ff6:	4621      	mov	r1, r4
 8005ff8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ffc:	3b30      	subs	r3, #48	@ 0x30
 8005ffe:	2b09      	cmp	r3, #9
 8006000:	d94b      	bls.n	800609a <_vfiprintf_r+0x1a2>
 8006002:	b1b0      	cbz	r0, 8006032 <_vfiprintf_r+0x13a>
 8006004:	9207      	str	r2, [sp, #28]
 8006006:	e014      	b.n	8006032 <_vfiprintf_r+0x13a>
 8006008:	eba0 0308 	sub.w	r3, r0, r8
 800600c:	fa09 f303 	lsl.w	r3, r9, r3
 8006010:	4313      	orrs	r3, r2
 8006012:	9304      	str	r3, [sp, #16]
 8006014:	46a2      	mov	sl, r4
 8006016:	e7d2      	b.n	8005fbe <_vfiprintf_r+0xc6>
 8006018:	9b03      	ldr	r3, [sp, #12]
 800601a:	1d19      	adds	r1, r3, #4
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	9103      	str	r1, [sp, #12]
 8006020:	2b00      	cmp	r3, #0
 8006022:	bfbb      	ittet	lt
 8006024:	425b      	neglt	r3, r3
 8006026:	f042 0202 	orrlt.w	r2, r2, #2
 800602a:	9307      	strge	r3, [sp, #28]
 800602c:	9307      	strlt	r3, [sp, #28]
 800602e:	bfb8      	it	lt
 8006030:	9204      	strlt	r2, [sp, #16]
 8006032:	7823      	ldrb	r3, [r4, #0]
 8006034:	2b2e      	cmp	r3, #46	@ 0x2e
 8006036:	d10a      	bne.n	800604e <_vfiprintf_r+0x156>
 8006038:	7863      	ldrb	r3, [r4, #1]
 800603a:	2b2a      	cmp	r3, #42	@ 0x2a
 800603c:	d132      	bne.n	80060a4 <_vfiprintf_r+0x1ac>
 800603e:	9b03      	ldr	r3, [sp, #12]
 8006040:	1d1a      	adds	r2, r3, #4
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	9203      	str	r2, [sp, #12]
 8006046:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800604a:	3402      	adds	r4, #2
 800604c:	9305      	str	r3, [sp, #20]
 800604e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006124 <_vfiprintf_r+0x22c>
 8006052:	7821      	ldrb	r1, [r4, #0]
 8006054:	2203      	movs	r2, #3
 8006056:	4650      	mov	r0, sl
 8006058:	f7fa f8d2 	bl	8000200 <memchr>
 800605c:	b138      	cbz	r0, 800606e <_vfiprintf_r+0x176>
 800605e:	9b04      	ldr	r3, [sp, #16]
 8006060:	eba0 000a 	sub.w	r0, r0, sl
 8006064:	2240      	movs	r2, #64	@ 0x40
 8006066:	4082      	lsls	r2, r0
 8006068:	4313      	orrs	r3, r2
 800606a:	3401      	adds	r4, #1
 800606c:	9304      	str	r3, [sp, #16]
 800606e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006072:	4829      	ldr	r0, [pc, #164]	@ (8006118 <_vfiprintf_r+0x220>)
 8006074:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006078:	2206      	movs	r2, #6
 800607a:	f7fa f8c1 	bl	8000200 <memchr>
 800607e:	2800      	cmp	r0, #0
 8006080:	d03f      	beq.n	8006102 <_vfiprintf_r+0x20a>
 8006082:	4b26      	ldr	r3, [pc, #152]	@ (800611c <_vfiprintf_r+0x224>)
 8006084:	bb1b      	cbnz	r3, 80060ce <_vfiprintf_r+0x1d6>
 8006086:	9b03      	ldr	r3, [sp, #12]
 8006088:	3307      	adds	r3, #7
 800608a:	f023 0307 	bic.w	r3, r3, #7
 800608e:	3308      	adds	r3, #8
 8006090:	9303      	str	r3, [sp, #12]
 8006092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006094:	443b      	add	r3, r7
 8006096:	9309      	str	r3, [sp, #36]	@ 0x24
 8006098:	e76a      	b.n	8005f70 <_vfiprintf_r+0x78>
 800609a:	fb0c 3202 	mla	r2, ip, r2, r3
 800609e:	460c      	mov	r4, r1
 80060a0:	2001      	movs	r0, #1
 80060a2:	e7a8      	b.n	8005ff6 <_vfiprintf_r+0xfe>
 80060a4:	2300      	movs	r3, #0
 80060a6:	3401      	adds	r4, #1
 80060a8:	9305      	str	r3, [sp, #20]
 80060aa:	4619      	mov	r1, r3
 80060ac:	f04f 0c0a 	mov.w	ip, #10
 80060b0:	4620      	mov	r0, r4
 80060b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060b6:	3a30      	subs	r2, #48	@ 0x30
 80060b8:	2a09      	cmp	r2, #9
 80060ba:	d903      	bls.n	80060c4 <_vfiprintf_r+0x1cc>
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d0c6      	beq.n	800604e <_vfiprintf_r+0x156>
 80060c0:	9105      	str	r1, [sp, #20]
 80060c2:	e7c4      	b.n	800604e <_vfiprintf_r+0x156>
 80060c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80060c8:	4604      	mov	r4, r0
 80060ca:	2301      	movs	r3, #1
 80060cc:	e7f0      	b.n	80060b0 <_vfiprintf_r+0x1b8>
 80060ce:	ab03      	add	r3, sp, #12
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	462a      	mov	r2, r5
 80060d4:	4b12      	ldr	r3, [pc, #72]	@ (8006120 <_vfiprintf_r+0x228>)
 80060d6:	a904      	add	r1, sp, #16
 80060d8:	4630      	mov	r0, r6
 80060da:	f3af 8000 	nop.w
 80060de:	4607      	mov	r7, r0
 80060e0:	1c78      	adds	r0, r7, #1
 80060e2:	d1d6      	bne.n	8006092 <_vfiprintf_r+0x19a>
 80060e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060e6:	07d9      	lsls	r1, r3, #31
 80060e8:	d405      	bmi.n	80060f6 <_vfiprintf_r+0x1fe>
 80060ea:	89ab      	ldrh	r3, [r5, #12]
 80060ec:	059a      	lsls	r2, r3, #22
 80060ee:	d402      	bmi.n	80060f6 <_vfiprintf_r+0x1fe>
 80060f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060f2:	f7ff fed7 	bl	8005ea4 <__retarget_lock_release_recursive>
 80060f6:	89ab      	ldrh	r3, [r5, #12]
 80060f8:	065b      	lsls	r3, r3, #25
 80060fa:	f53f af1f 	bmi.w	8005f3c <_vfiprintf_r+0x44>
 80060fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006100:	e71e      	b.n	8005f40 <_vfiprintf_r+0x48>
 8006102:	ab03      	add	r3, sp, #12
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	462a      	mov	r2, r5
 8006108:	4b05      	ldr	r3, [pc, #20]	@ (8006120 <_vfiprintf_r+0x228>)
 800610a:	a904      	add	r1, sp, #16
 800610c:	4630      	mov	r0, r6
 800610e:	f000 f91b 	bl	8006348 <_printf_i>
 8006112:	e7e4      	b.n	80060de <_vfiprintf_r+0x1e6>
 8006114:	08006c10 	.word	0x08006c10
 8006118:	08006c1a 	.word	0x08006c1a
 800611c:	00000000 	.word	0x00000000
 8006120:	08005ed5 	.word	0x08005ed5
 8006124:	08006c16 	.word	0x08006c16

08006128 <sbrk_aligned>:
 8006128:	b570      	push	{r4, r5, r6, lr}
 800612a:	4e0f      	ldr	r6, [pc, #60]	@ (8006168 <sbrk_aligned+0x40>)
 800612c:	460c      	mov	r4, r1
 800612e:	6831      	ldr	r1, [r6, #0]
 8006130:	4605      	mov	r5, r0
 8006132:	b911      	cbnz	r1, 800613a <sbrk_aligned+0x12>
 8006134:	f000 fc4c 	bl	80069d0 <_sbrk_r>
 8006138:	6030      	str	r0, [r6, #0]
 800613a:	4621      	mov	r1, r4
 800613c:	4628      	mov	r0, r5
 800613e:	f000 fc47 	bl	80069d0 <_sbrk_r>
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	d103      	bne.n	800614e <sbrk_aligned+0x26>
 8006146:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800614a:	4620      	mov	r0, r4
 800614c:	bd70      	pop	{r4, r5, r6, pc}
 800614e:	1cc4      	adds	r4, r0, #3
 8006150:	f024 0403 	bic.w	r4, r4, #3
 8006154:	42a0      	cmp	r0, r4
 8006156:	d0f8      	beq.n	800614a <sbrk_aligned+0x22>
 8006158:	1a21      	subs	r1, r4, r0
 800615a:	4628      	mov	r0, r5
 800615c:	f000 fc38 	bl	80069d0 <_sbrk_r>
 8006160:	3001      	adds	r0, #1
 8006162:	d1f2      	bne.n	800614a <sbrk_aligned+0x22>
 8006164:	e7ef      	b.n	8006146 <sbrk_aligned+0x1e>
 8006166:	bf00      	nop
 8006168:	200402c8 	.word	0x200402c8

0800616c <_malloc_r>:
 800616c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006170:	1ccd      	adds	r5, r1, #3
 8006172:	f025 0503 	bic.w	r5, r5, #3
 8006176:	3508      	adds	r5, #8
 8006178:	2d0c      	cmp	r5, #12
 800617a:	bf38      	it	cc
 800617c:	250c      	movcc	r5, #12
 800617e:	2d00      	cmp	r5, #0
 8006180:	4606      	mov	r6, r0
 8006182:	db01      	blt.n	8006188 <_malloc_r+0x1c>
 8006184:	42a9      	cmp	r1, r5
 8006186:	d904      	bls.n	8006192 <_malloc_r+0x26>
 8006188:	230c      	movs	r3, #12
 800618a:	6033      	str	r3, [r6, #0]
 800618c:	2000      	movs	r0, #0
 800618e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006192:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006268 <_malloc_r+0xfc>
 8006196:	f000 faa1 	bl	80066dc <__malloc_lock>
 800619a:	f8d8 3000 	ldr.w	r3, [r8]
 800619e:	461c      	mov	r4, r3
 80061a0:	bb44      	cbnz	r4, 80061f4 <_malloc_r+0x88>
 80061a2:	4629      	mov	r1, r5
 80061a4:	4630      	mov	r0, r6
 80061a6:	f7ff ffbf 	bl	8006128 <sbrk_aligned>
 80061aa:	1c43      	adds	r3, r0, #1
 80061ac:	4604      	mov	r4, r0
 80061ae:	d158      	bne.n	8006262 <_malloc_r+0xf6>
 80061b0:	f8d8 4000 	ldr.w	r4, [r8]
 80061b4:	4627      	mov	r7, r4
 80061b6:	2f00      	cmp	r7, #0
 80061b8:	d143      	bne.n	8006242 <_malloc_r+0xd6>
 80061ba:	2c00      	cmp	r4, #0
 80061bc:	d04b      	beq.n	8006256 <_malloc_r+0xea>
 80061be:	6823      	ldr	r3, [r4, #0]
 80061c0:	4639      	mov	r1, r7
 80061c2:	4630      	mov	r0, r6
 80061c4:	eb04 0903 	add.w	r9, r4, r3
 80061c8:	f000 fc02 	bl	80069d0 <_sbrk_r>
 80061cc:	4581      	cmp	r9, r0
 80061ce:	d142      	bne.n	8006256 <_malloc_r+0xea>
 80061d0:	6821      	ldr	r1, [r4, #0]
 80061d2:	1a6d      	subs	r5, r5, r1
 80061d4:	4629      	mov	r1, r5
 80061d6:	4630      	mov	r0, r6
 80061d8:	f7ff ffa6 	bl	8006128 <sbrk_aligned>
 80061dc:	3001      	adds	r0, #1
 80061de:	d03a      	beq.n	8006256 <_malloc_r+0xea>
 80061e0:	6823      	ldr	r3, [r4, #0]
 80061e2:	442b      	add	r3, r5
 80061e4:	6023      	str	r3, [r4, #0]
 80061e6:	f8d8 3000 	ldr.w	r3, [r8]
 80061ea:	685a      	ldr	r2, [r3, #4]
 80061ec:	bb62      	cbnz	r2, 8006248 <_malloc_r+0xdc>
 80061ee:	f8c8 7000 	str.w	r7, [r8]
 80061f2:	e00f      	b.n	8006214 <_malloc_r+0xa8>
 80061f4:	6822      	ldr	r2, [r4, #0]
 80061f6:	1b52      	subs	r2, r2, r5
 80061f8:	d420      	bmi.n	800623c <_malloc_r+0xd0>
 80061fa:	2a0b      	cmp	r2, #11
 80061fc:	d917      	bls.n	800622e <_malloc_r+0xc2>
 80061fe:	1961      	adds	r1, r4, r5
 8006200:	42a3      	cmp	r3, r4
 8006202:	6025      	str	r5, [r4, #0]
 8006204:	bf18      	it	ne
 8006206:	6059      	strne	r1, [r3, #4]
 8006208:	6863      	ldr	r3, [r4, #4]
 800620a:	bf08      	it	eq
 800620c:	f8c8 1000 	streq.w	r1, [r8]
 8006210:	5162      	str	r2, [r4, r5]
 8006212:	604b      	str	r3, [r1, #4]
 8006214:	4630      	mov	r0, r6
 8006216:	f000 fa67 	bl	80066e8 <__malloc_unlock>
 800621a:	f104 000b 	add.w	r0, r4, #11
 800621e:	1d23      	adds	r3, r4, #4
 8006220:	f020 0007 	bic.w	r0, r0, #7
 8006224:	1ac2      	subs	r2, r0, r3
 8006226:	bf1c      	itt	ne
 8006228:	1a1b      	subne	r3, r3, r0
 800622a:	50a3      	strne	r3, [r4, r2]
 800622c:	e7af      	b.n	800618e <_malloc_r+0x22>
 800622e:	6862      	ldr	r2, [r4, #4]
 8006230:	42a3      	cmp	r3, r4
 8006232:	bf0c      	ite	eq
 8006234:	f8c8 2000 	streq.w	r2, [r8]
 8006238:	605a      	strne	r2, [r3, #4]
 800623a:	e7eb      	b.n	8006214 <_malloc_r+0xa8>
 800623c:	4623      	mov	r3, r4
 800623e:	6864      	ldr	r4, [r4, #4]
 8006240:	e7ae      	b.n	80061a0 <_malloc_r+0x34>
 8006242:	463c      	mov	r4, r7
 8006244:	687f      	ldr	r7, [r7, #4]
 8006246:	e7b6      	b.n	80061b6 <_malloc_r+0x4a>
 8006248:	461a      	mov	r2, r3
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	42a3      	cmp	r3, r4
 800624e:	d1fb      	bne.n	8006248 <_malloc_r+0xdc>
 8006250:	2300      	movs	r3, #0
 8006252:	6053      	str	r3, [r2, #4]
 8006254:	e7de      	b.n	8006214 <_malloc_r+0xa8>
 8006256:	230c      	movs	r3, #12
 8006258:	6033      	str	r3, [r6, #0]
 800625a:	4630      	mov	r0, r6
 800625c:	f000 fa44 	bl	80066e8 <__malloc_unlock>
 8006260:	e794      	b.n	800618c <_malloc_r+0x20>
 8006262:	6005      	str	r5, [r0, #0]
 8006264:	e7d6      	b.n	8006214 <_malloc_r+0xa8>
 8006266:	bf00      	nop
 8006268:	200402cc 	.word	0x200402cc

0800626c <_printf_common>:
 800626c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006270:	4616      	mov	r6, r2
 8006272:	4698      	mov	r8, r3
 8006274:	688a      	ldr	r2, [r1, #8]
 8006276:	690b      	ldr	r3, [r1, #16]
 8006278:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800627c:	4293      	cmp	r3, r2
 800627e:	bfb8      	it	lt
 8006280:	4613      	movlt	r3, r2
 8006282:	6033      	str	r3, [r6, #0]
 8006284:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006288:	4607      	mov	r7, r0
 800628a:	460c      	mov	r4, r1
 800628c:	b10a      	cbz	r2, 8006292 <_printf_common+0x26>
 800628e:	3301      	adds	r3, #1
 8006290:	6033      	str	r3, [r6, #0]
 8006292:	6823      	ldr	r3, [r4, #0]
 8006294:	0699      	lsls	r1, r3, #26
 8006296:	bf42      	ittt	mi
 8006298:	6833      	ldrmi	r3, [r6, #0]
 800629a:	3302      	addmi	r3, #2
 800629c:	6033      	strmi	r3, [r6, #0]
 800629e:	6825      	ldr	r5, [r4, #0]
 80062a0:	f015 0506 	ands.w	r5, r5, #6
 80062a4:	d106      	bne.n	80062b4 <_printf_common+0x48>
 80062a6:	f104 0a19 	add.w	sl, r4, #25
 80062aa:	68e3      	ldr	r3, [r4, #12]
 80062ac:	6832      	ldr	r2, [r6, #0]
 80062ae:	1a9b      	subs	r3, r3, r2
 80062b0:	42ab      	cmp	r3, r5
 80062b2:	dc26      	bgt.n	8006302 <_printf_common+0x96>
 80062b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062b8:	6822      	ldr	r2, [r4, #0]
 80062ba:	3b00      	subs	r3, #0
 80062bc:	bf18      	it	ne
 80062be:	2301      	movne	r3, #1
 80062c0:	0692      	lsls	r2, r2, #26
 80062c2:	d42b      	bmi.n	800631c <_printf_common+0xb0>
 80062c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062c8:	4641      	mov	r1, r8
 80062ca:	4638      	mov	r0, r7
 80062cc:	47c8      	blx	r9
 80062ce:	3001      	adds	r0, #1
 80062d0:	d01e      	beq.n	8006310 <_printf_common+0xa4>
 80062d2:	6823      	ldr	r3, [r4, #0]
 80062d4:	6922      	ldr	r2, [r4, #16]
 80062d6:	f003 0306 	and.w	r3, r3, #6
 80062da:	2b04      	cmp	r3, #4
 80062dc:	bf02      	ittt	eq
 80062de:	68e5      	ldreq	r5, [r4, #12]
 80062e0:	6833      	ldreq	r3, [r6, #0]
 80062e2:	1aed      	subeq	r5, r5, r3
 80062e4:	68a3      	ldr	r3, [r4, #8]
 80062e6:	bf0c      	ite	eq
 80062e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062ec:	2500      	movne	r5, #0
 80062ee:	4293      	cmp	r3, r2
 80062f0:	bfc4      	itt	gt
 80062f2:	1a9b      	subgt	r3, r3, r2
 80062f4:	18ed      	addgt	r5, r5, r3
 80062f6:	2600      	movs	r6, #0
 80062f8:	341a      	adds	r4, #26
 80062fa:	42b5      	cmp	r5, r6
 80062fc:	d11a      	bne.n	8006334 <_printf_common+0xc8>
 80062fe:	2000      	movs	r0, #0
 8006300:	e008      	b.n	8006314 <_printf_common+0xa8>
 8006302:	2301      	movs	r3, #1
 8006304:	4652      	mov	r2, sl
 8006306:	4641      	mov	r1, r8
 8006308:	4638      	mov	r0, r7
 800630a:	47c8      	blx	r9
 800630c:	3001      	adds	r0, #1
 800630e:	d103      	bne.n	8006318 <_printf_common+0xac>
 8006310:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006318:	3501      	adds	r5, #1
 800631a:	e7c6      	b.n	80062aa <_printf_common+0x3e>
 800631c:	18e1      	adds	r1, r4, r3
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	2030      	movs	r0, #48	@ 0x30
 8006322:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006326:	4422      	add	r2, r4
 8006328:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800632c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006330:	3302      	adds	r3, #2
 8006332:	e7c7      	b.n	80062c4 <_printf_common+0x58>
 8006334:	2301      	movs	r3, #1
 8006336:	4622      	mov	r2, r4
 8006338:	4641      	mov	r1, r8
 800633a:	4638      	mov	r0, r7
 800633c:	47c8      	blx	r9
 800633e:	3001      	adds	r0, #1
 8006340:	d0e6      	beq.n	8006310 <_printf_common+0xa4>
 8006342:	3601      	adds	r6, #1
 8006344:	e7d9      	b.n	80062fa <_printf_common+0x8e>
	...

08006348 <_printf_i>:
 8006348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800634c:	7e0f      	ldrb	r7, [r1, #24]
 800634e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006350:	2f78      	cmp	r7, #120	@ 0x78
 8006352:	4691      	mov	r9, r2
 8006354:	4680      	mov	r8, r0
 8006356:	460c      	mov	r4, r1
 8006358:	469a      	mov	sl, r3
 800635a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800635e:	d807      	bhi.n	8006370 <_printf_i+0x28>
 8006360:	2f62      	cmp	r7, #98	@ 0x62
 8006362:	d80a      	bhi.n	800637a <_printf_i+0x32>
 8006364:	2f00      	cmp	r7, #0
 8006366:	f000 80d1 	beq.w	800650c <_printf_i+0x1c4>
 800636a:	2f58      	cmp	r7, #88	@ 0x58
 800636c:	f000 80b8 	beq.w	80064e0 <_printf_i+0x198>
 8006370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006374:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006378:	e03a      	b.n	80063f0 <_printf_i+0xa8>
 800637a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800637e:	2b15      	cmp	r3, #21
 8006380:	d8f6      	bhi.n	8006370 <_printf_i+0x28>
 8006382:	a101      	add	r1, pc, #4	@ (adr r1, 8006388 <_printf_i+0x40>)
 8006384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006388:	080063e1 	.word	0x080063e1
 800638c:	080063f5 	.word	0x080063f5
 8006390:	08006371 	.word	0x08006371
 8006394:	08006371 	.word	0x08006371
 8006398:	08006371 	.word	0x08006371
 800639c:	08006371 	.word	0x08006371
 80063a0:	080063f5 	.word	0x080063f5
 80063a4:	08006371 	.word	0x08006371
 80063a8:	08006371 	.word	0x08006371
 80063ac:	08006371 	.word	0x08006371
 80063b0:	08006371 	.word	0x08006371
 80063b4:	080064f3 	.word	0x080064f3
 80063b8:	0800641f 	.word	0x0800641f
 80063bc:	080064ad 	.word	0x080064ad
 80063c0:	08006371 	.word	0x08006371
 80063c4:	08006371 	.word	0x08006371
 80063c8:	08006515 	.word	0x08006515
 80063cc:	08006371 	.word	0x08006371
 80063d0:	0800641f 	.word	0x0800641f
 80063d4:	08006371 	.word	0x08006371
 80063d8:	08006371 	.word	0x08006371
 80063dc:	080064b5 	.word	0x080064b5
 80063e0:	6833      	ldr	r3, [r6, #0]
 80063e2:	1d1a      	adds	r2, r3, #4
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6032      	str	r2, [r6, #0]
 80063e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063f0:	2301      	movs	r3, #1
 80063f2:	e09c      	b.n	800652e <_printf_i+0x1e6>
 80063f4:	6833      	ldr	r3, [r6, #0]
 80063f6:	6820      	ldr	r0, [r4, #0]
 80063f8:	1d19      	adds	r1, r3, #4
 80063fa:	6031      	str	r1, [r6, #0]
 80063fc:	0606      	lsls	r6, r0, #24
 80063fe:	d501      	bpl.n	8006404 <_printf_i+0xbc>
 8006400:	681d      	ldr	r5, [r3, #0]
 8006402:	e003      	b.n	800640c <_printf_i+0xc4>
 8006404:	0645      	lsls	r5, r0, #25
 8006406:	d5fb      	bpl.n	8006400 <_printf_i+0xb8>
 8006408:	f9b3 5000 	ldrsh.w	r5, [r3]
 800640c:	2d00      	cmp	r5, #0
 800640e:	da03      	bge.n	8006418 <_printf_i+0xd0>
 8006410:	232d      	movs	r3, #45	@ 0x2d
 8006412:	426d      	negs	r5, r5
 8006414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006418:	4858      	ldr	r0, [pc, #352]	@ (800657c <_printf_i+0x234>)
 800641a:	230a      	movs	r3, #10
 800641c:	e011      	b.n	8006442 <_printf_i+0xfa>
 800641e:	6821      	ldr	r1, [r4, #0]
 8006420:	6833      	ldr	r3, [r6, #0]
 8006422:	0608      	lsls	r0, r1, #24
 8006424:	f853 5b04 	ldr.w	r5, [r3], #4
 8006428:	d402      	bmi.n	8006430 <_printf_i+0xe8>
 800642a:	0649      	lsls	r1, r1, #25
 800642c:	bf48      	it	mi
 800642e:	b2ad      	uxthmi	r5, r5
 8006430:	2f6f      	cmp	r7, #111	@ 0x6f
 8006432:	4852      	ldr	r0, [pc, #328]	@ (800657c <_printf_i+0x234>)
 8006434:	6033      	str	r3, [r6, #0]
 8006436:	bf14      	ite	ne
 8006438:	230a      	movne	r3, #10
 800643a:	2308      	moveq	r3, #8
 800643c:	2100      	movs	r1, #0
 800643e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006442:	6866      	ldr	r6, [r4, #4]
 8006444:	60a6      	str	r6, [r4, #8]
 8006446:	2e00      	cmp	r6, #0
 8006448:	db05      	blt.n	8006456 <_printf_i+0x10e>
 800644a:	6821      	ldr	r1, [r4, #0]
 800644c:	432e      	orrs	r6, r5
 800644e:	f021 0104 	bic.w	r1, r1, #4
 8006452:	6021      	str	r1, [r4, #0]
 8006454:	d04b      	beq.n	80064ee <_printf_i+0x1a6>
 8006456:	4616      	mov	r6, r2
 8006458:	fbb5 f1f3 	udiv	r1, r5, r3
 800645c:	fb03 5711 	mls	r7, r3, r1, r5
 8006460:	5dc7      	ldrb	r7, [r0, r7]
 8006462:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006466:	462f      	mov	r7, r5
 8006468:	42bb      	cmp	r3, r7
 800646a:	460d      	mov	r5, r1
 800646c:	d9f4      	bls.n	8006458 <_printf_i+0x110>
 800646e:	2b08      	cmp	r3, #8
 8006470:	d10b      	bne.n	800648a <_printf_i+0x142>
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	07df      	lsls	r7, r3, #31
 8006476:	d508      	bpl.n	800648a <_printf_i+0x142>
 8006478:	6923      	ldr	r3, [r4, #16]
 800647a:	6861      	ldr	r1, [r4, #4]
 800647c:	4299      	cmp	r1, r3
 800647e:	bfde      	ittt	le
 8006480:	2330      	movle	r3, #48	@ 0x30
 8006482:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006486:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800648a:	1b92      	subs	r2, r2, r6
 800648c:	6122      	str	r2, [r4, #16]
 800648e:	f8cd a000 	str.w	sl, [sp]
 8006492:	464b      	mov	r3, r9
 8006494:	aa03      	add	r2, sp, #12
 8006496:	4621      	mov	r1, r4
 8006498:	4640      	mov	r0, r8
 800649a:	f7ff fee7 	bl	800626c <_printf_common>
 800649e:	3001      	adds	r0, #1
 80064a0:	d14a      	bne.n	8006538 <_printf_i+0x1f0>
 80064a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064a6:	b004      	add	sp, #16
 80064a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ac:	6823      	ldr	r3, [r4, #0]
 80064ae:	f043 0320 	orr.w	r3, r3, #32
 80064b2:	6023      	str	r3, [r4, #0]
 80064b4:	4832      	ldr	r0, [pc, #200]	@ (8006580 <_printf_i+0x238>)
 80064b6:	2778      	movs	r7, #120	@ 0x78
 80064b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064bc:	6823      	ldr	r3, [r4, #0]
 80064be:	6831      	ldr	r1, [r6, #0]
 80064c0:	061f      	lsls	r7, r3, #24
 80064c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80064c6:	d402      	bmi.n	80064ce <_printf_i+0x186>
 80064c8:	065f      	lsls	r7, r3, #25
 80064ca:	bf48      	it	mi
 80064cc:	b2ad      	uxthmi	r5, r5
 80064ce:	6031      	str	r1, [r6, #0]
 80064d0:	07d9      	lsls	r1, r3, #31
 80064d2:	bf44      	itt	mi
 80064d4:	f043 0320 	orrmi.w	r3, r3, #32
 80064d8:	6023      	strmi	r3, [r4, #0]
 80064da:	b11d      	cbz	r5, 80064e4 <_printf_i+0x19c>
 80064dc:	2310      	movs	r3, #16
 80064de:	e7ad      	b.n	800643c <_printf_i+0xf4>
 80064e0:	4826      	ldr	r0, [pc, #152]	@ (800657c <_printf_i+0x234>)
 80064e2:	e7e9      	b.n	80064b8 <_printf_i+0x170>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	f023 0320 	bic.w	r3, r3, #32
 80064ea:	6023      	str	r3, [r4, #0]
 80064ec:	e7f6      	b.n	80064dc <_printf_i+0x194>
 80064ee:	4616      	mov	r6, r2
 80064f0:	e7bd      	b.n	800646e <_printf_i+0x126>
 80064f2:	6833      	ldr	r3, [r6, #0]
 80064f4:	6825      	ldr	r5, [r4, #0]
 80064f6:	6961      	ldr	r1, [r4, #20]
 80064f8:	1d18      	adds	r0, r3, #4
 80064fa:	6030      	str	r0, [r6, #0]
 80064fc:	062e      	lsls	r6, r5, #24
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	d501      	bpl.n	8006506 <_printf_i+0x1be>
 8006502:	6019      	str	r1, [r3, #0]
 8006504:	e002      	b.n	800650c <_printf_i+0x1c4>
 8006506:	0668      	lsls	r0, r5, #25
 8006508:	d5fb      	bpl.n	8006502 <_printf_i+0x1ba>
 800650a:	8019      	strh	r1, [r3, #0]
 800650c:	2300      	movs	r3, #0
 800650e:	6123      	str	r3, [r4, #16]
 8006510:	4616      	mov	r6, r2
 8006512:	e7bc      	b.n	800648e <_printf_i+0x146>
 8006514:	6833      	ldr	r3, [r6, #0]
 8006516:	1d1a      	adds	r2, r3, #4
 8006518:	6032      	str	r2, [r6, #0]
 800651a:	681e      	ldr	r6, [r3, #0]
 800651c:	6862      	ldr	r2, [r4, #4]
 800651e:	2100      	movs	r1, #0
 8006520:	4630      	mov	r0, r6
 8006522:	f7f9 fe6d 	bl	8000200 <memchr>
 8006526:	b108      	cbz	r0, 800652c <_printf_i+0x1e4>
 8006528:	1b80      	subs	r0, r0, r6
 800652a:	6060      	str	r0, [r4, #4]
 800652c:	6863      	ldr	r3, [r4, #4]
 800652e:	6123      	str	r3, [r4, #16]
 8006530:	2300      	movs	r3, #0
 8006532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006536:	e7aa      	b.n	800648e <_printf_i+0x146>
 8006538:	6923      	ldr	r3, [r4, #16]
 800653a:	4632      	mov	r2, r6
 800653c:	4649      	mov	r1, r9
 800653e:	4640      	mov	r0, r8
 8006540:	47d0      	blx	sl
 8006542:	3001      	adds	r0, #1
 8006544:	d0ad      	beq.n	80064a2 <_printf_i+0x15a>
 8006546:	6823      	ldr	r3, [r4, #0]
 8006548:	079b      	lsls	r3, r3, #30
 800654a:	d413      	bmi.n	8006574 <_printf_i+0x22c>
 800654c:	68e0      	ldr	r0, [r4, #12]
 800654e:	9b03      	ldr	r3, [sp, #12]
 8006550:	4298      	cmp	r0, r3
 8006552:	bfb8      	it	lt
 8006554:	4618      	movlt	r0, r3
 8006556:	e7a6      	b.n	80064a6 <_printf_i+0x15e>
 8006558:	2301      	movs	r3, #1
 800655a:	4632      	mov	r2, r6
 800655c:	4649      	mov	r1, r9
 800655e:	4640      	mov	r0, r8
 8006560:	47d0      	blx	sl
 8006562:	3001      	adds	r0, #1
 8006564:	d09d      	beq.n	80064a2 <_printf_i+0x15a>
 8006566:	3501      	adds	r5, #1
 8006568:	68e3      	ldr	r3, [r4, #12]
 800656a:	9903      	ldr	r1, [sp, #12]
 800656c:	1a5b      	subs	r3, r3, r1
 800656e:	42ab      	cmp	r3, r5
 8006570:	dcf2      	bgt.n	8006558 <_printf_i+0x210>
 8006572:	e7eb      	b.n	800654c <_printf_i+0x204>
 8006574:	2500      	movs	r5, #0
 8006576:	f104 0619 	add.w	r6, r4, #25
 800657a:	e7f5      	b.n	8006568 <_printf_i+0x220>
 800657c:	08006c21 	.word	0x08006c21
 8006580:	08006c32 	.word	0x08006c32

08006584 <__sflush_r>:
 8006584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800658c:	0716      	lsls	r6, r2, #28
 800658e:	4605      	mov	r5, r0
 8006590:	460c      	mov	r4, r1
 8006592:	d454      	bmi.n	800663e <__sflush_r+0xba>
 8006594:	684b      	ldr	r3, [r1, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	dc02      	bgt.n	80065a0 <__sflush_r+0x1c>
 800659a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800659c:	2b00      	cmp	r3, #0
 800659e:	dd48      	ble.n	8006632 <__sflush_r+0xae>
 80065a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065a2:	2e00      	cmp	r6, #0
 80065a4:	d045      	beq.n	8006632 <__sflush_r+0xae>
 80065a6:	2300      	movs	r3, #0
 80065a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80065ac:	682f      	ldr	r7, [r5, #0]
 80065ae:	6a21      	ldr	r1, [r4, #32]
 80065b0:	602b      	str	r3, [r5, #0]
 80065b2:	d030      	beq.n	8006616 <__sflush_r+0x92>
 80065b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80065b6:	89a3      	ldrh	r3, [r4, #12]
 80065b8:	0759      	lsls	r1, r3, #29
 80065ba:	d505      	bpl.n	80065c8 <__sflush_r+0x44>
 80065bc:	6863      	ldr	r3, [r4, #4]
 80065be:	1ad2      	subs	r2, r2, r3
 80065c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80065c2:	b10b      	cbz	r3, 80065c8 <__sflush_r+0x44>
 80065c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80065c6:	1ad2      	subs	r2, r2, r3
 80065c8:	2300      	movs	r3, #0
 80065ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065cc:	6a21      	ldr	r1, [r4, #32]
 80065ce:	4628      	mov	r0, r5
 80065d0:	47b0      	blx	r6
 80065d2:	1c43      	adds	r3, r0, #1
 80065d4:	89a3      	ldrh	r3, [r4, #12]
 80065d6:	d106      	bne.n	80065e6 <__sflush_r+0x62>
 80065d8:	6829      	ldr	r1, [r5, #0]
 80065da:	291d      	cmp	r1, #29
 80065dc:	d82b      	bhi.n	8006636 <__sflush_r+0xb2>
 80065de:	4a2a      	ldr	r2, [pc, #168]	@ (8006688 <__sflush_r+0x104>)
 80065e0:	40ca      	lsrs	r2, r1
 80065e2:	07d6      	lsls	r6, r2, #31
 80065e4:	d527      	bpl.n	8006636 <__sflush_r+0xb2>
 80065e6:	2200      	movs	r2, #0
 80065e8:	6062      	str	r2, [r4, #4]
 80065ea:	04d9      	lsls	r1, r3, #19
 80065ec:	6922      	ldr	r2, [r4, #16]
 80065ee:	6022      	str	r2, [r4, #0]
 80065f0:	d504      	bpl.n	80065fc <__sflush_r+0x78>
 80065f2:	1c42      	adds	r2, r0, #1
 80065f4:	d101      	bne.n	80065fa <__sflush_r+0x76>
 80065f6:	682b      	ldr	r3, [r5, #0]
 80065f8:	b903      	cbnz	r3, 80065fc <__sflush_r+0x78>
 80065fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80065fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065fe:	602f      	str	r7, [r5, #0]
 8006600:	b1b9      	cbz	r1, 8006632 <__sflush_r+0xae>
 8006602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006606:	4299      	cmp	r1, r3
 8006608:	d002      	beq.n	8006610 <__sflush_r+0x8c>
 800660a:	4628      	mov	r0, r5
 800660c:	f000 fa24 	bl	8006a58 <_free_r>
 8006610:	2300      	movs	r3, #0
 8006612:	6363      	str	r3, [r4, #52]	@ 0x34
 8006614:	e00d      	b.n	8006632 <__sflush_r+0xae>
 8006616:	2301      	movs	r3, #1
 8006618:	4628      	mov	r0, r5
 800661a:	47b0      	blx	r6
 800661c:	4602      	mov	r2, r0
 800661e:	1c50      	adds	r0, r2, #1
 8006620:	d1c9      	bne.n	80065b6 <__sflush_r+0x32>
 8006622:	682b      	ldr	r3, [r5, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d0c6      	beq.n	80065b6 <__sflush_r+0x32>
 8006628:	2b1d      	cmp	r3, #29
 800662a:	d001      	beq.n	8006630 <__sflush_r+0xac>
 800662c:	2b16      	cmp	r3, #22
 800662e:	d11e      	bne.n	800666e <__sflush_r+0xea>
 8006630:	602f      	str	r7, [r5, #0]
 8006632:	2000      	movs	r0, #0
 8006634:	e022      	b.n	800667c <__sflush_r+0xf8>
 8006636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800663a:	b21b      	sxth	r3, r3
 800663c:	e01b      	b.n	8006676 <__sflush_r+0xf2>
 800663e:	690f      	ldr	r7, [r1, #16]
 8006640:	2f00      	cmp	r7, #0
 8006642:	d0f6      	beq.n	8006632 <__sflush_r+0xae>
 8006644:	0793      	lsls	r3, r2, #30
 8006646:	680e      	ldr	r6, [r1, #0]
 8006648:	bf08      	it	eq
 800664a:	694b      	ldreq	r3, [r1, #20]
 800664c:	600f      	str	r7, [r1, #0]
 800664e:	bf18      	it	ne
 8006650:	2300      	movne	r3, #0
 8006652:	eba6 0807 	sub.w	r8, r6, r7
 8006656:	608b      	str	r3, [r1, #8]
 8006658:	f1b8 0f00 	cmp.w	r8, #0
 800665c:	dde9      	ble.n	8006632 <__sflush_r+0xae>
 800665e:	6a21      	ldr	r1, [r4, #32]
 8006660:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006662:	4643      	mov	r3, r8
 8006664:	463a      	mov	r2, r7
 8006666:	4628      	mov	r0, r5
 8006668:	47b0      	blx	r6
 800666a:	2800      	cmp	r0, #0
 800666c:	dc08      	bgt.n	8006680 <__sflush_r+0xfc>
 800666e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006676:	81a3      	strh	r3, [r4, #12]
 8006678:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800667c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006680:	4407      	add	r7, r0
 8006682:	eba8 0800 	sub.w	r8, r8, r0
 8006686:	e7e7      	b.n	8006658 <__sflush_r+0xd4>
 8006688:	20400001 	.word	0x20400001

0800668c <_fflush_r>:
 800668c:	b538      	push	{r3, r4, r5, lr}
 800668e:	690b      	ldr	r3, [r1, #16]
 8006690:	4605      	mov	r5, r0
 8006692:	460c      	mov	r4, r1
 8006694:	b913      	cbnz	r3, 800669c <_fflush_r+0x10>
 8006696:	2500      	movs	r5, #0
 8006698:	4628      	mov	r0, r5
 800669a:	bd38      	pop	{r3, r4, r5, pc}
 800669c:	b118      	cbz	r0, 80066a6 <_fflush_r+0x1a>
 800669e:	6a03      	ldr	r3, [r0, #32]
 80066a0:	b90b      	cbnz	r3, 80066a6 <_fflush_r+0x1a>
 80066a2:	f7ff fb25 	bl	8005cf0 <__sinit>
 80066a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d0f3      	beq.n	8006696 <_fflush_r+0xa>
 80066ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80066b0:	07d0      	lsls	r0, r2, #31
 80066b2:	d404      	bmi.n	80066be <_fflush_r+0x32>
 80066b4:	0599      	lsls	r1, r3, #22
 80066b6:	d402      	bmi.n	80066be <_fflush_r+0x32>
 80066b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066ba:	f7ff fbf2 	bl	8005ea2 <__retarget_lock_acquire_recursive>
 80066be:	4628      	mov	r0, r5
 80066c0:	4621      	mov	r1, r4
 80066c2:	f7ff ff5f 	bl	8006584 <__sflush_r>
 80066c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80066c8:	07da      	lsls	r2, r3, #31
 80066ca:	4605      	mov	r5, r0
 80066cc:	d4e4      	bmi.n	8006698 <_fflush_r+0xc>
 80066ce:	89a3      	ldrh	r3, [r4, #12]
 80066d0:	059b      	lsls	r3, r3, #22
 80066d2:	d4e1      	bmi.n	8006698 <_fflush_r+0xc>
 80066d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066d6:	f7ff fbe5 	bl	8005ea4 <__retarget_lock_release_recursive>
 80066da:	e7dd      	b.n	8006698 <_fflush_r+0xc>

080066dc <__malloc_lock>:
 80066dc:	4801      	ldr	r0, [pc, #4]	@ (80066e4 <__malloc_lock+0x8>)
 80066de:	f7ff bbe0 	b.w	8005ea2 <__retarget_lock_acquire_recursive>
 80066e2:	bf00      	nop
 80066e4:	200402c4 	.word	0x200402c4

080066e8 <__malloc_unlock>:
 80066e8:	4801      	ldr	r0, [pc, #4]	@ (80066f0 <__malloc_unlock+0x8>)
 80066ea:	f7ff bbdb 	b.w	8005ea4 <__retarget_lock_release_recursive>
 80066ee:	bf00      	nop
 80066f0:	200402c4 	.word	0x200402c4

080066f4 <__sread>:
 80066f4:	b510      	push	{r4, lr}
 80066f6:	460c      	mov	r4, r1
 80066f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066fc:	f000 f956 	bl	80069ac <_read_r>
 8006700:	2800      	cmp	r0, #0
 8006702:	bfab      	itete	ge
 8006704:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006706:	89a3      	ldrhlt	r3, [r4, #12]
 8006708:	181b      	addge	r3, r3, r0
 800670a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800670e:	bfac      	ite	ge
 8006710:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006712:	81a3      	strhlt	r3, [r4, #12]
 8006714:	bd10      	pop	{r4, pc}

08006716 <__swrite>:
 8006716:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800671a:	461f      	mov	r7, r3
 800671c:	898b      	ldrh	r3, [r1, #12]
 800671e:	05db      	lsls	r3, r3, #23
 8006720:	4605      	mov	r5, r0
 8006722:	460c      	mov	r4, r1
 8006724:	4616      	mov	r6, r2
 8006726:	d505      	bpl.n	8006734 <__swrite+0x1e>
 8006728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800672c:	2302      	movs	r3, #2
 800672e:	2200      	movs	r2, #0
 8006730:	f000 f92a 	bl	8006988 <_lseek_r>
 8006734:	89a3      	ldrh	r3, [r4, #12]
 8006736:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800673a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800673e:	81a3      	strh	r3, [r4, #12]
 8006740:	4632      	mov	r2, r6
 8006742:	463b      	mov	r3, r7
 8006744:	4628      	mov	r0, r5
 8006746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800674a:	f000 b951 	b.w	80069f0 <_write_r>

0800674e <__sseek>:
 800674e:	b510      	push	{r4, lr}
 8006750:	460c      	mov	r4, r1
 8006752:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006756:	f000 f917 	bl	8006988 <_lseek_r>
 800675a:	1c43      	adds	r3, r0, #1
 800675c:	89a3      	ldrh	r3, [r4, #12]
 800675e:	bf15      	itete	ne
 8006760:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006762:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006766:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800676a:	81a3      	strheq	r3, [r4, #12]
 800676c:	bf18      	it	ne
 800676e:	81a3      	strhne	r3, [r4, #12]
 8006770:	bd10      	pop	{r4, pc}

08006772 <__sclose>:
 8006772:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006776:	f000 b94d 	b.w	8006a14 <_close_r>

0800677a <__swbuf_r>:
 800677a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800677c:	460e      	mov	r6, r1
 800677e:	4614      	mov	r4, r2
 8006780:	4605      	mov	r5, r0
 8006782:	b118      	cbz	r0, 800678c <__swbuf_r+0x12>
 8006784:	6a03      	ldr	r3, [r0, #32]
 8006786:	b90b      	cbnz	r3, 800678c <__swbuf_r+0x12>
 8006788:	f7ff fab2 	bl	8005cf0 <__sinit>
 800678c:	69a3      	ldr	r3, [r4, #24]
 800678e:	60a3      	str	r3, [r4, #8]
 8006790:	89a3      	ldrh	r3, [r4, #12]
 8006792:	071a      	lsls	r2, r3, #28
 8006794:	d501      	bpl.n	800679a <__swbuf_r+0x20>
 8006796:	6923      	ldr	r3, [r4, #16]
 8006798:	b943      	cbnz	r3, 80067ac <__swbuf_r+0x32>
 800679a:	4621      	mov	r1, r4
 800679c:	4628      	mov	r0, r5
 800679e:	f000 f82b 	bl	80067f8 <__swsetup_r>
 80067a2:	b118      	cbz	r0, 80067ac <__swbuf_r+0x32>
 80067a4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80067a8:	4638      	mov	r0, r7
 80067aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067ac:	6823      	ldr	r3, [r4, #0]
 80067ae:	6922      	ldr	r2, [r4, #16]
 80067b0:	1a98      	subs	r0, r3, r2
 80067b2:	6963      	ldr	r3, [r4, #20]
 80067b4:	b2f6      	uxtb	r6, r6
 80067b6:	4283      	cmp	r3, r0
 80067b8:	4637      	mov	r7, r6
 80067ba:	dc05      	bgt.n	80067c8 <__swbuf_r+0x4e>
 80067bc:	4621      	mov	r1, r4
 80067be:	4628      	mov	r0, r5
 80067c0:	f7ff ff64 	bl	800668c <_fflush_r>
 80067c4:	2800      	cmp	r0, #0
 80067c6:	d1ed      	bne.n	80067a4 <__swbuf_r+0x2a>
 80067c8:	68a3      	ldr	r3, [r4, #8]
 80067ca:	3b01      	subs	r3, #1
 80067cc:	60a3      	str	r3, [r4, #8]
 80067ce:	6823      	ldr	r3, [r4, #0]
 80067d0:	1c5a      	adds	r2, r3, #1
 80067d2:	6022      	str	r2, [r4, #0]
 80067d4:	701e      	strb	r6, [r3, #0]
 80067d6:	6962      	ldr	r2, [r4, #20]
 80067d8:	1c43      	adds	r3, r0, #1
 80067da:	429a      	cmp	r2, r3
 80067dc:	d004      	beq.n	80067e8 <__swbuf_r+0x6e>
 80067de:	89a3      	ldrh	r3, [r4, #12]
 80067e0:	07db      	lsls	r3, r3, #31
 80067e2:	d5e1      	bpl.n	80067a8 <__swbuf_r+0x2e>
 80067e4:	2e0a      	cmp	r6, #10
 80067e6:	d1df      	bne.n	80067a8 <__swbuf_r+0x2e>
 80067e8:	4621      	mov	r1, r4
 80067ea:	4628      	mov	r0, r5
 80067ec:	f7ff ff4e 	bl	800668c <_fflush_r>
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d0d9      	beq.n	80067a8 <__swbuf_r+0x2e>
 80067f4:	e7d6      	b.n	80067a4 <__swbuf_r+0x2a>
	...

080067f8 <__swsetup_r>:
 80067f8:	b538      	push	{r3, r4, r5, lr}
 80067fa:	4b29      	ldr	r3, [pc, #164]	@ (80068a0 <__swsetup_r+0xa8>)
 80067fc:	4605      	mov	r5, r0
 80067fe:	6818      	ldr	r0, [r3, #0]
 8006800:	460c      	mov	r4, r1
 8006802:	b118      	cbz	r0, 800680c <__swsetup_r+0x14>
 8006804:	6a03      	ldr	r3, [r0, #32]
 8006806:	b90b      	cbnz	r3, 800680c <__swsetup_r+0x14>
 8006808:	f7ff fa72 	bl	8005cf0 <__sinit>
 800680c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006810:	0719      	lsls	r1, r3, #28
 8006812:	d422      	bmi.n	800685a <__swsetup_r+0x62>
 8006814:	06da      	lsls	r2, r3, #27
 8006816:	d407      	bmi.n	8006828 <__swsetup_r+0x30>
 8006818:	2209      	movs	r2, #9
 800681a:	602a      	str	r2, [r5, #0]
 800681c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006820:	81a3      	strh	r3, [r4, #12]
 8006822:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006826:	e033      	b.n	8006890 <__swsetup_r+0x98>
 8006828:	0758      	lsls	r0, r3, #29
 800682a:	d512      	bpl.n	8006852 <__swsetup_r+0x5a>
 800682c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800682e:	b141      	cbz	r1, 8006842 <__swsetup_r+0x4a>
 8006830:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006834:	4299      	cmp	r1, r3
 8006836:	d002      	beq.n	800683e <__swsetup_r+0x46>
 8006838:	4628      	mov	r0, r5
 800683a:	f000 f90d 	bl	8006a58 <_free_r>
 800683e:	2300      	movs	r3, #0
 8006840:	6363      	str	r3, [r4, #52]	@ 0x34
 8006842:	89a3      	ldrh	r3, [r4, #12]
 8006844:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006848:	81a3      	strh	r3, [r4, #12]
 800684a:	2300      	movs	r3, #0
 800684c:	6063      	str	r3, [r4, #4]
 800684e:	6923      	ldr	r3, [r4, #16]
 8006850:	6023      	str	r3, [r4, #0]
 8006852:	89a3      	ldrh	r3, [r4, #12]
 8006854:	f043 0308 	orr.w	r3, r3, #8
 8006858:	81a3      	strh	r3, [r4, #12]
 800685a:	6923      	ldr	r3, [r4, #16]
 800685c:	b94b      	cbnz	r3, 8006872 <__swsetup_r+0x7a>
 800685e:	89a3      	ldrh	r3, [r4, #12]
 8006860:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006864:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006868:	d003      	beq.n	8006872 <__swsetup_r+0x7a>
 800686a:	4621      	mov	r1, r4
 800686c:	4628      	mov	r0, r5
 800686e:	f000 f83f 	bl	80068f0 <__smakebuf_r>
 8006872:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006876:	f013 0201 	ands.w	r2, r3, #1
 800687a:	d00a      	beq.n	8006892 <__swsetup_r+0x9a>
 800687c:	2200      	movs	r2, #0
 800687e:	60a2      	str	r2, [r4, #8]
 8006880:	6962      	ldr	r2, [r4, #20]
 8006882:	4252      	negs	r2, r2
 8006884:	61a2      	str	r2, [r4, #24]
 8006886:	6922      	ldr	r2, [r4, #16]
 8006888:	b942      	cbnz	r2, 800689c <__swsetup_r+0xa4>
 800688a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800688e:	d1c5      	bne.n	800681c <__swsetup_r+0x24>
 8006890:	bd38      	pop	{r3, r4, r5, pc}
 8006892:	0799      	lsls	r1, r3, #30
 8006894:	bf58      	it	pl
 8006896:	6962      	ldrpl	r2, [r4, #20]
 8006898:	60a2      	str	r2, [r4, #8]
 800689a:	e7f4      	b.n	8006886 <__swsetup_r+0x8e>
 800689c:	2000      	movs	r0, #0
 800689e:	e7f7      	b.n	8006890 <__swsetup_r+0x98>
 80068a0:	20040018 	.word	0x20040018

080068a4 <__swhatbuf_r>:
 80068a4:	b570      	push	{r4, r5, r6, lr}
 80068a6:	460c      	mov	r4, r1
 80068a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ac:	2900      	cmp	r1, #0
 80068ae:	b096      	sub	sp, #88	@ 0x58
 80068b0:	4615      	mov	r5, r2
 80068b2:	461e      	mov	r6, r3
 80068b4:	da0d      	bge.n	80068d2 <__swhatbuf_r+0x2e>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80068bc:	f04f 0100 	mov.w	r1, #0
 80068c0:	bf14      	ite	ne
 80068c2:	2340      	movne	r3, #64	@ 0x40
 80068c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80068c8:	2000      	movs	r0, #0
 80068ca:	6031      	str	r1, [r6, #0]
 80068cc:	602b      	str	r3, [r5, #0]
 80068ce:	b016      	add	sp, #88	@ 0x58
 80068d0:	bd70      	pop	{r4, r5, r6, pc}
 80068d2:	466a      	mov	r2, sp
 80068d4:	f000 f8ae 	bl	8006a34 <_fstat_r>
 80068d8:	2800      	cmp	r0, #0
 80068da:	dbec      	blt.n	80068b6 <__swhatbuf_r+0x12>
 80068dc:	9901      	ldr	r1, [sp, #4]
 80068de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80068e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80068e6:	4259      	negs	r1, r3
 80068e8:	4159      	adcs	r1, r3
 80068ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80068ee:	e7eb      	b.n	80068c8 <__swhatbuf_r+0x24>

080068f0 <__smakebuf_r>:
 80068f0:	898b      	ldrh	r3, [r1, #12]
 80068f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80068f4:	079d      	lsls	r5, r3, #30
 80068f6:	4606      	mov	r6, r0
 80068f8:	460c      	mov	r4, r1
 80068fa:	d507      	bpl.n	800690c <__smakebuf_r+0x1c>
 80068fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006900:	6023      	str	r3, [r4, #0]
 8006902:	6123      	str	r3, [r4, #16]
 8006904:	2301      	movs	r3, #1
 8006906:	6163      	str	r3, [r4, #20]
 8006908:	b003      	add	sp, #12
 800690a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800690c:	ab01      	add	r3, sp, #4
 800690e:	466a      	mov	r2, sp
 8006910:	f7ff ffc8 	bl	80068a4 <__swhatbuf_r>
 8006914:	9f00      	ldr	r7, [sp, #0]
 8006916:	4605      	mov	r5, r0
 8006918:	4639      	mov	r1, r7
 800691a:	4630      	mov	r0, r6
 800691c:	f7ff fc26 	bl	800616c <_malloc_r>
 8006920:	b948      	cbnz	r0, 8006936 <__smakebuf_r+0x46>
 8006922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006926:	059a      	lsls	r2, r3, #22
 8006928:	d4ee      	bmi.n	8006908 <__smakebuf_r+0x18>
 800692a:	f023 0303 	bic.w	r3, r3, #3
 800692e:	f043 0302 	orr.w	r3, r3, #2
 8006932:	81a3      	strh	r3, [r4, #12]
 8006934:	e7e2      	b.n	80068fc <__smakebuf_r+0xc>
 8006936:	89a3      	ldrh	r3, [r4, #12]
 8006938:	6020      	str	r0, [r4, #0]
 800693a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800693e:	81a3      	strh	r3, [r4, #12]
 8006940:	9b01      	ldr	r3, [sp, #4]
 8006942:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006946:	b15b      	cbz	r3, 8006960 <__smakebuf_r+0x70>
 8006948:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800694c:	4630      	mov	r0, r6
 800694e:	f000 f80b 	bl	8006968 <_isatty_r>
 8006952:	b128      	cbz	r0, 8006960 <__smakebuf_r+0x70>
 8006954:	89a3      	ldrh	r3, [r4, #12]
 8006956:	f023 0303 	bic.w	r3, r3, #3
 800695a:	f043 0301 	orr.w	r3, r3, #1
 800695e:	81a3      	strh	r3, [r4, #12]
 8006960:	89a3      	ldrh	r3, [r4, #12]
 8006962:	431d      	orrs	r5, r3
 8006964:	81a5      	strh	r5, [r4, #12]
 8006966:	e7cf      	b.n	8006908 <__smakebuf_r+0x18>

08006968 <_isatty_r>:
 8006968:	b538      	push	{r3, r4, r5, lr}
 800696a:	4d06      	ldr	r5, [pc, #24]	@ (8006984 <_isatty_r+0x1c>)
 800696c:	2300      	movs	r3, #0
 800696e:	4604      	mov	r4, r0
 8006970:	4608      	mov	r0, r1
 8006972:	602b      	str	r3, [r5, #0]
 8006974:	f7fb fe54 	bl	8002620 <_isatty>
 8006978:	1c43      	adds	r3, r0, #1
 800697a:	d102      	bne.n	8006982 <_isatty_r+0x1a>
 800697c:	682b      	ldr	r3, [r5, #0]
 800697e:	b103      	cbz	r3, 8006982 <_isatty_r+0x1a>
 8006980:	6023      	str	r3, [r4, #0]
 8006982:	bd38      	pop	{r3, r4, r5, pc}
 8006984:	200402d0 	.word	0x200402d0

08006988 <_lseek_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	4d07      	ldr	r5, [pc, #28]	@ (80069a8 <_lseek_r+0x20>)
 800698c:	4604      	mov	r4, r0
 800698e:	4608      	mov	r0, r1
 8006990:	4611      	mov	r1, r2
 8006992:	2200      	movs	r2, #0
 8006994:	602a      	str	r2, [r5, #0]
 8006996:	461a      	mov	r2, r3
 8006998:	f7fb fe4d 	bl	8002636 <_lseek>
 800699c:	1c43      	adds	r3, r0, #1
 800699e:	d102      	bne.n	80069a6 <_lseek_r+0x1e>
 80069a0:	682b      	ldr	r3, [r5, #0]
 80069a2:	b103      	cbz	r3, 80069a6 <_lseek_r+0x1e>
 80069a4:	6023      	str	r3, [r4, #0]
 80069a6:	bd38      	pop	{r3, r4, r5, pc}
 80069a8:	200402d0 	.word	0x200402d0

080069ac <_read_r>:
 80069ac:	b538      	push	{r3, r4, r5, lr}
 80069ae:	4d07      	ldr	r5, [pc, #28]	@ (80069cc <_read_r+0x20>)
 80069b0:	4604      	mov	r4, r0
 80069b2:	4608      	mov	r0, r1
 80069b4:	4611      	mov	r1, r2
 80069b6:	2200      	movs	r2, #0
 80069b8:	602a      	str	r2, [r5, #0]
 80069ba:	461a      	mov	r2, r3
 80069bc:	f7fb fddb 	bl	8002576 <_read>
 80069c0:	1c43      	adds	r3, r0, #1
 80069c2:	d102      	bne.n	80069ca <_read_r+0x1e>
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	b103      	cbz	r3, 80069ca <_read_r+0x1e>
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	bd38      	pop	{r3, r4, r5, pc}
 80069cc:	200402d0 	.word	0x200402d0

080069d0 <_sbrk_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	4d06      	ldr	r5, [pc, #24]	@ (80069ec <_sbrk_r+0x1c>)
 80069d4:	2300      	movs	r3, #0
 80069d6:	4604      	mov	r4, r0
 80069d8:	4608      	mov	r0, r1
 80069da:	602b      	str	r3, [r5, #0]
 80069dc:	f7fb fe38 	bl	8002650 <_sbrk>
 80069e0:	1c43      	adds	r3, r0, #1
 80069e2:	d102      	bne.n	80069ea <_sbrk_r+0x1a>
 80069e4:	682b      	ldr	r3, [r5, #0]
 80069e6:	b103      	cbz	r3, 80069ea <_sbrk_r+0x1a>
 80069e8:	6023      	str	r3, [r4, #0]
 80069ea:	bd38      	pop	{r3, r4, r5, pc}
 80069ec:	200402d0 	.word	0x200402d0

080069f0 <_write_r>:
 80069f0:	b538      	push	{r3, r4, r5, lr}
 80069f2:	4d07      	ldr	r5, [pc, #28]	@ (8006a10 <_write_r+0x20>)
 80069f4:	4604      	mov	r4, r0
 80069f6:	4608      	mov	r0, r1
 80069f8:	4611      	mov	r1, r2
 80069fa:	2200      	movs	r2, #0
 80069fc:	602a      	str	r2, [r5, #0]
 80069fe:	461a      	mov	r2, r3
 8006a00:	f7fb fdd6 	bl	80025b0 <_write>
 8006a04:	1c43      	adds	r3, r0, #1
 8006a06:	d102      	bne.n	8006a0e <_write_r+0x1e>
 8006a08:	682b      	ldr	r3, [r5, #0]
 8006a0a:	b103      	cbz	r3, 8006a0e <_write_r+0x1e>
 8006a0c:	6023      	str	r3, [r4, #0]
 8006a0e:	bd38      	pop	{r3, r4, r5, pc}
 8006a10:	200402d0 	.word	0x200402d0

08006a14 <_close_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	4d06      	ldr	r5, [pc, #24]	@ (8006a30 <_close_r+0x1c>)
 8006a18:	2300      	movs	r3, #0
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	4608      	mov	r0, r1
 8006a1e:	602b      	str	r3, [r5, #0]
 8006a20:	f7fb fde2 	bl	80025e8 <_close>
 8006a24:	1c43      	adds	r3, r0, #1
 8006a26:	d102      	bne.n	8006a2e <_close_r+0x1a>
 8006a28:	682b      	ldr	r3, [r5, #0]
 8006a2a:	b103      	cbz	r3, 8006a2e <_close_r+0x1a>
 8006a2c:	6023      	str	r3, [r4, #0]
 8006a2e:	bd38      	pop	{r3, r4, r5, pc}
 8006a30:	200402d0 	.word	0x200402d0

08006a34 <_fstat_r>:
 8006a34:	b538      	push	{r3, r4, r5, lr}
 8006a36:	4d07      	ldr	r5, [pc, #28]	@ (8006a54 <_fstat_r+0x20>)
 8006a38:	2300      	movs	r3, #0
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	4608      	mov	r0, r1
 8006a3e:	4611      	mov	r1, r2
 8006a40:	602b      	str	r3, [r5, #0]
 8006a42:	f7fb fddd 	bl	8002600 <_fstat>
 8006a46:	1c43      	adds	r3, r0, #1
 8006a48:	d102      	bne.n	8006a50 <_fstat_r+0x1c>
 8006a4a:	682b      	ldr	r3, [r5, #0]
 8006a4c:	b103      	cbz	r3, 8006a50 <_fstat_r+0x1c>
 8006a4e:	6023      	str	r3, [r4, #0]
 8006a50:	bd38      	pop	{r3, r4, r5, pc}
 8006a52:	bf00      	nop
 8006a54:	200402d0 	.word	0x200402d0

08006a58 <_free_r>:
 8006a58:	b538      	push	{r3, r4, r5, lr}
 8006a5a:	4605      	mov	r5, r0
 8006a5c:	2900      	cmp	r1, #0
 8006a5e:	d041      	beq.n	8006ae4 <_free_r+0x8c>
 8006a60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a64:	1f0c      	subs	r4, r1, #4
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	bfb8      	it	lt
 8006a6a:	18e4      	addlt	r4, r4, r3
 8006a6c:	f7ff fe36 	bl	80066dc <__malloc_lock>
 8006a70:	4a1d      	ldr	r2, [pc, #116]	@ (8006ae8 <_free_r+0x90>)
 8006a72:	6813      	ldr	r3, [r2, #0]
 8006a74:	b933      	cbnz	r3, 8006a84 <_free_r+0x2c>
 8006a76:	6063      	str	r3, [r4, #4]
 8006a78:	6014      	str	r4, [r2, #0]
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a80:	f7ff be32 	b.w	80066e8 <__malloc_unlock>
 8006a84:	42a3      	cmp	r3, r4
 8006a86:	d908      	bls.n	8006a9a <_free_r+0x42>
 8006a88:	6820      	ldr	r0, [r4, #0]
 8006a8a:	1821      	adds	r1, r4, r0
 8006a8c:	428b      	cmp	r3, r1
 8006a8e:	bf01      	itttt	eq
 8006a90:	6819      	ldreq	r1, [r3, #0]
 8006a92:	685b      	ldreq	r3, [r3, #4]
 8006a94:	1809      	addeq	r1, r1, r0
 8006a96:	6021      	streq	r1, [r4, #0]
 8006a98:	e7ed      	b.n	8006a76 <_free_r+0x1e>
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	685b      	ldr	r3, [r3, #4]
 8006a9e:	b10b      	cbz	r3, 8006aa4 <_free_r+0x4c>
 8006aa0:	42a3      	cmp	r3, r4
 8006aa2:	d9fa      	bls.n	8006a9a <_free_r+0x42>
 8006aa4:	6811      	ldr	r1, [r2, #0]
 8006aa6:	1850      	adds	r0, r2, r1
 8006aa8:	42a0      	cmp	r0, r4
 8006aaa:	d10b      	bne.n	8006ac4 <_free_r+0x6c>
 8006aac:	6820      	ldr	r0, [r4, #0]
 8006aae:	4401      	add	r1, r0
 8006ab0:	1850      	adds	r0, r2, r1
 8006ab2:	4283      	cmp	r3, r0
 8006ab4:	6011      	str	r1, [r2, #0]
 8006ab6:	d1e0      	bne.n	8006a7a <_free_r+0x22>
 8006ab8:	6818      	ldr	r0, [r3, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	6053      	str	r3, [r2, #4]
 8006abe:	4408      	add	r0, r1
 8006ac0:	6010      	str	r0, [r2, #0]
 8006ac2:	e7da      	b.n	8006a7a <_free_r+0x22>
 8006ac4:	d902      	bls.n	8006acc <_free_r+0x74>
 8006ac6:	230c      	movs	r3, #12
 8006ac8:	602b      	str	r3, [r5, #0]
 8006aca:	e7d6      	b.n	8006a7a <_free_r+0x22>
 8006acc:	6820      	ldr	r0, [r4, #0]
 8006ace:	1821      	adds	r1, r4, r0
 8006ad0:	428b      	cmp	r3, r1
 8006ad2:	bf04      	itt	eq
 8006ad4:	6819      	ldreq	r1, [r3, #0]
 8006ad6:	685b      	ldreq	r3, [r3, #4]
 8006ad8:	6063      	str	r3, [r4, #4]
 8006ada:	bf04      	itt	eq
 8006adc:	1809      	addeq	r1, r1, r0
 8006ade:	6021      	streq	r1, [r4, #0]
 8006ae0:	6054      	str	r4, [r2, #4]
 8006ae2:	e7ca      	b.n	8006a7a <_free_r+0x22>
 8006ae4:	bd38      	pop	{r3, r4, r5, pc}
 8006ae6:	bf00      	nop
 8006ae8:	200402cc 	.word	0x200402cc

08006aec <_init>:
 8006aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aee:	bf00      	nop
 8006af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006af2:	bc08      	pop	{r3}
 8006af4:	469e      	mov	lr, r3
 8006af6:	4770      	bx	lr

08006af8 <_fini>:
 8006af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afa:	bf00      	nop
 8006afc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006afe:	bc08      	pop	{r3}
 8006b00:	469e      	mov	lr, r3
 8006b02:	4770      	bx	lr
