# Design-and-Verification-of-a-Simple-Pipelined-RISC-Processor-in-Verilog