

================================================================
== Vitis HLS Report for 'WrDist'
================================================================
* Date:           Wed Dec 20 22:12:23 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |       64|       64|        17|         16|         16|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       91|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      208|    -|
|Register             |        -|     -|     1947|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1947|      299|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_580_p2          |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_01001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001   |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_568            |       and|   0|  0|   2|           1|           1|
    |ap_condition_574            |       and|   0|  0|   2|           1|           1|
    |ap_condition_580            |       and|   0|  0|   2|           1|           1|
    |ap_condition_586            |       and|   0|  0|   2|           1|           1|
    |ap_condition_592            |       and|   0|  0|   2|           1|           1|
    |ap_condition_598            |       and|   0|  0|   2|           1|           1|
    |ap_condition_604            |       and|   0|  0|   2|           1|           1|
    |ap_condition_611            |       and|   0|  0|   2|           1|           1|
    |ap_condition_617            |       and|   0|  0|   2|           1|           1|
    |ap_condition_623            |       and|   0|  0|   2|           1|           1|
    |ap_condition_629            |       and|   0|  0|   2|           1|           1|
    |ap_condition_635            |       and|   0|  0|   2|           1|           1|
    |ap_condition_641            |       and|   0|  0|   2|           1|           1|
    |ap_condition_647            |       and|   0|  0|   2|           1|           1|
    |ap_condition_652            |       and|   0|  0|   2|           1|           1|
    |ap_condition_658            |       and|   0|  0|   2|           1|           1|
    |icmp_ln15_fu_586_p2         |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|  91|          42|          42|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  91|         19|    1|         19|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_573_p4  |   9|          2|    3|          6|
    |i_reg_569                   |   9|          2|    3|          6|
    |wr_port_TDATA               |  81|         17|  128|       2176|
    |wr_port_TDATA_blk_n         |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 208|         44|  137|       2211|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln15_reg_774          |    3|   0|    3|          0|
    |ap_CS_fsm                 |   18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |i_reg_569                 |    3|   0|    3|          0|
    |icmp_ln15_reg_779         |    1|   0|    1|          0|
    |p_Result_41_10_reg_998    |  128|   0|  128|          0|
    |p_Result_41_11_reg_1003   |  128|   0|  128|          0|
    |p_Result_41_12_reg_1008   |  128|   0|  128|          0|
    |p_Result_41_13_reg_1013   |  128|   0|  128|          0|
    |p_Result_41_14_reg_1018   |  128|   0|  128|          0|
    |p_Result_41_1_reg_953     |  128|   0|  128|          0|
    |p_Result_41_2_reg_958     |  128|   0|  128|          0|
    |p_Result_41_3_reg_963     |  128|   0|  128|          0|
    |p_Result_41_4_reg_968     |  128|   0|  128|          0|
    |p_Result_41_5_reg_973     |  128|   0|  128|          0|
    |p_Result_41_6_reg_978     |  128|   0|  128|          0|
    |p_Result_41_8_reg_983     |  128|   0|  128|          0|
    |p_Result_41_9_reg_988     |  128|   0|  128|          0|
    |p_Result_41_s_reg_993     |  128|   0|  128|          0|
    |tmp_dist_15_load_reg_948  |   64|   0|   64|          0|
    |v2_V_reg_943              |   64|   0|   64|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     | 1947|   0| 1947|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|            WrDist|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|            WrDist|  return value|
|tmp_dist_0_address0   |  out|   12|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_ce0        |  out|    1|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_q0         |   in|   64|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_1_address0   |  out|   12|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_ce0        |  out|    1|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_q0         |   in|   64|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_2_address0   |  out|   12|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_ce0        |  out|    1|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_q0         |   in|   64|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_3_address0   |  out|   12|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_ce0        |  out|    1|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_q0         |   in|   64|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_4_address0   |  out|   12|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_ce0        |  out|    1|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_q0         |   in|   64|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_5_address0   |  out|   12|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_ce0        |  out|    1|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_q0         |   in|   64|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_6_address0   |  out|   12|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_ce0        |  out|    1|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_q0         |   in|   64|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_7_address0   |  out|   12|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_ce0        |  out|    1|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_q0         |   in|   64|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_8_address0   |  out|   12|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_8_ce0        |  out|    1|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_8_q0         |   in|   64|   ap_memory|        tmp_dist_8|         array|
|tmp_dist_9_address0   |  out|   12|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_9_ce0        |  out|    1|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_9_q0         |   in|   64|   ap_memory|        tmp_dist_9|         array|
|tmp_dist_10_address0  |  out|   12|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_10_ce0       |  out|    1|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_10_q0        |   in|   64|   ap_memory|       tmp_dist_10|         array|
|tmp_dist_11_address0  |  out|   12|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_11_ce0       |  out|    1|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_11_q0        |   in|   64|   ap_memory|       tmp_dist_11|         array|
|tmp_dist_12_address0  |  out|   12|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_12_ce0       |  out|    1|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_12_q0        |   in|   64|   ap_memory|       tmp_dist_12|         array|
|tmp_dist_13_address0  |  out|   12|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_13_ce0       |  out|    1|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_13_q0        |   in|   64|   ap_memory|       tmp_dist_13|         array|
|tmp_dist_14_address0  |  out|   12|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_14_ce0       |  out|    1|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_14_q0        |   in|   64|   ap_memory|       tmp_dist_14|         array|
|tmp_dist_15_address0  |  out|   12|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_15_ce0       |  out|    1|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_15_q0        |   in|   64|   ap_memory|       tmp_dist_15|         array|
|tmp_dist_16_address0  |  out|   12|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_16_ce0       |  out|    1|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_16_q0        |   in|   64|   ap_memory|       tmp_dist_16|         array|
|tmp_dist_17_address0  |  out|   12|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_17_ce0       |  out|    1|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_17_q0        |   in|   64|   ap_memory|       tmp_dist_17|         array|
|tmp_dist_18_address0  |  out|   12|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_18_ce0       |  out|    1|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_18_q0        |   in|   64|   ap_memory|       tmp_dist_18|         array|
|tmp_dist_19_address0  |  out|   12|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_19_ce0       |  out|    1|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_19_q0        |   in|   64|   ap_memory|       tmp_dist_19|         array|
|tmp_dist_20_address0  |  out|   12|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_20_ce0       |  out|    1|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_20_q0        |   in|   64|   ap_memory|       tmp_dist_20|         array|
|tmp_dist_21_address0  |  out|   12|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_21_ce0       |  out|    1|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_21_q0        |   in|   64|   ap_memory|       tmp_dist_21|         array|
|tmp_dist_22_address0  |  out|   12|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_22_ce0       |  out|    1|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_22_q0        |   in|   64|   ap_memory|       tmp_dist_22|         array|
|tmp_dist_23_address0  |  out|   12|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_23_ce0       |  out|    1|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_23_q0        |   in|   64|   ap_memory|       tmp_dist_23|         array|
|tmp_dist_24_address0  |  out|   12|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_24_ce0       |  out|    1|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_24_q0        |   in|   64|   ap_memory|       tmp_dist_24|         array|
|tmp_dist_25_address0  |  out|   12|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_25_ce0       |  out|    1|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_25_q0        |   in|   64|   ap_memory|       tmp_dist_25|         array|
|tmp_dist_26_address0  |  out|   12|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_26_ce0       |  out|    1|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_26_q0        |   in|   64|   ap_memory|       tmp_dist_26|         array|
|tmp_dist_27_address0  |  out|   12|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_27_ce0       |  out|    1|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_27_q0        |   in|   64|   ap_memory|       tmp_dist_27|         array|
|tmp_dist_28_address0  |  out|   12|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_28_ce0       |  out|    1|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_28_q0        |   in|   64|   ap_memory|       tmp_dist_28|         array|
|tmp_dist_29_address0  |  out|   12|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_29_ce0       |  out|    1|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_29_q0        |   in|   64|   ap_memory|       tmp_dist_29|         array|
|tmp_dist_30_address0  |  out|   12|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_30_ce0       |  out|    1|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_30_q0        |   in|   64|   ap_memory|       tmp_dist_30|         array|
|tmp_dist_31_address0  |  out|   12|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_31_ce0       |  out|    1|   ap_memory|       tmp_dist_31|         array|
|tmp_dist_31_q0        |   in|   64|   ap_memory|       tmp_dist_31|         array|
|wr_port_TDATA         |  out|  128|        axis|  wr_port_V_data_V|       pointer|
|wr_port_TREADY        |   in|    1|        axis|  wr_port_V_data_V|       pointer|
|wr_port_TVALID        |  out|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TLAST         |  out|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TKEEP         |  out|   16|        axis|  wr_port_V_keep_V|       pointer|
|wr_port_TSTRB         |  out|   16|        axis|  wr_port_V_strb_V|       pointer|
|idx                   |   in|    8|     ap_none|               idx|        scalar|
+----------------------+-----+-----+------------+------------------+--------------+

