$date
	Sun Sep 19 20:16:15 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regtest $end
$var wire 32 ! data_b [31:0] $end
$var wire 32 " data_a [31:0] $end
$var reg 5 # address_a [4:0] $end
$var reg 5 $ address_b [4:0] $end
$var reg 5 % address_write [4:0] $end
$var reg 1 & clk $end
$var reg 32 ' data_write [31:0] $end
$var reg 1 ( write_enable $end
$scope module rftst $end
$var wire 5 ) ad1 [4:0] $end
$var wire 5 * ad2 [4:0] $end
$var wire 5 + adw [4:0] $end
$var wire 1 & clk $end
$var wire 32 , rsw [31:0] $end
$var wire 1 ( we $end
$var reg 32 - rs1 [31:0] $end
$var reg 32 . rs2 [31:0] $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 /
bx .
bx -
b10101010101110111100110011011101 ,
b1 +
bx *
bx )
1(
b10101010101110111100110011011101 '
0&
b1 %
bx $
bx #
bx "
bx !
$end
#5
1&
#10
0&
#15
b0 !
b0 .
b10101010101010101010101010101010 "
b10101010101010101010101010101010 -
1&
b10101010101010101010101010101010 '
b10101010101010101010101010101010 ,
b10 $
b10 *
b1 #
b1 )
#20
0&
b10 %
b10 +
b11111111111111111111111111111111 '
b11111111111111111111111111111111 ,
#25
b11111111111111111111111111111111 !
b11111111111111111111111111111111 .
1&
#28
b10100000101000001010000010100000 '
b10100000101000001010000010100000 ,
#30
b0 %
b0 +
b10010001101000101011001111000 '
b10010001101000101011001111000 ,
0&
#35
1&
#40
0&
0(
b0 $
b0 *
#45
b0 !
b0 .
1&
#50
0&
b1 $
b1 *
b10 #
b10 )
#55
b10101010101010101010101010101010 !
b10101010101010101010101010101010 .
b11111111111111111111111111111111 "
b11111111111111111111111111111111 -
1&
#60
0&
#65
1&
#70
0&
