Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon May  2 19:20:13 2022
| Host         : DESKTOP-QTVT23F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ZZ_Top_timing_summary_routed.rpt -pb ZZ_Top_timing_summary_routed.pb -rpx ZZ_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : ZZ_Top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
TIMING-16  Warning   Large setup violation                                      16          
TIMING-18  Warning   Missing input or output delay                              21          
XDCC-5     Warning   User Non-Timing constraint/property overwritten            6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.336     -127.460                     16                 4283        0.068        0.000                      0                 4283        3.750        0.000                       0                  2139  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -11.336     -127.460                     16                 4283        0.068        0.000                      0                 4283        3.750        0.000                       0                  2139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           16  Failing Endpoints,  Worst Slack      -11.336ns,  Total Violation     -127.460ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.336ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.953ns  (logic 9.891ns (47.207%)  route 11.062ns (52.793%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.649 r  digit1_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.649    digit1_reg[3]_i_38_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.964 f  digit1_reg[3]_i_39/O[3]
                         net (fo=1, routed)           0.737    24.701    digit1_reg[3]_i_39_n_4
    SLICE_X97Y81         LUT6 (Prop_lut6_I1_O)        0.307    25.008 f  digit1[3]_i_8_comp_1/O
                         net (fo=1, routed)           0.955    25.963    digit1[3]_i_8_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I5_O)        0.124    26.087 r  digit1[3]_i_1/O
                         net (fo=4, routed)           0.486    26.573    digit1
    SLICE_X95Y81         FDRE                                         r  digit1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.601    15.083    clk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  digit1_reg[1]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X95Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.237    digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                -11.336    

Slack (VIOLATED) :        -11.336ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.953ns  (logic 9.891ns (47.207%)  route 11.062ns (52.793%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.649 r  digit1_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.649    digit1_reg[3]_i_38_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.964 f  digit1_reg[3]_i_39/O[3]
                         net (fo=1, routed)           0.737    24.701    digit1_reg[3]_i_39_n_4
    SLICE_X97Y81         LUT6 (Prop_lut6_I1_O)        0.307    25.008 f  digit1[3]_i_8_comp_1/O
                         net (fo=1, routed)           0.955    25.963    digit1[3]_i_8_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I5_O)        0.124    26.087 r  digit1[3]_i_1/O
                         net (fo=4, routed)           0.486    26.573    digit1
    SLICE_X95Y81         FDRE                                         r  digit1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.601    15.083    clk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  digit1_reg[2]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X95Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.237    digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                -11.336    

Slack (VIOLATED) :        -11.336ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.953ns  (logic 9.891ns (47.207%)  route 11.062ns (52.793%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.649 r  digit1_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.649    digit1_reg[3]_i_38_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.964 f  digit1_reg[3]_i_39/O[3]
                         net (fo=1, routed)           0.737    24.701    digit1_reg[3]_i_39_n_4
    SLICE_X97Y81         LUT6 (Prop_lut6_I1_O)        0.307    25.008 f  digit1[3]_i_8_comp_1/O
                         net (fo=1, routed)           0.955    25.963    digit1[3]_i_8_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I5_O)        0.124    26.087 r  digit1[3]_i_1/O
                         net (fo=4, routed)           0.486    26.573    digit1
    SLICE_X95Y81         FDRE                                         r  digit1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.601    15.083    clk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  digit1_reg[3]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X95Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.237    digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                -11.336    

Slack (VIOLATED) :        -11.164ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.813ns  (logic 9.891ns (47.523%)  route 10.922ns (52.476%))
  Logic Levels:           36  (CARRY4=23 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.649 r  digit1_reg[3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.649    digit1_reg[3]_i_38_n_0
    SLICE_X100Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.964 f  digit1_reg[3]_i_39/O[3]
                         net (fo=1, routed)           0.737    24.701    digit1_reg[3]_i_39_n_4
    SLICE_X97Y81         LUT6 (Prop_lut6_I1_O)        0.307    25.008 f  digit1[3]_i_8_comp_1/O
                         net (fo=1, routed)           0.955    25.963    digit1[3]_i_8_n_0
    SLICE_X95Y79         LUT6 (Prop_lut6_I5_O)        0.124    26.087 r  digit1[3]_i_1/O
                         net (fo=4, routed)           0.346    26.433    digit1
    SLICE_X94Y77         FDRE                                         r  digit1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.597    15.079    clk_IBUF_BUFG
    SLICE_X94Y77         FDRE                                         r  digit1_reg[0]/C
                         clock pessimism              0.394    15.473    
                         clock uncertainty           -0.035    15.438    
    SLICE_X94Y77         FDRE (Setup_fdre_C_CE)      -0.169    15.269    digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -26.433    
  -------------------------------------------------------------------
                         slack                                -11.164    

Slack (VIOLATED) :        -10.805ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.657ns  (logic 9.898ns (47.915%)  route 10.759ns (52.085%))
  Logic Levels:           36  (CARRY4=22 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.847 f  digit1_reg[3]_i_38/O[3]
                         net (fo=2, routed)           0.616    24.463    digit1_reg[3]_i_38_n_4
    SLICE_X96Y81         LUT5 (Prop_lut5_I4_O)        0.307    24.770 r  digit1[3]_i_12/O
                         net (fo=3, routed)           0.465    25.235    digit1[3]_i_12_n_0
    SLICE_X98Y80         LUT5 (Prop_lut5_I4_O)        0.124    25.359 f  digit1[2]_i_3/O
                         net (fo=2, routed)           0.795    26.154    digit1[2]_i_3_n_0
    SLICE_X95Y81         LUT3 (Prop_lut3_I1_O)        0.124    26.278 r  digit1[2]_i_1/O
                         net (fo=1, routed)           0.000    26.278    p_0_out[2]
    SLICE_X95Y81         FDRE                                         r  digit1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.601    15.083    clk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  digit1_reg[2]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X95Y81         FDRE (Setup_fdre_C_D)        0.031    15.473    digit1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -26.278    
  -------------------------------------------------------------------
                         slack                                -10.805    

Slack (VIOLATED) :        -10.790ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.686ns  (logic 9.927ns (47.988%)  route 10.759ns (52.012%))
  Logic Levels:           36  (CARRY4=22 LUT1=1 LUT2=1 LUT3=4 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.847 f  digit1_reg[3]_i_38/O[3]
                         net (fo=2, routed)           0.616    24.463    digit1_reg[3]_i_38_n_4
    SLICE_X96Y81         LUT5 (Prop_lut5_I4_O)        0.307    24.770 r  digit1[3]_i_12/O
                         net (fo=3, routed)           0.465    25.235    digit1[3]_i_12_n_0
    SLICE_X98Y80         LUT5 (Prop_lut5_I4_O)        0.124    25.359 f  digit1[2]_i_3/O
                         net (fo=2, routed)           0.795    26.154    digit1[2]_i_3_n_0
    SLICE_X95Y81         LUT3 (Prop_lut3_I1_O)        0.153    26.307 r  digit1[1]_i_1/O
                         net (fo=1, routed)           0.000    26.307    p_0_out[1]
    SLICE_X95Y81         FDRE                                         r  digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.601    15.083    clk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  digit1_reg[1]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X95Y81         FDRE (Setup_fdre_C_D)        0.075    15.517    digit1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                         -26.307    
  -------------------------------------------------------------------
                         slack                                -10.790    

Slack (VIOLATED) :        -10.257ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        20.059ns  (logic 9.774ns (48.726%)  route 10.285ns (51.274%))
  Logic Levels:           35  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.847 r  digit1_reg[3]_i_38/O[3]
                         net (fo=2, routed)           0.616    24.463    digit1_reg[3]_i_38_n_4
    SLICE_X96Y81         LUT5 (Prop_lut5_I4_O)        0.307    24.770 f  digit1[3]_i_12/O
                         net (fo=3, routed)           0.308    25.078    digit1[3]_i_12_n_0
    SLICE_X95Y81         LUT6 (Prop_lut6_I0_O)        0.124    25.202 r  digit1[0]_i_1/O
                         net (fo=1, routed)           0.477    25.680    p_0_out[0]
    SLICE_X94Y77         FDRE                                         r  digit1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.597    15.079    clk_IBUF_BUFG
    SLICE_X94Y77         FDRE                                         r  digit1_reg[0]/C
                         clock pessimism              0.394    15.473    
                         clock uncertainty           -0.035    15.438    
    SLICE_X94Y77         FDRE (Setup_fdre_C_D)       -0.016    15.422    digit1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                         -25.680    
  -------------------------------------------------------------------
                         slack                                -10.257    

Slack (VIOLATED) :        -9.726ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        19.579ns  (logic 9.774ns (49.922%)  route 9.805ns (50.078%))
  Logic Levels:           35  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 15.083 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.433 r  digit1_reg[3]_i_417/CO[3]
                         net (fo=1, routed)           0.000     7.433    digit1_reg[3]_i_417_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.547 r  digit1_reg[3]_i_433/CO[3]
                         net (fo=1, routed)           0.000     7.547    digit1_reg[3]_i_433_n_0
    SLICE_X107Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.661 r  digit1_reg[3]_i_396/CO[3]
                         net (fo=1, routed)           0.000     7.661    digit1_reg[3]_i_396_n_0
    SLICE_X107Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.775 r  digit1_reg[3]_i_230/CO[3]
                         net (fo=1, routed)           0.000     7.775    digit1_reg[3]_i_230_n_0
    SLICE_X107Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.109 f  digit1_reg[3]_i_147/O[1]
                         net (fo=11, routed)          0.789     8.899    p_1_in[26]
    SLICE_X107Y77        LUT3 (Prop_lut3_I0_O)        0.303     9.202 f  digit1[3]_i_385/O
                         net (fo=20, routed)          0.669     9.871    digit1[3]_i_385_n_0
    SLICE_X107Y75        LUT6 (Prop_lut6_I3_O)        0.124     9.995 r  digit1[3]_i_351/O
                         net (fo=6, routed)           0.774    10.769    digit1[3]_i_351_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I0_O)        0.124    10.893 r  digit1[3]_i_470/O
                         net (fo=1, routed)           0.000    10.893    digit1[3]_i_470_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.294 r  digit1_reg[3]_i_428/CO[3]
                         net (fo=1, routed)           0.000    11.294    digit1_reg[3]_i_428_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.408 r  digit1_reg[3]_i_427/CO[3]
                         net (fo=1, routed)           0.000    11.408    digit1_reg[3]_i_427_n_0
    SLICE_X106Y74        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.522 r  digit1_reg[3]_i_436/CO[3]
                         net (fo=1, routed)           0.009    11.531    digit1_reg[3]_i_436_n_0
    SLICE_X106Y75        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.802 f  digit1_reg[3]_i_383/CO[0]
                         net (fo=40, routed)          0.840    12.642    digit1_reg[3]_i_383_n_3
    SLICE_X106Y80        LUT6 (Prop_lut6_I5_O)        0.373    13.015 r  digit1[3]_i_250/O
                         net (fo=1, routed)           0.622    13.636    digit1[3]_i_250_n_0
    SLICE_X105Y77        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.251 r  digit1_reg[3]_i_152/O[3]
                         net (fo=4, routed)           0.584    14.835    digit1_reg[3]_i_152_n_4
    SLICE_X108Y78        LUT3 (Prop_lut3_I2_O)        0.306    15.141 r  digit1[3]_i_155/O
                         net (fo=2, routed)           0.686    15.827    digit1[3]_i_155_n_0
    SLICE_X104Y80        LUT5 (Prop_lut5_I4_O)        0.124    15.951 r  digit1[3]_i_66/O
                         net (fo=1, routed)           0.630    16.582    digit1[3]_i_66_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    16.980 r  digit1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.980    digit1_reg[3]_i_35_n_0
    SLICE_X103Y78        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.314 r  digit1_reg[3]_i_37/O[1]
                         net (fo=6, routed)           0.417    17.731    digit1_reg[3]_i_37_n_6
    SLICE_X102Y78        LUT2 (Prop_lut2_I0_O)        0.303    18.034 r  digit1[3]_i_404/O
                         net (fo=1, routed)           0.000    18.034    digit1[3]_i_404_n_0
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.677 r  digit1_reg[3]_i_235/O[3]
                         net (fo=3, routed)           0.481    19.158    digit1_reg[3]_i_235_n_4
    SLICE_X102Y81        LUT4 (Prop_lut4_I0_O)        0.307    19.465 r  digit1[3]_i_224/O
                         net (fo=1, routed)           0.712    20.176    digit1[3]_i_224_n_0
    SLICE_X101Y79        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.702 r  digit1_reg[3]_i_144/CO[3]
                         net (fo=1, routed)           0.000    20.702    digit1_reg[3]_i_144_n_0
    SLICE_X101Y80        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.973 f  digit1_reg[3]_i_62/CO[0]
                         net (fo=2, routed)           0.312    21.285    digit1_reg[3]_i_62_n_3
    SLICE_X101Y81        LUT5 (Prop_lut5_I0_O)        0.373    21.658 r  digit1[3]_i_27/O
                         net (fo=46, routed)          0.886    22.544    digit1[3]_i_27_n_0
    SLICE_X100Y77        LUT3 (Prop_lut3_I1_O)        0.124    22.668 r  digit1[3]_i_93/O
                         net (fo=1, routed)           0.000    22.668    digit1[3]_i_93_n_0
    SLICE_X100Y77        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.181 r  digit1_reg[3]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.181    digit1_reg[3]_i_40_n_0
    SLICE_X100Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.298 r  digit1_reg[3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.298    digit1_reg[3]_i_47_n_0
    SLICE_X100Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.415 r  digit1_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.415    digit1_reg[3]_i_16_n_0
    SLICE_X100Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.532 r  digit1_reg[3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    23.532    digit1_reg[3]_i_53_n_0
    SLICE_X100Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.847 r  digit1_reg[3]_i_38/O[3]
                         net (fo=2, routed)           0.616    24.463    digit1_reg[3]_i_38_n_4
    SLICE_X96Y81         LUT5 (Prop_lut5_I4_O)        0.307    24.770 f  digit1[3]_i_12/O
                         net (fo=3, routed)           0.305    25.075    digit1[3]_i_12_n_0
    SLICE_X95Y81         LUT6 (Prop_lut6_I4_O)        0.124    25.199 r  digit1[3]_i_2/O
                         net (fo=1, routed)           0.000    25.199    p_0_out[3]
    SLICE_X95Y81         FDRE                                         r  digit1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.601    15.083    clk_IBUF_BUFG
    SLICE_X95Y81         FDRE                                         r  digit1_reg[3]/C
                         clock pessimism              0.394    15.477    
                         clock uncertainty           -0.035    15.442    
    SLICE_X95Y81         FDRE (Setup_fdre_C_D)        0.031    15.473    digit1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -25.199    
  -------------------------------------------------------------------
                         slack                                 -9.726    

Slack (VIOLATED) :        -5.511ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.202ns  (logic 7.026ns (46.218%)  route 8.176ns (53.782%))
  Logic Levels:           25  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.632 r  digit1_reg[3]_i_417/O[3]
                         net (fo=6, routed)           0.338     7.970    p_1_in[12]
    SLICE_X111Y67        LUT3 (Prop_lut3_I0_O)        0.306     8.276 r  digit1[3]_i_425/O
                         net (fo=33, routed)          0.645     8.921    digit1[3]_i_425_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I3_O)        0.124     9.045 r  digit1[0]_i_63/O
                         net (fo=8, routed)           1.789    10.834    digit1[0]_i_63_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.958 r  digit2[3]_i_212/O
                         net (fo=1, routed)           0.000    10.958    digit2[3]_i_212_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  digit2_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.334    digit2_reg[3]_i_172_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.451 r  digit2_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.451    digit2_reg[3]_i_135_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.568 r  digit2_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.568    digit2_reg[3]_i_76_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.787 r  digit2_reg[3]_i_156/O[0]
                         net (fo=3, routed)           0.901    12.688    digit2_reg[3]_i_156_n_7
    SLICE_X94Y72         LUT6 (Prop_lut6_I1_O)        0.295    12.983 r  digit2[3]_i_99/O
                         net (fo=1, routed)           0.000    12.983    digit2[3]_i_99_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.626 r  digit2_reg[3]_i_52/O[3]
                         net (fo=3, routed)           0.332    13.958    digit2_reg[3]_i_52_n_4
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.307    14.265 r  digit2[3]_i_54/O
                         net (fo=2, routed)           0.466    14.730    digit2[3]_i_54_n_0
    SLICE_X92Y71         LUT5 (Prop_lut5_I4_O)        0.124    14.854 r  digit2[3]_i_27/O
                         net (fo=2, routed)           0.651    15.505    digit2[3]_i_27_n_0
    SLICE_X93Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.629 r  digit2[3]_i_31/O
                         net (fo=1, routed)           0.000    15.629    digit2[3]_i_31_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.027 r  digit2_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.027    digit2_reg[3]_i_16_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.361 r  digit2_reg[3]_i_22/O[1]
                         net (fo=2, routed)           0.482    16.843    digit2_reg[3]_i_22_n_6
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.303    17.146 r  digit2[3]_i_24/O
                         net (fo=1, routed)           0.000    17.146    digit2[3]_i_24_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.373 r  digit2_reg[3]_i_15/O[1]
                         net (fo=1, routed)           1.118    18.491    digit2_reg[3]_i_15_n_6
    SLICE_X106Y76        LUT4 (Prop_lut4_I3_O)        0.303    18.794 r  digit2[3]_i_9/O
                         net (fo=1, routed)           0.000    18.794    digit2[3]_i_9_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.195 r  digit2_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.195    digit2_reg[3]_i_4_n_0
    SLICE_X106Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.417 f  digit2_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.339    19.756    digit2_reg[3]_i_5_n_7
    SLICE_X111Y77        LUT6 (Prop_lut6_I2_O)        0.299    20.055 f  digit2[3]_i_3/O
                         net (fo=1, routed)           0.264    20.319    digit2[3]_i_3_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.124    20.443 r  digit2[3]_i_1/O
                         net (fo=4, routed)           0.379    20.822    digit2
    SLICE_X110Y77        FDRE                                         r  digit2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.675    15.157    clk_IBUF_BUFG
    SLICE_X110Y77        FDRE                                         r  digit2_reg[0]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X110Y77        FDRE (Setup_fdre_C_CE)      -0.205    15.311    digit2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -20.822    
  -------------------------------------------------------------------
                         slack                                 -5.511    

Slack (VIOLATED) :        -5.511ns  (required time - arrival time)
  Source:                 moves_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.202ns  (logic 7.026ns (46.218%)  route 8.176ns (53.782%))
  Logic Levels:           25  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.620ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.858     5.620    clk_IBUF_BUFG
    SLICE_X107Y66        FDRE                                         r  moves_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDRE (Prop_fdre_C_Q)         0.456     6.076 f  moves_mem_reg[1]/Q
                         net (fo=31, routed)          0.473     6.549    moves_mem[1]
    SLICE_X107Y65        LUT1 (Prop_lut1_I0_O)        0.124     6.673 r  digit2[3]_i_21/O
                         net (fo=1, routed)           0.000     6.673    digit2[3]_i_21_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.205 r  digit2_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.205    digit2_reg[3]_i_14_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.319 r  digit1_reg[3]_i_418/CO[3]
                         net (fo=1, routed)           0.000     7.319    digit1_reg[3]_i_418_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.632 r  digit1_reg[3]_i_417/O[3]
                         net (fo=6, routed)           0.338     7.970    p_1_in[12]
    SLICE_X111Y67        LUT3 (Prop_lut3_I0_O)        0.306     8.276 r  digit1[3]_i_425/O
                         net (fo=33, routed)          0.645     8.921    digit1[3]_i_425_n_0
    SLICE_X111Y68        LUT6 (Prop_lut6_I3_O)        0.124     9.045 r  digit1[0]_i_63/O
                         net (fo=8, routed)           1.789    10.834    digit1[0]_i_63_n_0
    SLICE_X96Y69         LUT6 (Prop_lut6_I0_O)        0.124    10.958 r  digit2[3]_i_212/O
                         net (fo=1, routed)           0.000    10.958    digit2[3]_i_212_n_0
    SLICE_X96Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.334 r  digit2_reg[3]_i_172/CO[3]
                         net (fo=1, routed)           0.000    11.334    digit2_reg[3]_i_172_n_0
    SLICE_X96Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.451 r  digit2_reg[3]_i_135/CO[3]
                         net (fo=1, routed)           0.000    11.451    digit2_reg[3]_i_135_n_0
    SLICE_X96Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.568 r  digit2_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000    11.568    digit2_reg[3]_i_76_n_0
    SLICE_X96Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.787 r  digit2_reg[3]_i_156/O[0]
                         net (fo=3, routed)           0.901    12.688    digit2_reg[3]_i_156_n_7
    SLICE_X94Y72         LUT6 (Prop_lut6_I1_O)        0.295    12.983 r  digit2[3]_i_99/O
                         net (fo=1, routed)           0.000    12.983    digit2[3]_i_99_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.626 r  digit2_reg[3]_i_52/O[3]
                         net (fo=3, routed)           0.332    13.958    digit2_reg[3]_i_52_n_4
    SLICE_X94Y71         LUT3 (Prop_lut3_I1_O)        0.307    14.265 r  digit2[3]_i_54/O
                         net (fo=2, routed)           0.466    14.730    digit2[3]_i_54_n_0
    SLICE_X92Y71         LUT5 (Prop_lut5_I4_O)        0.124    14.854 r  digit2[3]_i_27/O
                         net (fo=2, routed)           0.651    15.505    digit2[3]_i_27_n_0
    SLICE_X93Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.629 r  digit2[3]_i_31/O
                         net (fo=1, routed)           0.000    15.629    digit2[3]_i_31_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.027 r  digit2_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.027    digit2_reg[3]_i_16_n_0
    SLICE_X93Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.361 r  digit2_reg[3]_i_22/O[1]
                         net (fo=2, routed)           0.482    16.843    digit2_reg[3]_i_22_n_6
    SLICE_X93Y73         LUT2 (Prop_lut2_I0_O)        0.303    17.146 r  digit2[3]_i_24/O
                         net (fo=1, routed)           0.000    17.146    digit2[3]_i_24_n_0
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.373 r  digit2_reg[3]_i_15/O[1]
                         net (fo=1, routed)           1.118    18.491    digit2_reg[3]_i_15_n_6
    SLICE_X106Y76        LUT4 (Prop_lut4_I3_O)        0.303    18.794 r  digit2[3]_i_9/O
                         net (fo=1, routed)           0.000    18.794    digit2[3]_i_9_n_0
    SLICE_X106Y76        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.195 r  digit2_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.195    digit2_reg[3]_i_4_n_0
    SLICE_X106Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.417 f  digit2_reg[3]_i_5/O[0]
                         net (fo=5, routed)           0.339    19.756    digit2_reg[3]_i_5_n_7
    SLICE_X111Y77        LUT6 (Prop_lut6_I2_O)        0.299    20.055 f  digit2[3]_i_3/O
                         net (fo=1, routed)           0.264    20.319    digit2[3]_i_3_n_0
    SLICE_X111Y77        LUT6 (Prop_lut6_I5_O)        0.124    20.443 r  digit2[3]_i_1/O
                         net (fo=4, routed)           0.379    20.822    digit2
    SLICE_X110Y77        FDRE                                         r  digit2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.675    15.157    clk_IBUF_BUFG
    SLICE_X110Y77        FDRE                                         r  digit2_reg[1]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X110Y77        FDRE (Setup_fdre_C_CE)      -0.205    15.311    digit2_reg[1]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -20.822    
  -------------------------------------------------------------------
                         slack                                 -5.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[0][5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[0][5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.616%)  route 0.115ns (47.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.720     1.667    oled/Example/clk_IBUF_BUFG
    SLICE_X106Y101       FDRE                                         r  oled/Example/data_screen_reg[0][5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y101       FDRE (Prop_fdre_C_Q)         0.128     1.795 r  oled/Example/data_screen_reg[0][5][4]/Q
                         net (fo=1, routed)           0.115     1.911    oled/Example/data_screen_reg[0][5]_40[4]
    SLICE_X107Y99        FDRE                                         r  oled/Example/current_screen_reg[0][5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.908     2.102    oled/Example/clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  oled/Example/current_screen_reg[0][5][4]/C
                         clock pessimism             -0.252     1.850    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)        -0.008     1.842    oled/Example/current_screen_reg[0][5][4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[2][5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[2][5][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.960%)  route 0.180ns (56.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.720     1.667    oled/Example/clk_IBUF_BUFG
    SLICE_X106Y100       FDRE                                         r  oled/Example/data_screen_reg[2][5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y100       FDRE (Prop_fdre_C_Q)         0.141     1.808 r  oled/Example/data_screen_reg[2][5][1]/Q
                         net (fo=1, routed)           0.180     1.988    oled/Example/data_screen_reg[2][5]_36[1]
    SLICE_X107Y99        FDRE                                         r  oled/Example/current_screen_reg[2][5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.908     2.102    oled/Example/clk_IBUF_BUFG
    SLICE_X107Y99        FDRE                                         r  oled/Example/current_screen_reg[2][5][1]/C
                         clock pessimism             -0.252     1.850    
    SLICE_X107Y99        FDRE (Hold_fdre_C_D)         0.066     1.916    oled/Example/current_screen_reg[2][5][1]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 oled/Initialize/after_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Initialize/current_state_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.608     1.555    oled/Initialize/clk_IBUF_BUFG
    SLICE_X93Y96         FDRE                                         r  oled/Initialize/after_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y96         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  oled/Initialize/after_state_reg[2]/Q
                         net (fo=2, routed)           0.067     1.763    oled/Initialize/after_state[2]
    SLICE_X92Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.808 r  oled/Initialize/current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    oled/Initialize/current_state[2]_i_1__0_n_0
    SLICE_X92Y96         FDSE                                         r  oled/Initialize/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.878     2.072    oled/Initialize/clk_IBUF_BUFG
    SLICE_X92Y96         FDSE                                         r  oled/Initialize/current_state_reg[2]/C
                         clock pessimism             -0.504     1.568    
    SLICE_X92Y96         FDSE (Hold_fdse_C_D)         0.120     1.688    oled/Initialize/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[0][1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.153%)  route 0.239ns (62.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.693     1.640    oled/Example/clk_IBUF_BUFG
    SLICE_X101Y100       FDRE                                         r  oled/Example/data_screen_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y100       FDRE (Prop_fdre_C_Q)         0.141     1.781 r  oled/Example/data_screen_reg[0][1][0]/Q
                         net (fo=1, routed)           0.239     2.020    oled/Example/data_screen_reg[0][1]_12[0]
    SLICE_X98Y98         FDRE                                         r  oled/Example/current_screen_reg[0][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.881     2.075    oled/Example/clk_IBUF_BUFG
    SLICE_X98Y98         FDRE                                         r  oled/Example/current_screen_reg[0][1][0]/C
                         clock pessimism             -0.252     1.823    
    SLICE_X98Y98         FDRE (Hold_fdre_C_D)         0.076     1.899    oled/Example/current_screen_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[0][7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[0][7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.226ns (39.949%)  route 0.340ns (60.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.638     1.585    oled/Example/clk_IBUF_BUFG
    SLICE_X109Y97        FDRE                                         r  oled/Example/data_screen_reg[0][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y97        FDRE (Prop_fdre_C_Q)         0.128     1.713 r  oled/Example/data_screen_reg[0][7][6]/Q
                         net (fo=1, routed)           0.340     2.053    oled/Example/data_screen_reg[0][7]_54[6]
    SLICE_X110Y103       LUT3 (Prop_lut3_I2_O)        0.098     2.151 r  oled/Example/current_screen[0][7][6]_i_1/O
                         net (fo=1, routed)           0.000     2.151    oled/Example/current_screen[0][7][6]_i_1_n_0
    SLICE_X110Y103       FDRE                                         r  oled/Example/current_screen_reg[0][7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.996     2.190    oled/Example/clk_IBUF_BUFG
    SLICE_X110Y103       FDRE                                         r  oled/Example/current_screen_reg[0][7][6]/C
                         clock pessimism             -0.252     1.938    
    SLICE_X110Y103       FDRE (Hold_fdre_C_D)         0.091     2.029    oled/Example/current_screen_reg[0][7][6]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 db_sw3/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw3/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.638     1.585    db_sw3/clk_IBUF_BUFG
    SLICE_X111Y56        FDPE                                         r  db_sw3/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDPE (Prop_fdpe_C_Q)         0.141     1.726 r  db_sw3/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.067     1.793    db_sw3/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X111Y56        FDCE                                         r  db_sw3/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.910     2.104    db_sw3/clk_IBUF_BUFG
    SLICE_X111Y56        FDCE                                         r  db_sw3/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism             -0.519     1.585    
    SLICE_X111Y56        FDCE (Hold_fdce_C_D)         0.071     1.656    db_sw3/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[0][2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[0][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.923%)  route 0.111ns (44.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.610     1.557    oled/Example/clk_IBUF_BUFG
    SLICE_X97Y98         FDRE                                         r  oled/Example/data_screen_reg[0][2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y98         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  oled/Example/data_screen_reg[0][2][3]/Q
                         net (fo=1, routed)           0.111     1.809    oled/Example/data_screen_reg[0][2]_19[3]
    SLICE_X98Y98         FDRE                                         r  oled/Example/current_screen_reg[0][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.881     2.075    oled/Example/clk_IBUF_BUFG
    SLICE_X98Y98         FDRE                                         r  oled/Example/current_screen_reg[0][2][3]/C
                         clock pessimism             -0.481     1.594    
    SLICE_X98Y98         FDRE (Hold_fdre_C_D)         0.076     1.670    oled/Example/current_screen_reg[0][2][3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 db_sw7/FSM_onehot_state_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_sw7/FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.611     1.558    db_sw7/clk_IBUF_BUFG
    SLICE_X105Y52        FDCE                                         r  db_sw7/FSM_onehot_state_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y52        FDCE (Prop_fdce_C_Q)         0.141     1.699 r  db_sw7/FSM_onehot_state_reg_reg[6]/Q
                         net (fo=5, routed)           0.087     1.786    db_sw7/FSM_onehot_state_reg_reg_n_0_[6]
    SLICE_X104Y52        LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  db_sw7/FSM_onehot_state_reg[0]_i_1__10/O
                         net (fo=1, routed)           0.000     1.831    db_sw7/FSM_onehot_state_reg[0]_i_1__10_n_0
    SLICE_X104Y52        FDPE                                         r  db_sw7/FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.882     2.076    db_sw7/clk_IBUF_BUFG
    SLICE_X104Y52        FDPE                                         r  db_sw7/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism             -0.505     1.571    
    SLICE_X104Y52        FDPE (Hold_fdpe_C_D)         0.121     1.692    db_sw7/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[0][14][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[0][14][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.607     1.554    oled/Example/clk_IBUF_BUFG
    SLICE_X101Y87        FDRE                                         r  oled/Example/data_screen_reg[0][14][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y87        FDRE (Prop_fdre_C_Q)         0.141     1.695 r  oled/Example/data_screen_reg[0][14][0]/Q
                         net (fo=1, routed)           0.087     1.782    oled/Example/data_screen_reg[0][14]_103[0]
    SLICE_X100Y87        LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  oled/Example/current_screen[0][14][0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    oled/Example/current_screen[0][14][0]_i_1_n_0
    SLICE_X100Y87        FDRE                                         r  oled/Example/current_screen_reg[0][14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.876     2.070    oled/Example/clk_IBUF_BUFG
    SLICE_X100Y87        FDRE                                         r  oled/Example/current_screen_reg[0][14][0]/C
                         clock pessimism             -0.503     1.567    
    SLICE_X100Y87        FDRE (Hold_fdre_C_D)         0.120     1.687    oled/Example/current_screen_reg[0][14][0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 oled/Example/data_screen_reg[1][1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled/Example/current_screen_reg[1][1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.640%)  route 0.112ns (44.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.692     1.639    oled/Example/clk_IBUF_BUFG
    SLICE_X97Y100        FDRE                                         r  oled/Example/data_screen_reg[1][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y100        FDRE (Prop_fdre_C_Q)         0.141     1.780 r  oled/Example/data_screen_reg[1][1][2]/Q
                         net (fo=1, routed)           0.112     1.893    oled/Example/data_screen_reg[1][1]_10[2]
    SLICE_X100Y100       FDRE                                         r  oled/Example/current_screen_reg[1][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.967     2.161    oled/Example/clk_IBUF_BUFG
    SLICE_X100Y100       FDRE                                         r  oled/Example/current_screen_reg[1][1][2]/C
                         clock pessimism             -0.485     1.676    
    SLICE_X100Y100       FDRE (Hold_fdre_C_D)         0.076     1.752    oled/Example/current_screen_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y36   oled/Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y76  State_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y86  State_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y78  State_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X103Y86  State_reg[1]__0/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X111Y76  State_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X111Y75  State_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y76  State_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X112Y79  chk_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y65  path_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y65  path_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y64  path_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y65  path_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X104Y65  path_reg_0_127_1_1/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.108ns  (logic 4.618ns (45.687%)  route 5.490ns (54.313%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  sw0_IBUF_inst/O
                         net (fo=8, routed)           2.283     3.255    sw0_IBUF
    SLICE_X105Y82        LUT2 (Prop_lut2_I1_O)        0.124     3.379 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.207     6.586    led0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    10.108 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.108    led0
    T22                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw7
                            (input port)
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.458ns (48.056%)  route 4.818ns (51.944%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw7 (IN)
                         net (fo=0)                   0.000     0.000    sw7
    M15                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  sw7_IBUF_inst/O
                         net (fo=8, routed)           4.818     5.774    led7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.502     9.276 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     9.276    led7
    U14                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.133ns  (logic 4.592ns (50.278%)  route 4.541ns (49.722%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  sw1_IBUF_inst/O
                         net (fo=8, routed)           1.681     2.635    sw1_IBUF
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.124     2.759 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.860     5.620    led1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514     9.133 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     9.133    led1
    T21                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.015ns  (logic 4.452ns (49.377%)  route 4.564ns (50.623%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  sw6_IBUF_inst/O
                         net (fo=8, routed)           4.564     5.503    led6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512     9.015 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     9.015    led6
    U19                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.833ns  (logic 4.519ns (51.159%)  route 4.314ns (48.841%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    F21                  IBUF (Prop_ibuf_I_O)         0.989     0.989 r  sw3_IBUF_inst/O
                         net (fo=8, routed)           4.314     5.304    led3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530     8.833 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     8.833    led3
    U21                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.666ns  (logic 4.465ns (51.525%)  route 4.201ns (48.475%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    H18                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  sw5_IBUF_inst/O
                         net (fo=8, routed)           4.201     5.135    led5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         3.531     8.666 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000     8.666    led5
    W22                                                               r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 4.456ns (54.251%)  route 3.757ns (45.749%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    H19                  IBUF (Prop_ibuf_I_O)         0.919     0.919 r  sw4_IBUF_inst/O
                         net (fo=8, routed)           3.757     4.676    led4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         3.537     8.213 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     8.213    led4
    V22                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.472ns (54.923%)  route 3.670ns (45.077%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    H22                  IBUF (Prop_ibuf_I_O)         0.941     0.941 r  sw2_IBUF_inst/O
                         net (fo=8, routed)           3.670     4.611    led2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.142 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     8.142    led2
    U22                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw4
                            (input port)
  Destination:            led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.386ns (55.672%)  route 1.103ns (44.328%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  sw4 (IN)
                         net (fo=0)                   0.000     0.000    sw4
    H19                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  sw4_IBUF_inst/O
                         net (fo=8, routed)           1.103     1.251    led4_OBUF
    V22                  OBUF (Prop_obuf_I_O)         1.238     2.489 r  led4_OBUF_inst/O
                         net (fo=0)                   0.000     2.489    led4
    V22                                                               r  led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw2
                            (input port)
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.402ns (54.610%)  route 1.165ns (45.390%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  sw2 (IN)
                         net (fo=0)                   0.000     0.000    sw2
    H22                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  sw2_IBUF_inst/O
                         net (fo=8, routed)           1.165     1.335    led2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.567 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     2.567    led2
    U22                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw5
                            (input port)
  Destination:            led5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.793ns  (logic 1.395ns (49.954%)  route 1.398ns (50.046%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  sw5 (IN)
                         net (fo=0)                   0.000     0.000    sw5
    H18                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  sw5_IBUF_inst/O
                         net (fo=8, routed)           1.398     1.562    led5_OBUF
    W22                  OBUF (Prop_obuf_I_O)         1.232     2.793 r  led5_OBUF_inst/O
                         net (fo=0)                   0.000     2.793    led5
    W22                                                               r  led5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw6
                            (input port)
  Destination:            led6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.382ns (48.218%)  route 1.484ns (51.782%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw6 (IN)
                         net (fo=0)                   0.000     0.000    sw6
    H17                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  sw6_IBUF_inst/O
                         net (fo=8, routed)           1.484     1.652    led6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.213     2.865 r  led6_OBUF_inst/O
                         net (fo=0)                   0.000     2.865    led6
    U19                                                               r  led6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw3
                            (input port)
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.449ns (49.848%)  route 1.457ns (50.152%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  sw3 (IN)
                         net (fo=0)                   0.000     0.000    sw3
    F21                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw3_IBUF_inst/O
                         net (fo=8, routed)           1.457     1.675    led3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         1.231     2.906 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     2.906    led3
    U21                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.982ns  (logic 1.443ns (48.387%)  route 1.539ns (51.613%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    G22                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  sw1_IBUF_inst/O
                         net (fo=8, routed)           0.682     0.865    sw1_IBUF
    SLICE_X112Y79        LUT2 (Prop_lut2_I1_O)        0.045     0.910 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.857     1.768    led1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.982 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     2.982    led1
    T21                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw7
                            (input port)
  Destination:            led7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.105ns  (logic 1.388ns (44.695%)  route 1.717ns (55.305%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw7 (IN)
                         net (fo=0)                   0.000     0.000    sw7
    M15                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  sw7_IBUF_inst/O
                         net (fo=8, routed)           1.717     1.902    led7_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.105 r  led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.105    led7
    U14                                                               r  led7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.472ns  (logic 1.469ns (42.306%)  route 2.003ns (57.694%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  sw0_IBUF_inst/O
                         net (fo=8, routed)           0.939     1.140    sw0_IBUF
    SLICE_X105Y82        LUT2 (Prop_lut2_I1_O)        0.045     1.185 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.064     2.249    led0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.472 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.472    led0
    T22                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 oled/Example/spi_comp/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.847ns  (logic 4.578ns (38.642%)  route 7.269ns (61.358%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.788     5.550    oled/Example/spi_comp/clk_IBUF_BUFG
    SLICE_X99Y93         FDRE                                         r  oled/Example/spi_comp/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y93         FDRE (Prop_fdre_C_Q)         0.419     5.969 f  oled/Example/spi_comp/counter_reg[4]/Q
                         net (fo=6, routed)           1.013     6.983    oled/Example/spi_comp/counter_reg[4]
    SLICE_X96Y92         LUT3 (Prop_lut3_I0_O)        0.329     7.312 r  oled/Example/spi_comp/oled_sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.256    13.567    oled_sclk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         3.830    17.397 r  oled_sclk_OBUF_inst/O
                         net (fo=0)                   0.000    17.397    oled_sclk
    AB12                                                              r  oled_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/spi_comp/temp_sdata_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_sdin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.976ns  (logic 4.187ns (38.143%)  route 6.790ns (61.857%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.787     5.549    oled/Initialize/spi_comp/clk_IBUF_BUFG
    SLICE_X95Y94         FDSE                                         r  oled/Initialize/spi_comp/temp_sdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y94         FDSE (Prop_fdse_C_Q)         0.456     6.005 r  oled/Initialize/spi_comp/temp_sdata_reg/Q
                         net (fo=1, routed)           0.806     6.812    oled/Initialize/spi_comp/sdout
    SLICE_X95Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.936 r  oled/Initialize/spi_comp/oled_sdin_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.983    12.919    oled_sdin_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         3.607    16.526 r  oled_sdin_OBUF_inst/O
                         net (fo=0)                   0.000    16.526    oled_sdin
    AA12                                                              r  oled_sdin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.347ns  (logic 4.181ns (40.411%)  route 6.166ns (59.589%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.786     5.548    oled/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  oled/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_fdre_C_Q)         0.518     6.066 f  oled/FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           0.702     6.768    oled/Example/init_en
    SLICE_X96Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.892 r  oled/Example/oled_dc_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.464    12.356    oled_dc_OBUF
    U10                  OBUF (Prop_obuf_I_O)         3.539    15.896 r  oled_dc_OBUF_inst/O
                         net (fo=0)                   0.000    15.896    oled_dc
    U10                                                               r  oled_dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 4.190ns (41.573%)  route 5.888ns (58.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.784     5.546    oled/Initialize/clk_IBUF_BUFG
    SLICE_X90Y93         FDRE                                         r  oled/Initialize/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.518     6.064 r  oled/Initialize/temp_vdd_reg/Q
                         net (fo=1, routed)           5.888    11.952    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.672    15.624 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000    15.624    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_res
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 4.041ns (40.343%)  route 5.975ns (59.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.786     5.548    oled/Initialize/clk_IBUF_BUFG
    SLICE_X92Y95         FDRE                                         r  oled/Initialize/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDRE (Prop_fdre_C_Q)         0.518     6.066 r  oled/Initialize/temp_res_reg/Q
                         net (fo=1, routed)           5.975    12.042    oled_res_OBUF
    U9                   OBUF (Prop_obuf_I_O)         3.523    15.565 r  oled_res_OBUF_inst/O
                         net (fo=0)                   0.000    15.565    oled_res
    U9                                                                r  oled_res (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.904ns  (logic 4.135ns (41.748%)  route 5.769ns (58.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.785     5.547    oled/Initialize/clk_IBUF_BUFG
    SLICE_X93Y92         FDRE                                         r  oled/Initialize/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.456     6.003 r  oled/Initialize/temp_vbat_reg/Q
                         net (fo=1, routed)           5.769    11.773    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.679    15.452 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000    15.452    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.267ns  (logic 4.102ns (49.626%)  route 4.164ns (50.374%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.779     5.541    clk_IBUF_BUFG
    SLICE_X101Y82        FDRE                                         r  led_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDRE (Prop_fdre_C_Q)         0.456     5.997 r  led_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.957     6.954    led_ctrl_reg_n_0_[0]
    SLICE_X105Y82        LUT2 (Prop_lut2_I0_O)        0.124     7.078 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.207    10.286    led0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    13.808 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    13.808    led0
    T22                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.156ns (53.671%)  route 3.587ns (46.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.855     5.617    clk_IBUF_BUFG
    SLICE_X112Y79        FDRE                                         r  led_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.518     6.135 r  led_ctrl_reg[1]/Q
                         net (fo=2, routed)           0.727     6.862    led_ctrl_reg_n_0_[1]
    SLICE_X112Y79        LUT2 (Prop_lut2_I0_O)        0.124     6.986 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.860     9.847    led1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    13.360 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    13.360    led1
    T21                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_ctrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.424ns (57.180%)  route 1.066ns (42.820%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.629     1.576    clk_IBUF_BUFG
    SLICE_X112Y79        FDRE                                         r  led_ctrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y79        FDRE (Prop_fdre_C_Q)         0.164     1.740 r  led_ctrl_reg[1]/Q
                         net (fo=2, routed)           0.209     1.949    led_ctrl_reg_n_0_[1]
    SLICE_X112Y79        LUT2 (Prop_lut2_I0_O)        0.045     1.994 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.857     2.851    led1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.066 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.066    led1
    T21                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.832ns  (logic 1.409ns (49.773%)  route 1.422ns (50.227%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.604     1.551    clk_IBUF_BUFG
    SLICE_X101Y82        FDRE                                         r  led_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  led_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.358     2.050    led_ctrl_reg_n_0_[0]
    SLICE_X105Y82        LUT2 (Prop_lut2_I0_O)        0.045     2.095 r  led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.064     3.159    led0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.382 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.382    led0
    T22                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Example/temp_dc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_dc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 1.426ns (37.807%)  route 2.346ns (62.193%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.608     1.555    oled/Example/clk_IBUF_BUFG
    SLICE_X97Y92         FDRE                                         r  oled/Example/temp_dc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y92         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  oled/Example/temp_dc_reg/Q
                         net (fo=2, routed)           0.206     1.902    oled/Example/example_dc
    SLICE_X96Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.947 r  oled/Example/oled_dc_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.140     4.087    oled_dc_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.240     5.327 r  oled_dc_OBUF_inst/O
                         net (fo=0)                   0.000     5.327    oled_dc
    U10                                                               r  oled_dc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/temp_vbat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vbat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.853ns  (logic 1.519ns (39.434%)  route 2.333ns (60.566%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.607     1.554    oled/Initialize/clk_IBUF_BUFG
    SLICE_X93Y92         FDRE                                         r  oled/Initialize/temp_vbat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  oled/Initialize/temp_vbat_reg/Q
                         net (fo=1, routed)           2.333     4.028    oled_vbat_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.378     5.407 r  oled_vbat_OBUF_inst/O
                         net (fo=0)                   0.000     5.407    oled_vbat
    U11                                                               r  oled_vbat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/temp_res_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_res
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.874ns  (logic 1.388ns (35.822%)  route 2.486ns (64.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.608     1.555    oled/Initialize/clk_IBUF_BUFG
    SLICE_X92Y95         FDRE                                         r  oled/Initialize/temp_res_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  oled/Initialize/temp_res_reg/Q
                         net (fo=1, routed)           2.486     4.205    oled_res_OBUF
    U9                   OBUF (Prop_obuf_I_O)         1.224     5.429 r  oled_res_OBUF_inst/O
                         net (fo=0)                   0.000     5.429    oled_res
    U9                                                                r  oled_res (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Initialize/temp_vdd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_vdd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.968ns  (logic 1.535ns (38.686%)  route 2.433ns (61.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.608     1.555    oled/Initialize/clk_IBUF_BUFG
    SLICE_X90Y93         FDRE                                         r  oled/Initialize/temp_vdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y93         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  oled/Initialize/temp_vdd_reg/Q
                         net (fo=1, routed)           2.433     4.152    oled_vdd_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.371     5.523 r  oled_vdd_OBUF_inst/O
                         net (fo=0)                   0.000     5.523    oled_vdd
    U12                                                               r  oled_vdd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/Example/spi_comp/temp_sdata_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_sdin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.130ns  (logic 1.516ns (36.709%)  route 2.614ns (63.291%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.609     1.556    oled/Example/spi_comp/clk_IBUF_BUFG
    SLICE_X98Y92         FDSE                                         r  oled/Example/spi_comp/temp_sdata_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92         FDSE (Prop_fdse_C_Q)         0.164     1.720 r  oled/Example/spi_comp/temp_sdata_reg/Q
                         net (fo=1, routed)           0.113     1.833    oled/Initialize/spi_comp/example_sdata
    SLICE_X95Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  oled/Initialize/spi_comp/oled_sdin_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.500     4.379    oled_sdin_OBUF
    AA12                 OBUF (Prop_obuf_I_O)         1.307     5.685 r  oled_sdin_OBUF_inst/O
                         net (fo=0)                   0.000     5.685    oled_sdin
    AA12                                                              r  oled_sdin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oled_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.408ns  (logic 1.585ns (35.962%)  route 2.823ns (64.038%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.608     1.555    oled/clk_IBUF_BUFG
    SLICE_X96Y92         FDRE                                         r  oled/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y92         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  oled/FSM_onehot_current_state_reg[1]/Q
                         net (fo=8, routed)           0.229     1.948    oled/Example/spi_comp/init_en
    SLICE_X96Y92         LUT3 (Prop_lut3_I2_O)        0.048     1.996 r  oled/Example/spi_comp/oled_sclk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.594     4.590    oled_sclk_OBUF
    AB12                 OBUF (Prop_obuf_I_O)         1.373     5.963 r  oled_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.963    oled_sclk
    AB12                                                              r  oled_sclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2139 Endpoints
Min Delay          2139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[1][5][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 1.057ns (7.641%)  route 12.777ns (92.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.976    13.834    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[1][5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.860     5.343    oled/Example/clk_IBUF_BUFG
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[1][5][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[1][5][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 1.057ns (7.641%)  route 12.777ns (92.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.976    13.834    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[1][5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.860     5.343    oled/Example/clk_IBUF_BUFG
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[1][5][4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[1][5][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 1.057ns (7.641%)  route 12.777ns (92.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.976    13.834    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[1][5][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.860     5.343    oled/Example/clk_IBUF_BUFG
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[1][5][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[2][5][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 1.057ns (7.641%)  route 12.777ns (92.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.976    13.834    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[2][5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.860     5.343    oled/Example/clk_IBUF_BUFG
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[2][5][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[2][6][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 1.057ns (7.641%)  route 12.777ns (92.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.976    13.834    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[2][6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.860     5.343    oled/Example/clk_IBUF_BUFG
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[2][6][2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[2][6][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.834ns  (logic 1.057ns (7.641%)  route 12.777ns (92.359%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.976    13.834    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[2][6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.860     5.343    oled/Example/clk_IBUF_BUFG
    SLICE_X108Y103       FDRE                                         r  oled/Example/current_screen_reg[2][6][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[0][6][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.669ns  (logic 1.057ns (7.733%)  route 12.612ns (92.267%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.811    13.669    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[0][6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.864     5.347    oled/Example/clk_IBUF_BUFG
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[0][6][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[1][4][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.669ns  (logic 1.057ns (7.733%)  route 12.612ns (92.267%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.811    13.669    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[1][4][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.864     5.347    oled/Example/clk_IBUF_BUFG
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[1][4][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[1][4][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.669ns  (logic 1.057ns (7.733%)  route 12.612ns (92.267%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.811    13.669    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[1][4][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.864     5.347    oled/Example/clk_IBUF_BUFG
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[1][4][3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            oled/Example/current_screen_reg[1][5][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.669ns  (logic 1.057ns (7.733%)  route 12.612ns (92.267%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.347ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        7.801     8.734    oled/Example/reset_IBUF
    SLICE_X99Y89         LUT6 (Prop_lut6_I1_O)        0.124     8.858 r  oled/Example/current_screen[3][0][3]_i_2/O
                         net (fo=452, routed)         4.811    13.669    oled/Example/current_screen[3][0][3]_i_2_n_0
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[1][5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        1.864     5.347    oled/Example/clk_IBUF_BUFG
    SLICE_X110Y102       FDRE                                         r  oled/Example/current_screen_reg[1][5][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw2/FSM_onehot_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.162ns (26.267%)  route 0.455ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.455     0.618    db_sw2/reset_IBUF
    SLICE_X110Y58        FDCE                                         f  db_sw2/FSM_onehot_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw2/clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  db_sw2/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw2/FSM_onehot_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.162ns (26.267%)  route 0.455ns (73.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.455     0.618    db_sw2/reset_IBUF
    SLICE_X110Y58        FDCE                                         f  db_sw2/FSM_onehot_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw2/clk_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  db_sw2/FSM_onehot_state_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.162ns (23.979%)  route 0.514ns (76.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.514     0.676    db_sw6/reset_IBUF
    SLICE_X111Y59        FDPE                                         f  db_sw6/FSM_onehot_state_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X111Y59        FDPE                                         r  db_sw6/FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.162ns (23.979%)  route 0.514ns (76.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.514     0.676    db_sw6/reset_IBUF
    SLICE_X111Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.162ns (23.979%)  route 0.514ns (76.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.514     0.676    db_sw6/reset_IBUF
    SLICE_X111Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.162ns (23.979%)  route 0.514ns (76.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.514     0.676    db_sw6/reset_IBUF
    SLICE_X111Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X111Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.162ns (23.825%)  route 0.519ns (76.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.519     0.681    db_sw6/reset_IBUF
    SLICE_X110Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X110Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.162ns (23.825%)  route 0.519ns (76.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.519     0.681    db_sw6/reset_IBUF
    SLICE_X110Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X110Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.162ns (23.825%)  route 0.519ns (76.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.519     0.681    db_sw6/reset_IBUF
    SLICE_X110Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X110Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            db_sw6/FSM_onehot_state_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.162ns (23.825%)  route 0.519ns (76.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 f  reset_IBUF_inst/O
                         net (fo=1175, routed)        0.519     0.681    db_sw6/reset_IBUF
    SLICE_X110Y59        FDCE                                         f  db_sw6/FSM_onehot_state_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=2138, routed)        0.909     2.103    db_sw6/clk_IBUF_BUFG
    SLICE_X110Y59        FDCE                                         r  db_sw6/FSM_onehot_state_reg_reg[7]/C





