0.7
2020.2
Nov 18 2020
09:20:35
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/project_1_step3/project_1_step3.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1647892687,verilog,,/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/testbench.v,,LED_decoder;anodes_driving;anodes_driving_1;fpadd_mult;fpadd_system;glbl;reset_antibounce;seven_segment_display;seven_segment_display_0,,,,,,,,
/local/embedded/courses/ECE340_EmbeddedSystems/Labs/lab1/step3/verilog_input/testbench.v,1647881668,verilog,,,,testbench,,,,,,,,
