# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ripple_carry_board_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/ripple_carry_board/ripple_carry_board.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/ripple_carry_board/ripple_carry_board.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry_board
# -- Compiling architecture rtl of ripple_carry_board
# End time: 14:12:11 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/ripple_carry_board/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/ripple_carry_board/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ripple_carry
# -- Compiling architecture rtl of ripple_carry
# End time: 14:12:11 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/ripple_carry_board/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/ripple_carry_board/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture structural of full_adder
# End time: 14:12:11 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/17.1/ripple_carry_board/bin2hex.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:11 on Apr 08,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/ripple_carry_board/bin2hex.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bin2hex
# -- Compiling architecture logicfunction of bin2hex
# End time: 14:12:11 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ripple_carry_board
# vsim work.ripple_carry_board 
# Start time: 14:12:15 on Apr 08,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ripple_carry_board(rtl)
# Loading work.ripple_carry(rtl)
# Loading work.full_adder(structural)
# Loading work.bin2hex(logicfunction)
# End time: 14:12:43 on Apr 08,2020, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
