
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/tlul/rtl/sram2tlul.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// SRAM interface to TL-UL converter</pre>
<pre style="margin:0; padding:0 ">//      Current version only supports if TL-UL width and SRAM width are same</pre>
<pre style="margin:0; padding:0 ">//      If SRAM interface requests more than MaxOutstanding cap, it generates</pre>
<pre style="margin:0; padding:0 ">//      error in simulation but not in Silicon.</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">module sram2tlul #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int                        SramAw = 12,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter int                        SramDw = 32,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  parameter logic [top_pkg::TL_AW-1:0] TlBaseAddr = 'h0  // Base address of SRAM request</pre>
<pre style="margin:0; padding:0 ">) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_h2d_t tl_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_d2h_t tl_i,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // SRAM</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     mem_req,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input                     mem_write,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [SramAw-1:0] mem_addr,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input        [SramDw-1:0] mem_wdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic              mem_rvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic [SramDw-1:0] mem_rdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic        [1:0] mem_error</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import tlul_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  `ifndef SYNTHESIS</pre>
<pre style="margin:0; padding:0 ">  if (SramDw != top_pkg::TL_DW) $fatal("SRAM_DW should be same as TL-UL DW");</pre>
<pre style="margin:0; padding:0 ">  `endif</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  localparam int unsigned SRAM_DWB = $clog2(SramDw/8);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_valid   = mem_req;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_opcode  = (mem_write) ? PutFullData : Get;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_param   = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_size    = top_pkg::TL_SZW'(SRAM_DWB); // Max Size always</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_source  = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_address = TlBaseAddr |</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">                          {{(top_pkg::TL_AW-SramAw-SRAM_DWB){1'b0}},mem_addr,{(SRAM_DWB){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_mask    = '1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_data    = mem_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.a_user    = '0;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign tl_o.d_ready   = 1'b1;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mem_rvalid     = tl_i.d_valid && (tl_i.d_opcode == AccessAckData);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mem_rdata      = tl_i.d_data;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign mem_error      = {2{tl_i.d_error}};</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // below assertion fails when TL-UL doesn't accept request in a cycle,</pre>
<pre style="margin:0; padding:0 ">  // which is currently not supported by sram2tlul</pre>
<pre style="margin:0; padding:0 ">  `ASSERT(validNotReady, tl_o.a_valid |-> tl_i.a_ready, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
