{"Source Block": ["hdl/library/axi_dmac/data_mover.v@118:128@HdlStmAssign", "\nassign s_axi_ready = (pending_burst & active) & ~transfer_abort_s;\nassign m_axi_valid = s_axi_sync_valid & s_axi_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last || early_tlast;\nassign m_axi_partial_burst = early_tlast;\n\nassign block_descr_to_dst = transfer_abort_s;\n\ngenerate if (ALLOW_ABORT == 1) begin\n  wire programmed_last;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@116:126", "\nassign last = eot ? last_eot : last_non_eot;\n\nassign s_axi_ready = (pending_burst & active) & ~transfer_abort_s;\nassign m_axi_valid = s_axi_sync_valid & s_axi_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last || early_tlast;\nassign m_axi_partial_burst = early_tlast;\n\nassign block_descr_to_dst = transfer_abort_s;\n\n"], ["hdl/library/axi_dmac/data_mover.v@115:125", "assign source_eot = eot || early_tlast;\n\nassign last = eot ? last_eot : last_non_eot;\n\nassign s_axi_ready = (pending_burst & active) & ~transfer_abort_s;\nassign m_axi_valid = s_axi_sync_valid & s_axi_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last || early_tlast;\nassign m_axi_partial_burst = early_tlast;\n\nassign block_descr_to_dst = transfer_abort_s;\n"], ["hdl/library/axi_dmac/data_mover.v@120:130", "assign m_axi_valid = s_axi_sync_valid & s_axi_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last || early_tlast;\nassign m_axi_partial_burst = early_tlast;\n\nassign block_descr_to_dst = transfer_abort_s;\n\ngenerate if (ALLOW_ABORT == 1) begin\n  wire programmed_last;\n\n  reg transfer_abort = 1'b0;\n"], ["hdl/library/axi_dmac/data_mover.v@117:127", "assign last = eot ? last_eot : last_non_eot;\n\nassign s_axi_ready = (pending_burst & active) & ~transfer_abort_s;\nassign m_axi_valid = s_axi_sync_valid & s_axi_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last || early_tlast;\nassign m_axi_partial_burst = early_tlast;\n\nassign block_descr_to_dst = transfer_abort_s;\n\ngenerate if (ALLOW_ABORT == 1) begin\n"], ["hdl/library/axi_dmac/data_mover.v@114:124", "assign source_id = id;\nassign source_eot = eot || early_tlast;\n\nassign last = eot ? last_eot : last_non_eot;\n\nassign s_axi_ready = (pending_burst & active) & ~transfer_abort_s;\nassign m_axi_valid = s_axi_sync_valid & s_axi_ready;\nassign m_axi_data = s_axi_data;\nassign m_axi_last = last || early_tlast;\nassign m_axi_partial_burst = early_tlast;\n\n"]], "Diff Content": {"Delete": [[123, "assign m_axi_partial_burst = early_tlast;\n"]], "Add": [[123, "  generate if (ALLOW_ABORT == 1) begin\n"], [123, "    wire programmed_last;\n"]]}}