============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 12:36:34 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight47' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight46' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight45' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight44' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight43' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight42' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 WARNING: identifier 'weight41' is used before its declaration in ../../ahb_pwm.v(370)
HDL-5007 WARNING: identifier 'weight40' is used before its declaration in ../../ahb_pwm.v(371)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (915 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1729 instances
RUN-0007 : 772 luts, 885 seqs, 16 mslices, 9 lslices, 25 pads, 12 brams, 4 dsps
RUN-1001 : There are total 2105 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1939 nets have 2 pins
RUN-1001 : 76 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 1 nets have [11 - 20] pins
RUN-1001 : 68 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     67      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     816     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  27   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 28
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1727 instances, 772 luts, 885 seqs, 25 slices, 3 macros(25 instances: 16 mslices 9 lslices)
PHY-0007 : Cell area utilization is 15%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9087, tnet num: 2103, tinst num: 1727, tnode num: 12611, tedge num: 15234.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.223500s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (97.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 276074
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 15%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 213113, overlap = 35
PHY-3002 : Step(2): len = 169840, overlap = 32.75
PHY-3002 : Step(3): len = 123065, overlap = 33
PHY-3002 : Step(4): len = 105081, overlap = 33
PHY-3002 : Step(5): len = 83593.9, overlap = 31.0625
PHY-3002 : Step(6): len = 72958.7, overlap = 36.875
PHY-3002 : Step(7): len = 66414.3, overlap = 34.5
PHY-3002 : Step(8): len = 62221.1, overlap = 35.5
PHY-3002 : Step(9): len = 55659.9, overlap = 37.0938
PHY-3002 : Step(10): len = 53474.4, overlap = 40.4062
PHY-3002 : Step(11): len = 51520, overlap = 39.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.25876e-05
PHY-3002 : Step(12): len = 56597.5, overlap = 37.4062
PHY-3002 : Step(13): len = 58083.7, overlap = 39.5625
PHY-3002 : Step(14): len = 57063.4, overlap = 26.5
PHY-3002 : Step(15): len = 56625.7, overlap = 35.875
PHY-3002 : Step(16): len = 54891, overlap = 40.7188
PHY-3002 : Step(17): len = 52650, overlap = 35.75
PHY-3002 : Step(18): len = 51960, overlap = 36.0625
PHY-3002 : Step(19): len = 51420.9, overlap = 34.3125
PHY-3002 : Step(20): len = 51049.7, overlap = 33.7812
PHY-3002 : Step(21): len = 48780.8, overlap = 29.625
PHY-3002 : Step(22): len = 47851.1, overlap = 30.6875
PHY-3002 : Step(23): len = 47785.2, overlap = 35.4062
PHY-3002 : Step(24): len = 47513.4, overlap = 26.6875
PHY-3002 : Step(25): len = 46885.3, overlap = 27.1562
PHY-3002 : Step(26): len = 45924.6, overlap = 27.875
PHY-3002 : Step(27): len = 45596.6, overlap = 28.625
PHY-3002 : Step(28): len = 45271, overlap = 31.5312
PHY-3002 : Step(29): len = 44925.5, overlap = 32.0625
PHY-3002 : Step(30): len = 44477.8, overlap = 33.625
PHY-3002 : Step(31): len = 43645.6, overlap = 32.4688
PHY-3002 : Step(32): len = 43292.3, overlap = 33.8438
PHY-3002 : Step(33): len = 43156, overlap = 37.7188
PHY-3002 : Step(34): len = 42769.6, overlap = 38.9062
PHY-3002 : Step(35): len = 42699.8, overlap = 39.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.51751e-05
PHY-3002 : Step(36): len = 42825.3, overlap = 39.2188
PHY-3002 : Step(37): len = 42880.1, overlap = 38.9062
PHY-3002 : Step(38): len = 43106.6, overlap = 37.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039245s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14199e-06
PHY-3002 : Step(39): len = 47493.2, overlap = 55.625
PHY-3002 : Step(40): len = 47070, overlap = 59.0312
PHY-3002 : Step(41): len = 47024, overlap = 59.8438
PHY-3002 : Step(42): len = 45777.3, overlap = 64.0312
PHY-3002 : Step(43): len = 45076.3, overlap = 65.3438
PHY-3002 : Step(44): len = 45053.8, overlap = 67.4375
PHY-3002 : Step(45): len = 43450.1, overlap = 69.7188
PHY-3002 : Step(46): len = 43400, overlap = 70.9688
PHY-3002 : Step(47): len = 43381, overlap = 71.8438
PHY-3002 : Step(48): len = 42328.8, overlap = 76.75
PHY-3002 : Step(49): len = 42024.9, overlap = 81.8125
PHY-3002 : Step(50): len = 42102.2, overlap = 83.125
PHY-3002 : Step(51): len = 41701.9, overlap = 85.375
PHY-3002 : Step(52): len = 41828.1, overlap = 85.375
PHY-3002 : Step(53): len = 42293.9, overlap = 86.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28397e-06
PHY-3002 : Step(54): len = 41732.4, overlap = 85.5938
PHY-3002 : Step(55): len = 41894.7, overlap = 85.375
PHY-3002 : Step(56): len = 41995.5, overlap = 85.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56794e-06
PHY-3002 : Step(57): len = 42875.4, overlap = 81.0312
PHY-3002 : Step(58): len = 43787.6, overlap = 80.2188
PHY-3002 : Step(59): len = 45732.9, overlap = 72.4375
PHY-3002 : Step(60): len = 46710.2, overlap = 64
PHY-3002 : Step(61): len = 44480.7, overlap = 64.7188
PHY-3002 : Step(62): len = 43926.7, overlap = 67.9375
PHY-3002 : Step(63): len = 44101.7, overlap = 68.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13589e-06
PHY-3002 : Step(64): len = 44761.4, overlap = 60.9688
PHY-3002 : Step(65): len = 46132.7, overlap = 49.5
PHY-3002 : Step(66): len = 45489.2, overlap = 42.6562
PHY-3002 : Step(67): len = 45353.4, overlap = 45.75
PHY-3002 : Step(68): len = 45292.3, overlap = 45.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.82718e-05
PHY-3002 : Step(69): len = 45546.6, overlap = 41.9688
PHY-3002 : Step(70): len = 45775.2, overlap = 41.2812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.48511e-05
PHY-3002 : Step(71): len = 46175.6, overlap = 36.9688
PHY-3002 : Step(72): len = 45940.2, overlap = 39.4062
PHY-3002 : Step(73): len = 46428, overlap = 35.5625
PHY-3002 : Step(74): len = 46786.8, overlap = 34.5312
PHY-3002 : Step(75): len = 46651.3, overlap = 34.9688
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 19%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043825s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95959e-05
PHY-3002 : Step(76): len = 48857, overlap = 69.3438
PHY-3002 : Step(77): len = 49721.1, overlap = 68.0312
PHY-3002 : Step(78): len = 49037.9, overlap = 63.7812
PHY-3002 : Step(79): len = 46479.6, overlap = 63.9688
PHY-3002 : Step(80): len = 46423, overlap = 64.2188
PHY-3002 : Step(81): len = 46650.2, overlap = 62.6562
PHY-3002 : Step(82): len = 46617, overlap = 62.8125
PHY-3002 : Step(83): len = 45325.1, overlap = 64.8125
PHY-3002 : Step(84): len = 45348, overlap = 64.9688
PHY-3002 : Step(85): len = 45573.6, overlap = 63.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91919e-05
PHY-3002 : Step(86): len = 45237.3, overlap = 63.0938
PHY-3002 : Step(87): len = 45237.3, overlap = 63.0938
PHY-3002 : Step(88): len = 44949.7, overlap = 65.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.34125e-05
PHY-3002 : Step(89): len = 45954.9, overlap = 56.9062
PHY-3002 : Step(90): len = 46679.3, overlap = 55.0625
PHY-3002 : Step(91): len = 46899.6, overlap = 50.7188
PHY-3002 : Step(92): len = 46476.1, overlap = 52.8125
PHY-3002 : Step(93): len = 46334.5, overlap = 49.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126825
PHY-3002 : Step(94): len = 47667.7, overlap = 46.5
PHY-3002 : Step(95): len = 47667.7, overlap = 46.5
PHY-3002 : Step(96): len = 47071.5, overlap = 45.5938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000207669
PHY-3002 : Step(97): len = 47549.2, overlap = 45.25
PHY-3002 : Step(98): len = 47870.4, overlap = 44.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000336008
PHY-3002 : Step(99): len = 47834.9, overlap = 42
PHY-3002 : Step(100): len = 48085.1, overlap = 41.0938
PHY-3002 : Step(101): len = 49212.9, overlap = 37.0625
PHY-3002 : Step(102): len = 49203.1, overlap = 32.4375
PHY-3002 : Step(103): len = 49208.5, overlap = 32.75
PHY-3002 : Step(104): len = 49036.3, overlap = 32.2812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000672016
PHY-3002 : Step(105): len = 49322.5, overlap = 31.8125
PHY-3002 : Step(106): len = 49734.5, overlap = 31.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00116473
PHY-3002 : Step(107): len = 49680.2, overlap = 31.25
PHY-3002 : Step(108): len = 49707.4, overlap = 31.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9087, tnet num: 2103, tinst num: 1727, tnode num: 12611, tedge num: 15234.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 31.34 peak overflow 0.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2105.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 67472, over cnt = 306(2%), over = 1064, worst = 17
PHY-1001 : End global iterations;  0.131182s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (107.2%)

PHY-1001 : Congestion index: top1 = 56.60, top5 = 44.46, top10 = 37.98, top15 = 33.51.
PHY-1001 : End incremental global routing;  0.156657s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (99.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.052864s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (118.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.236768s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (105.6%)

OPT-1001 : Current memory(MB): used = 163, reserve = 135, peak = 163.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1518/2105.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 67472, over cnt = 306(2%), over = 1064, worst = 17
PHY-1002 : len = 73960, over cnt = 185(1%), over = 424, worst = 14
PHY-1002 : len = 76680, over cnt = 52(0%), over = 118, worst = 8
PHY-1002 : len = 78144, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 78320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.207526s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (105.4%)

PHY-1001 : Congestion index: top1 = 47.85, top5 = 40.75, top10 = 36.86, top15 = 33.92.
OPT-1001 : End congestion update;  0.227625s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (96.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2103 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036672s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (127.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.264377s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.5%)

OPT-1001 : Current memory(MB): used = 164, reserve = 136, peak = 164.
OPT-1001 : End physical optimization;  0.726236s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (99.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 772 LUT to BLE ...
SYN-4008 : Packed 772 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 850 remaining SEQ's ...
SYN-4005 : Packed 656 SEQ with LUT/SLICE
SYN-4006 : 85 single LUT's are left
SYN-4006 : 194 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 966/1108 primitive instances ...
PHY-3001 : End packing;  0.077654s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.6%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 681 instances
RUN-1001 : 317 mslices, 317 lslices, 25 pads, 12 brams, 4 dsps
RUN-1001 : There are total 2070 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1844 nets have 2 pins
RUN-1001 : 136 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 679 instances, 634 slices, 3 macros(25 instances: 16 mslices 9 lslices)
PHY-3001 : Cell area utilization is 27%
PHY-3001 : After packing: Len = 53153.6, Over = 74.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 27%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 8218, tnet num: 2068, tinst num: 679, tnode num: 10819, tedge num: 13879.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.273884s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.13882e-05
PHY-3002 : Step(109): len = 51085.1, overlap = 72.25
PHY-3002 : Step(110): len = 50887.8, overlap = 75.25
PHY-3002 : Step(111): len = 50562.9, overlap = 78.25
PHY-3002 : Step(112): len = 49525.9, overlap = 76.5
PHY-3002 : Step(113): len = 49376.2, overlap = 76.5
PHY-3002 : Step(114): len = 49158.2, overlap = 79
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27764e-05
PHY-3002 : Step(115): len = 50014.1, overlap = 72.5
PHY-3002 : Step(116): len = 50438.8, overlap = 72.75
PHY-3002 : Step(117): len = 50798.3, overlap = 68.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.55528e-05
PHY-3002 : Step(118): len = 51543.9, overlap = 67.5
PHY-3002 : Step(119): len = 52278.8, overlap = 66.25
PHY-3002 : Step(120): len = 52408.5, overlap = 64.25
PHY-3002 : Step(121): len = 52561.2, overlap = 61.25
PHY-3002 : Step(122): len = 52706.2, overlap = 61.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000163639
PHY-3002 : Step(123): len = 53376.2, overlap = 60
PHY-3002 : Step(124): len = 54071.4, overlap = 58.75
PHY-3002 : Step(125): len = 54652.2, overlap = 60
PHY-3002 : Step(126): len = 54763.2, overlap = 59.25
PHY-3002 : Step(127): len = 54724, overlap = 58.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000327279
PHY-3002 : Step(128): len = 55291.7, overlap = 56
PHY-3002 : Step(129): len = 55586.8, overlap = 53
PHY-3002 : Step(130): len = 55818.1, overlap = 50
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.161540s wall, 0.078125s user + 0.281250s system = 0.359375s CPU (222.5%)

PHY-3001 : Trial Legalized: Len = 60374.6
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 26%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037595s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109258
PHY-3002 : Step(131): len = 56699.7, overlap = 29.75
PHY-3002 : Step(132): len = 55648.1, overlap = 43.5
PHY-3002 : Step(133): len = 55066.1, overlap = 48.5
PHY-3002 : Step(134): len = 54795.2, overlap = 50.25
PHY-3002 : Step(135): len = 54665.3, overlap = 51.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000218517
PHY-3002 : Step(136): len = 55086, overlap = 49.75
PHY-3002 : Step(137): len = 55553.6, overlap = 47
PHY-3002 : Step(138): len = 55897.9, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000437034
PHY-3002 : Step(139): len = 56195.6, overlap = 45.25
PHY-3002 : Step(140): len = 56523, overlap = 46.5
PHY-3002 : Step(141): len = 56719.2, overlap = 45.75
PHY-3002 : Step(142): len = 56879, overlap = 44.5
PHY-3002 : Step(143): len = 56969, overlap = 44.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003607s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (433.2%)

PHY-3001 : Legalized: Len = 59640.6, Over = 0
PHY-3001 : End spreading;  0.004325s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 59640.6, Over = 0
RUN-1003 : finish command "place" in  3.879807s wall, 6.171875s user + 2.812500s system = 8.984375s CPU (231.6%)

RUN-1004 : used memory is 151 MB, reserved memory is 125 MB, peak memory is 168 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 681 instances
RUN-1001 : 317 mslices, 317 lslices, 25 pads, 12 brams, 4 dsps
RUN-1001 : There are total 2070 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1844 nets have 2 pins
RUN-1001 : 136 nets have [3 - 5] pins
RUN-1001 : 11 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 59 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 8218, tnet num: 2068, tinst num: 679, tnode num: 10819, tedge num: 13879.
TMR-2508 : Levelizing timing graph completed, there are 23 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 317 mslices, 317 lslices, 25 pads, 12 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2068 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81200, over cnt = 266(2%), over = 433, worst = 8
PHY-1002 : len = 83544, over cnt = 124(1%), over = 174, worst = 4
PHY-1002 : len = 85856, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 86048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.225464s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (104.0%)

PHY-1001 : Congestion index: top1 = 43.06, top5 = 37.92, top10 = 34.44, top15 = 31.99.
PHY-1001 : End global routing;  0.269194s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 184, reserve = 157, peak = 184.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 274, reserve = 248, peak = 274.
PHY-1001 : End build detailed router design. 1.339803s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 16784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.099572s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.2%)

PHY-1001 : Current memory(MB): used = 285, reserve = 259, peak = 285.
PHY-1001 : End phase 1; 0.101544s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 1220 net; 1.668823s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (100.2%)

PHY-1022 : len = 141384, over cnt = 404(0%), over = 411, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 288, reserve = 262, peak = 288.
PHY-1001 : End initial routed; 1.872534s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (102.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2032(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.337549s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.8%)

PHY-1001 : Current memory(MB): used = 291, reserve = 265, peak = 291.
PHY-1001 : End phase 2; 2.210141s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (102.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 141384, over cnt = 404(0%), over = 411, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.004771s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 141752, over cnt = 84(0%), over = 84, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.644060s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (97.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 142344, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.174165s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 142576, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.085877s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 142592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.027017s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (115.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2032(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.460074s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.5%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 184 feed throughs used by 64 nets
PHY-1001 : End commit to database; 0.205906s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 304, reserve = 279, peak = 304.
PHY-1001 : End phase 3; 1.640587s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (98.1%)

PHY-1003 : Routed, final wirelength = 142592
PHY-1001 : Current memory(MB): used = 305, reserve = 279, peak = 305.
PHY-1001 : End export database. 0.006927s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.6%)

PHY-1001 : End detail routing;  5.415412s wall, 5.390625s user + 0.046875s system = 5.437500s CPU (100.4%)

RUN-1003 : finish command "route" in  5.992477s wall, 5.968750s user + 0.046875s system = 6.015625s CPU (100.4%)

RUN-1004 : used memory is 275 MB, reserved memory is 250 MB, peak memory is 305 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      853   out of   5824   14.65%
#reg                      885   out of   5824   15.20%
#le                      1047
  #lut only               162   out of   1047   15.47%
  #reg only               194   out of   1047   18.53%
  #lut&reg                691   out of   1047   66.00%
#dsp                        4   out of     10   40.00%
#bram                      12   out of     26   46.15%
  #bram9k                  12
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    603
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1047   |828     |25      |885     |12      |4       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1047   |828     |25      |885     |12      |4       |
|    uut     |rom_weight |0      |0       |0       |0       |12      |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1833  
    #2          2       112   
    #3          3        11   
    #4          4        12   
    #5        5-10       11   
    #6        11-50      65   
    #7       51-100      4    
    #8       101-500     3    
    #9        >500       1    
  Average     2.69            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 679
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2070, pip num: 17445
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 184
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 625 valid insts, and 44931 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100110000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  1.942137s wall, 9.921875s user + 0.078125s system = 10.000000s CPU (514.9%)

RUN-1004 : used memory is 285 MB, reserved memory is 261 MB, peak memory is 435 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_123634.log"
