
*** Running vivado
    with args -log top_level_architecture.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_architecture.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_level_architecture.tcl -notrace
Command: synth_design -top top_level_architecture -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7248
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_architecture' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:45]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'adder' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:101]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage0' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:58]
INFO: [Synth 8-638] synthesizing module 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:43]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage1' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage2' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:60]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage3' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (2#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:42]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'subtractor' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:102]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'a_inc' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:103]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'b_inc' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:104]
INFO: [Synth 8-3491] module 'Compare' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare.vhd:34' bound to instance 'comp' of component 'Compare' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Compare' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare.vhd:40]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'subtractor' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Compare' (3#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare.vhd:40]
INFO: [Synth 8-3491] module 'two_comlpiment' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/two_comlpiment.vhd:34' bound to instance 'two_comp_a' of component 'two_comlpiment' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:106]
INFO: [Synth 8-638] synthesizing module 'two_comlpiment' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/two_comlpiment.vhd:40]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'add_one' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/two_comlpiment.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'two_comlpiment' (4#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/two_comlpiment.vhd:40]
INFO: [Synth 8-3491] module 'two_comlpiment' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/two_comlpiment.vhd:34' bound to instance 'two_comp_b' of component 'two_comlpiment' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:107]
INFO: [Synth 8-3491] module 'Compare_WT' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare_WT.vhd:34' bound to instance 'comp_wt' of component 'Compare_WT' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Compare_WT' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare_WT.vhd:40]
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/ripple_carry_adder.vhd:34' bound to instance 'subtract' of component 'ripple_carry_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare_WT.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'Compare_WT' (5#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Compare_WT.vhd:40]
INFO: [Synth 8-3491] module 'Multiplier' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:34' bound to instance 'mult' of component 'Multiplier' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:109]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:41]
INFO: [Synth 8-3491] module 'two_comlpiment' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/two_comlpiment.vhd:34' bound to instance 'compliment' of component 'two_comlpiment' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:87]
INFO: [Synth 8-3491] module 'FourBit_FullAdder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:34' bound to instance 'Stage0' of component 'FourBit_FullAdder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:125]
INFO: [Synth 8-638] synthesizing module 'FourBit_FullAdder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage0' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:58]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage1' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:59]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage2' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:60]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage3' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:61]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage4' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:62]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage5' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:63]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage6' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:64]
INFO: [Synth 8-3491] module 'full_adder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'Stage7' of component 'full_adder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'FourBit_FullAdder' (6#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FourBit_FullAdder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:34' bound to instance 'Stage1' of component 'FourBit_FullAdder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:126]
INFO: [Synth 8-3491] module 'FourBit_FullAdder' declared at 'M:/ece230/final_proj/final_proj.srcs/sources_1/new/FourBit_FullAdder.vhd:34' bound to instance 'Stage2' of component 'FourBit_FullAdder' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (7#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/Multiplier.vhd:41]
INFO: [Synth 8-226] default block is never used [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'top_level_architecture' (8#1) [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:45]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.094 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'flag_out_reg' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:211]
WARNING: [Synth 8-327] inferring latch for variable 'res_out_reg' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:210]
WARNING: [Synth 8-327] inferring latch for variable 'r_and_reg' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'r_or_reg' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:168]
WARNING: [Synth 8-327] inferring latch for variable 'r_xor_reg' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:179]
WARNING: [Synth 8-327] inferring latch for variable 'r_xnor_reg' [M:/ece230/final_proj/final_proj.srcs/sources_1/new/top_level_architecture.vhd:190]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 79    
	   3 Input      1 Bit         XORs := 60    
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	  16 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |    18|
|4     |LUT3  |     3|
|5     |LUT4  |    10|
|6     |LUT5  |     5|
|7     |LUT6  |    38|
|8     |MUXF7 |     7|
|9     |MUXF8 |     1|
|10    |LD    |    21|
|11    |IBUF  |    14|
|12    |OBUF  |     5|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   124|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.094 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'M:/ece230/final_proj/final_proj.runs/synth_1/top_level_architecture.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_architecture_utilization_synth.rpt -pb top_level_architecture_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 12:32:50 2022...
