Analysis & Synthesis report for f1
Sun Jun 05 19:05:15 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 05 19:05:15 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; f1                                           ;
; Top-level Entity Name              ; f1                                           ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 198                                          ;
;     Total combinational functions  ; 198                                          ;
;     Dedicated logic registers      ; 50                                           ;
; Total registers                    ; 50                                           ;
; Total pins                         ; 49                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; f1                 ; f1                 ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                        ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                    ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+
; f1.v                             ; yes             ; User Verilog HDL File  ; D:/school_hw/Big2.2/πÍ≈Á/myhw/ffffffffffff/f1.v ;
+----------------------------------+-----------------+------------------------+-------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 198         ;
;                                             ;             ;
; Total combinational functions               ; 198         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 128         ;
;     -- 3 input functions                    ; 47          ;
;     -- <=2 input functions                  ; 23          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 184         ;
;     -- arithmetic mode                      ; 14          ;
;                                             ;             ;
; Total registers                             ; 50          ;
;     -- Dedicated logic registers            ; 50          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 49          ;
; Maximum fan-out node                        ; sw[0]~input ;
; Maximum fan-out                             ; 61          ;
; Total fan-out                               ; 913         ;
; Average fan-out                             ; 2.64        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |f1                        ; 198 (198)         ; 50 (50)      ; 0           ; 0            ; 0       ; 0         ; 49   ; 0            ; |f1                 ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; LED[0]$latch                                       ; sw[0]               ; yes                    ;
; LED[1]$latch                                       ; sw[0]               ; yes                    ;
; LED[2]$latch                                       ; sw[0]               ; yes                    ;
; LED[3]$latch                                       ; sw[0]               ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; index[2..11,13..31]                     ; Merged with index[12]                  ;
; input_num0[4,17..18,25,29]              ; Merged with input_num0[31]             ;
; input_num0[5..16,19..24,26..28]         ; Merged with input_num0[30]             ;
; input_num1[5,7,9..30]                   ; Merged with input_num1[31]             ;
; input_num1[4,6]                         ; Merged with input_num1[8]              ;
; input_num2[4..30]                       ; Merged with input_num2[31]             ;
; input_num3[5,7,9,11,13,15,17..30]       ; Merged with input_num3[31]             ;
; input_num3[4,6,8,10,12,14]              ; Merged with input_num3[16]             ;
; input_num0[30]                          ; Merged with input_num0[31]             ;
; input_num1[8]                           ; Merged with input_num1[31]             ;
; input_num3[16]                          ; Merged with input_num3[31]             ;
; input_num0[31]                          ; Stuck at GND due to stuck port data_in ;
; input_num1[31]                          ; Stuck at GND due to stuck port data_in ;
; input_num2[31]                          ; Stuck at GND due to stuck port data_in ;
; input_num3[31]                          ; Stuck at GND due to stuck port data_in ;
; index[12]                               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 142 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Jun 05 19:05:13 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off f1 -c f1
Warning (10261): Verilog HDL Event Control warning at f1.v(76): Event Control contains a complex event expression
Warning (10238): Verilog Module Declaration warning at f1.v(18): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "f1"
Info: Found 1 design units, including 1 entities, in source file f1.v
    Info: Found entity 1: f1
Info: Elaborating entity "f1" for the top level hierarchy
Warning (10762): Verilog HDL Case Statement warning at f1.v(84): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at f1.v(84): all case item expressions in this case statement are onehot
Warning (10762): Verilog HDL Case Statement warning at f1.v(96): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at f1.v(103): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at f1.v(116): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at f1.v(129): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at f1.v(142): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at f1.v(81): can't check case statement for completeness because the case expression has too many possible states
Warning (10235): Verilog HDL Always Construct warning at f1.v(210): variable "index" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10762): Verilog HDL Case Statement warning at f1.v(210): can't check case statement for completeness because the case expression has too many possible states
Warning (10270): Verilog HDL Case Statement warning at f1.v(210): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at f1.v(206): inferring latch(es) for variable "LED", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "HEX0_DP" at f1.v(45) has no driver
Warning (10034): Output port "HEX1_DP" at f1.v(44) has no driver
Warning (10034): Output port "HEX2_DP" at f1.v(43) has no driver
Warning (10034): Output port "HEX3_DP" at f1.v(42) has no driver
Info (10041): Inferred latch for "LED[0]" at f1.v(208)
Info (10041): Inferred latch for "LED[1]" at f1.v(208)
Info (10041): Inferred latch for "LED[2]" at f1.v(208)
Info (10041): Inferred latch for "LED[3]" at f1.v(208)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0_DP" is stuck at GND
    Warning (13410): Pin "HEX1_DP" is stuck at GND
    Warning (13410): Pin "HEX2_DP" is stuck at GND
    Warning (13410): Pin "HEX3_DP" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: Generated suppressed messages file D:/school_hw/Big2.2/πÍ≈Á/myhw/ffffffffffff/f1.map.smsg
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "b[1]"
Info: Implemented 267 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 36 output pins
    Info: Implemented 218 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 247 megabytes
    Info: Processing ended: Sun Jun 05 19:05:15 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/school_hw/Big2.2/πÍ≈Á/myhw/ffffffffffff/f1.map.smsg.


