#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fca6420ac10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fca6420ad80 .scope module, "tb" "tb" 3 35;
 .timescale -12 -12;
L_0x7fca6421c440 .functor NOT 1, L_0x7fca6421c730, C4<0>, C4<0>, C4<0>;
L_0x7fca641630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fca64163128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fca6421c570 .functor XOR 1, L_0x7fca641630e0, L_0x7fca64163128, C4<0>, C4<0>;
L_0x7fca64163170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fca6421c620 .functor XOR 1, L_0x7fca6421c570, L_0x7fca64163170, C4<0>, C4<0>;
v0x7fca6421b9b0_0 .net *"_ivl_10", 0 0, L_0x7fca64163170;  1 drivers
v0x7fca6421ba70_0 .net *"_ivl_12", 0 0, L_0x7fca6421c620;  1 drivers
L_0x7fca64163098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fca6421bb20_0 .net *"_ivl_2", 0 0, L_0x7fca64163098;  1 drivers
v0x7fca6421bbe0_0 .net *"_ivl_4", 0 0, L_0x7fca641630e0;  1 drivers
v0x7fca6421bc90_0 .net *"_ivl_6", 0 0, L_0x7fca64163128;  1 drivers
v0x7fca6421bd80_0 .net *"_ivl_8", 0 0, L_0x7fca6421c570;  1 drivers
v0x7fca6421be30_0 .var "clk", 0 0;
v0x7fca6421bec0_0 .var/2u "stats1", 159 0;
v0x7fca6421bf60_0 .var/2u "strobe", 0 0;
v0x7fca6421c080_0 .net "tb_match", 0 0, L_0x7fca6421c730;  1 drivers
v0x7fca6421c120_0 .net "tb_mismatch", 0 0, L_0x7fca6421c440;  1 drivers
v0x7fca6421c1c0_0 .net "wavedrom_enable", 0 0, v0x7fca6421b340_0;  1 drivers
v0x7fca6421c270_0 .net "wavedrom_title", 511 0, v0x7fca6421b3e0_0;  1 drivers
L_0x7fca64163050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fca6421c300_0 .net "zero_dut", 0 0, L_0x7fca64163050;  1 drivers
L_0x7fca64163008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fca6421c390_0 .net "zero_ref", 0 0, L_0x7fca64163008;  1 drivers
L_0x7fca6421c730 .cmp/eeq 1, L_0x7fca64163098, L_0x7fca6421c620;
S_0x7fca6420aef0 .scope module, "good1" "RefModule" 3 72, 4 2 0, S_0x7fca6420ad80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "zero";
v0x7fca6420a5b0_0 .net "zero", 0 0, L_0x7fca64163008;  alias, 1 drivers
S_0x7fca6421abc0 .scope module, "stim1" "stimulus_gen" 3 69, 3 5 0, S_0x7fca6420ad80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 512 "wavedrom_title";
    .port_info 2 /OUTPUT 1 "wavedrom_enable";
v0x7fca6421b2a0_0 .net "clk", 0 0, v0x7fca6421be30_0;  1 drivers
v0x7fca6421b340_0 .var "wavedrom_enable", 0 0;
v0x7fca6421b3e0_0 .var "wavedrom_title", 511 0;
E_0x7fca6421adf0/0 .event negedge, v0x7fca6421b2a0_0;
E_0x7fca6421adf0/1 .event posedge, v0x7fca6421b2a0_0;
E_0x7fca6421adf0 .event/or E_0x7fca6421adf0/0, E_0x7fca6421adf0/1;
S_0x7fca6421ae40 .scope task, "wavedrom_start" "wavedrom_start" 3 16, 3 16 0, S_0x7fca6421abc0;
 .timescale -12 -12;
v0x7fca6421b010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x7fca6421b0d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 19, 3 19 0, S_0x7fca6421abc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x7fca6421b4f0 .scope module, "top_module1" "TopModule" 3 75, 5 1 0, S_0x7fca6420ad80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "zero";
v0x7fca6421b6d0_0 .net "zero", 0 0, L_0x7fca64163050;  alias, 1 drivers
S_0x7fca6421b7a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 80, 3 80 0, S_0x7fca6420ad80;
 .timescale -12 -12;
E_0x7fca6421b960 .event anyedge, v0x7fca6421bf60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fca6421bf60_0;
    %nor/r;
    %assign/vec4 v0x7fca6421bf60_0, 0;
    %wait E_0x7fca6421b960;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fca6421abc0;
T_3 ;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fca6421adf0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x7fca6421b0d0;
    %join;
    %delay 1, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fca6420ad80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca6421be30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca6421bf60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x7fca6420ad80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fca6421be30_0;
    %inv;
    %store/vec4 v0x7fca6421be30_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7fca6420ad80;
T_6 ;
    %vpi_call/w 3 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, v0x7fca6421b2a0_0, v0x7fca6421c120_0, v0x7fca6421c390_0, v0x7fca6421c300_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fca6420ad80;
T_7 ;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 89 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "zero", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 90 "$display", "Hint: Output '%s' has no mismatches.", "zero" {0 0 0};
T_7.1 ;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 92 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 93 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x7fca6420ad80;
T_8 ;
    %wait E_0x7fca6421adf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fca6421bec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fca6421bec0_0, 4, 32;
    %load/vec4 v0x7fca6421c080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 105 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fca6421bec0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fca6421bec0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fca6421bec0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x7fca6421c390_0;
    %load/vec4 v0x7fca6421c390_0;
    %load/vec4 v0x7fca6421c300_0;
    %xor;
    %load/vec4 v0x7fca6421c390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 109 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fca6421bec0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x7fca6421bec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fca6421bec0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fca6420ad80;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 117 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 118 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "VerilogEval/dataset_spec-to-rtl/Prob001/test/Prob001_zero_test.sv";
    "VerilogEval/dataset_spec-to-rtl/Prob001/test/Prob001_zero_ref.sv";
    "VerilogEval/dataset_spec-to-rtl/Prob001/solution/TopModule.sv";
