<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/miqs/pra_constants.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/miqs/pra_constants.hh</h1><a href="miqs_2pra__constants_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Jaidev Patwardhan</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __ARCH_MIPS_PRA_CONSTANTS_HH__</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_MIPS_PRA_CONSTANTS_HH__</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00034"></a>00034 <span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2types_8hh.html">arch/mips/types.hh</a>&quot;</span>
<a name="l00035"></a>00035 <span class="preprocessor">#include &quot;<a class="code" href="bitunion_8hh.html">base/bitunion.hh</a>&quot;</span>
<a name="l00036"></a>00036 
<a name="l00037"></a>00037 <span class="keyword">namespace </span>MipsISA
<a name="l00038"></a>00038 {
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(IndexReg)
<a name="l00041"></a>00041     Bitfield&lt;31&gt; <a class="code" href="namespaceMipsISA.html#a37d3f683959086eac7bcf24a002a9fb8">p</a>;
<a name="l00042"></a>00042     <span class="comment">// Need to figure out how to put in the TLB specific bits here</span>
<a name="l00043"></a>00043     <span class="comment">// For now, we assume that the entire length is used by the index</span>
<a name="l00044"></a>00044     <span class="comment">// field In reality, Index_HI = N-1, where</span>
<a name="l00045"></a>00045     <span class="comment">// N = Ceiling(log2(TLB Entries))</span>
<a name="l00046"></a>00046     Bitfield&lt;30, 0&gt; <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>;
<a name="l00047"></a>00047 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(IndexReg)
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(RandomReg)
<a name="l00050"></a>00050     <span class="comment">// This has a problem similar to the IndexReg index field. We&apos;ll keep</span>
<a name="l00051"></a>00051     <span class="comment">// both consistent at 30 for now</span>
<a name="l00052"></a>00052     Bitfield&lt;30, 0&gt; <a class="code" href="namespaceMipsISA.html#a56a0acddcb737a80ddd5a0ffcfeaedae">random</a>;
<a name="l00053"></a>00053 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(RandomReg)
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <a class="code" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(EntryLoReg)
<a name="l00056"></a>00056     Bitfield&lt;63, 30&gt; <a class="code" href="namespaceMipsISA.html#a95b18420f1d84cd2e568f274679db425">fill</a>;
<a name="l00057"></a>00057     Bitfield&lt;29, 6&gt;  <a class="code" href="namespaceMipsISA.html#a2c862acc14629b827b48b1b59da7f12a">pfn</a>;   <span class="comment">// Page frame number</span>
<a name="l00058"></a>00058     Bitfield&lt;5,  3&gt;  <a class="code" href="namespaceMipsISA.html#a9870e0f31b895bc27b12e0f5caf3be8e">c</a>;     <span class="comment">// Coherency attribute</span>
<a name="l00059"></a>00059     Bitfield&lt;2&gt;      <a class="code" href="namespaceMipsISA.html#af6d29ee0043ba0776368f331b3a575cc">d</a>;     <span class="comment">// Dirty Bit</span>
<a name="l00060"></a>00060     Bitfield&lt;1&gt;      <a class="code" href="namespaceMipsISA.html#a4814b685763016f32ad4e56d38a18b5b">v</a>;     <span class="comment">// Valid Bit</span>
<a name="l00061"></a>00061     Bitfield&lt;0&gt;      <a class="code" href="namespaceMipsISA.html#adaa97a14cfbb88776805aa7e304aa2ce">g</a>;     <span class="comment">// Global Bit</span>
<a name="l00062"></a>00062 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(EntryLoReg)
<a name="l00063"></a>00063 
<a name="l00064"></a>00064 <a class="code" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(ContextReg)
<a name="l00065"></a>00065     Bitfield&lt;63, 23&gt; <a class="code" href="namespaceMipsISA.html#a76e747c3358cf8d63fc2cf8c70c2bfe2">pteBase</a>;
<a name="l00066"></a>00066     Bitfield&lt;22, 4&gt;  <a class="code" href="namespaceMipsISA.html#a84d68422a6a80ba6a315851f269851be">badVPN2</a>;
<a name="l00067"></a>00067     <span class="comment">// Bits 3-0 are 0</span>
<a name="l00068"></a>00068 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(ContextReg)
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(PageMaskReg)
<a name="l00071"></a>00071     <span class="comment">// Bits 31-29 are 0</span>
<a name="l00072"></a>00072     Bitfield&lt;28, 13&gt; <a class="code" href="namespaceMipsISA.html#a6d232ec92c51be65510dfa67e967ff39">mask</a>;
<a name="l00073"></a>00073     Bitfield&lt;12, 11&gt; <a class="code" href="namespaceMipsISA.html#ab8afb5673e4f9abd09809ffba0490507">maskx</a>;
<a name="l00074"></a>00074     <span class="comment">// Bits 10-0 are zero</span>
<a name="l00075"></a>00075 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(PageMaskReg)
<a name="l00076"></a>00076 
<a name="l00077"></a>00077 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(PageGrainReg)
<a name="l00078"></a>00078     Bitfield&lt;31, 30&gt; <a class="code" href="namespaceMipsISA.html#aa5acdfbefb13ec6993b9d39c1f22ecb0">aseUp</a>;
<a name="l00079"></a>00079     Bitfield&lt;29&gt;     <a class="code" href="namespaceMipsISA.html#a8471075f47ba695c3ad38757bb590b90">elpa</a>;
<a name="l00080"></a>00080     Bitfield&lt;28&gt;     <a class="code" href="namespaceMipsISA.html#aa4c67885018da99384ffc72ac56cae3b">esp</a>;
<a name="l00081"></a>00081     <span class="comment">// Bits 27-13 are zeros</span>
<a name="l00082"></a>00082     Bitfield&lt;12, 8&gt;  <a class="code" href="namespaceMipsISA.html#a4c7f9eb0c1fa6cec7058e1a82a1f24c1">aseDn</a>;
<a name="l00083"></a>00083     <span class="comment">// Bits 7-0 are zeros</span>
<a name="l00084"></a>00084 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(PageGrainReg)
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(WiredReg)
<a name="l00087"></a>00087     <span class="comment">// See note on Index register above</span>
<a name="l00088"></a>00088     Bitfield&lt;30, 0&gt; <a class="code" href="namespaceMipsISA.html#a54e2304bd916a94b53849759e1e29625">wired</a>;
<a name="l00089"></a>00089 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(WiredReg)
<a name="l00090"></a>00090 
<a name="l00091"></a>00091 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(HWREnaReg)
<a name="l00092"></a>00092     Bitfield&lt;31, 30&gt; <a class="code" href="namespaceMipsISA.html#affa7ef712ce627284efec135c68cc4da">impl</a>;
<a name="l00093"></a>00093     Bitfield&lt;3,  0&gt;  mask;
<a name="l00094"></a>00094 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(HWREnaReg)
<a name="l00095"></a>00095 
<a name="l00096"></a>00096 <a class="code" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(EntryHiReg)
<a name="l00097"></a>00097     Bitfield&lt;63, 62&gt; <a class="code" href="namespaceMipsISA.html#a7de4997f814ef7d6392df74a7a1c5e0d">r</a>;
<a name="l00098"></a>00098     Bitfield&lt;61, 40&gt; fill;
<a name="l00099"></a>00099     Bitfield&lt;39, 13&gt; <a class="code" href="namespaceMipsISA.html#adba8f5c87b20c4fa1b6e1e69bc3a5c38">vpn2</a>;
<a name="l00100"></a>00100     Bitfield&lt;12, 11&gt; <a class="code" href="namespaceMipsISA.html#ae5ee50853536d9e785e37c6c6073abfd">vpn2x</a>;
<a name="l00101"></a>00101     Bitfield&lt;7,  0&gt;  <a class="code" href="namespaceMipsISA.html#a304206a8cceb9cd568b9d24d7528c148">asid</a>;
<a name="l00102"></a>00102 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(EntryHiReg)
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(StatusReg)
<a name="l00105"></a>00105     <a class="code" href="namespaceMipsISA.html#aada8c158cc81aa418c360bde1d4b9a59">SubBitUnion</a>(cu, 31, 28)
<a name="l00106"></a>00106         Bitfield&lt;31&gt; <a class="code" href="namespaceMipsISA.html#a99e7ebb11ddd9bbc81849ed24c080513">cu3</a>;
<a name="l00107"></a>00107         Bitfield&lt;30&gt; <a class="code" href="namespaceMipsISA.html#adfff23da565dd35a06804569d19b5dc1">cu2</a>;
<a name="l00108"></a>00108         Bitfield&lt;29&gt; <a class="code" href="namespaceMipsISA.html#abb5a9dedaa64ff05f735343b0bcfcc4f">cu1</a>;
<a name="l00109"></a>00109         Bitfield&lt;28&gt; <a class="code" href="namespaceMipsISA.html#ab713e9ce578f5962abb2adcd643965d4">cu0</a>;
<a name="l00110"></a>00110     <a class="code" href="namespaceMipsISA.html#ad1223c93dc1c573511a672beb68ed125">EndSubBitUnion</a>(cu)
<a name="l00111"></a>00111     Bitfield&lt;27&gt;     rp;
<a name="l00112"></a>00112     Bitfield&lt;26&gt;     <a class="code" href="namespaceMipsISA.html#a7943db9a4d094cbf5760f498bc9b5160">fr</a>;
<a name="l00113"></a>00113     Bitfield&lt;25&gt;     <a class="code" href="namespaceMipsISA.html#af8a6bf3683305fd49fbfa92b04ddf067">re</a>;
<a name="l00114"></a>00114     Bitfield&lt;24&gt;     <a class="code" href="namespaceMipsISA.html#af0f400a7e187739352fb79b272180aaa">mx</a>;
<a name="l00115"></a>00115     Bitfield&lt;23&gt;     <a class="code" href="namespaceMipsISA.html#a400b407a16ccdb09fc5a8b060c70c344">px</a>;
<a name="l00116"></a>00116     Bitfield&lt;22&gt;     <a class="code" href="namespaceMipsISA.html#affd215a04d9abd4d37718b19c83b79d1">bev</a>;
<a name="l00117"></a>00117     Bitfield&lt;21&gt;     <a class="code" href="namespaceMipsISA.html#a50fc899bd84a44263a9de45feb70b447">ts</a>;
<a name="l00118"></a>00118     Bitfield&lt;20&gt;     <a class="code" href="namespaceMipsISA.html#a1374386b07e211f084f2b05684c784c7">sr</a>;
<a name="l00119"></a>00119     Bitfield&lt;19&gt;     <a class="code" href="namespaceMipsISA.html#a10d5955b9c41093bf6f97f63f8372fc6">nmi</a>;
<a name="l00120"></a>00120     <span class="comment">// Bit 18 is zero</span>
<a name="l00121"></a>00121     Bitfield&lt;17, 16&gt; impl;
<a name="l00122"></a>00122     Bitfield&lt;15, 10&gt; <a class="code" href="namespaceMipsISA.html#a293972dea342ee9036f13ec25bc9c278">ipl</a>;
<a name="l00123"></a>00123     <a class="code" href="namespaceMipsISA.html#aada8c158cc81aa418c360bde1d4b9a59">SubBitUnion</a>(im, 15, 8)
<a name="l00124"></a>00124         Bitfield&lt;15&gt; im7;
<a name="l00125"></a>00125         Bitfield&lt;14&gt; <a class="code" href="namespaceMipsISA.html#a13eb87dee805523d16ace6099d546e9c">im6</a>;
<a name="l00126"></a>00126         Bitfield&lt;13&gt; <a class="code" href="namespaceMipsISA.html#af9f19c0f7b99aa12ada6264f4ad9c7bd">im5</a>;
<a name="l00127"></a>00127         Bitfield&lt;12&gt; <a class="code" href="namespaceMipsISA.html#a511ef66f620f8c7842874f8a7aeb4fc7">im4</a>;
<a name="l00128"></a>00128         Bitfield&lt;11&gt; <a class="code" href="namespaceMipsISA.html#a350a6f9fa450babe169b64e98d87b51e">im3</a>;
<a name="l00129"></a>00129         Bitfield&lt;10&gt; <a class="code" href="namespaceMipsISA.html#a7d263bc9d256faa120ad79525e720a9b">im2</a>;
<a name="l00130"></a>00130         Bitfield&lt;9&gt;  <a class="code" href="namespaceMipsISA.html#a98fda461fc677725627ef8db69a4f194">im1</a>;
<a name="l00131"></a>00131         Bitfield&lt;8&gt;  <a class="code" href="namespaceMipsISA.html#aa1b229c50ce90789d1c4526fdbdb695d">im0</a>;
<a name="l00132"></a>00132     <a class="code" href="namespaceMipsISA.html#ad1223c93dc1c573511a672beb68ed125">EndSubBitUnion</a>(im)
<a name="l00133"></a>00133     Bitfield&lt;7&gt;      kx;
<a name="l00134"></a>00134     Bitfield&lt;6&gt;      <a class="code" href="namespaceMipsISA.html#a1e52215e1dfd7606326c34c87a045e1b">sx</a>;
<a name="l00135"></a>00135     Bitfield&lt;5&gt;      <a class="code" href="namespaceMipsISA.html#afc2b03c55af2f2f9166326e6dc58da97">ux</a>;
<a name="l00136"></a>00136     Bitfield&lt;4,  3&gt;  <a class="code" href="namespaceMipsISA.html#aec77ac7da21a12c9ba945e3dc3f0e2e7">ksu</a>;
<a name="l00137"></a>00137     Bitfield&lt;4&gt;      <a class="code" href="namespaceMipsISA.html#abf0b3e2a829fb27d854c8201382792c5">um</a>;
<a name="l00138"></a>00138     Bitfield&lt;3&gt;      <a class="code" href="namespaceMipsISA.html#aade3332c7dc81974ea8123142c39d4e7">r0</a>;
<a name="l00139"></a>00139     Bitfield&lt;2&gt;      <a class="code" href="namespaceMipsISA.html#ac40fa2f88035ef3a169c28b1451444d7">erl</a>;
<a name="l00140"></a>00140     Bitfield&lt;1&gt;      <a class="code" href="namespaceMipsISA.html#a6e38f8e879fe70aca77ab90389d39e97">exl</a>;
<a name="l00141"></a>00141     Bitfield&lt;0&gt;      <a class="code" href="namespaceMipsISA.html#a9dddfa702a98a0bcbb1124a7b8d8829f">ie</a>;
<a name="l00142"></a>00142 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(StatusReg)
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(IntCtlReg)
<a name="l00145"></a>00145     Bitfield&lt;31, 29&gt; <a class="code" href="namespaceMipsISA.html#aea57d259bbcf928acce679375552af95">ipti</a>;
<a name="l00146"></a>00146     Bitfield&lt;28, 26&gt; <a class="code" href="namespaceMipsISA.html#a7309c867975d199212ccce1ff17dae8f">ippci</a>;
<a name="l00147"></a>00147     <span class="comment">// Bits 26-10 are zeros</span>
<a name="l00148"></a>00148     Bitfield&lt;9,  5&gt;  <a class="code" href="namespaceMipsISA.html#a71505b3d754f8feffb75aa29ffce5018">vs</a>;
<a name="l00149"></a>00149     <span class="comment">// Bits 4-0 are zeros</span>
<a name="l00150"></a>00150 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(IntCtlReg)
<a name="l00151"></a>00151 
<a name="l00152"></a>00152 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(SRSCtlReg)
<a name="l00153"></a>00153     <span class="comment">// Bits 31-30 are zeros</span>
<a name="l00154"></a>00154     Bitfield&lt;29, 26&gt; <a class="code" href="namespaceMipsISA.html#aefc5b14dee9372c996ede673bbe6200b">hss</a>;
<a name="l00155"></a>00155     <span class="comment">// Bits 25-22 are zeros</span>
<a name="l00156"></a>00156     Bitfield&lt;21, 18&gt; <a class="code" href="namespaceMipsISA.html#adf900946dd9057683c09e897d437fef1">eicss</a>;
<a name="l00157"></a>00157     <span class="comment">// Bits 17-16 are zeros</span>
<a name="l00158"></a>00158     Bitfield&lt;15, 12&gt; <a class="code" href="namespaceMipsISA.html#a40ac34a9b1d1585cc8fa9c993f23f296">ess</a>;
<a name="l00159"></a>00159     <span class="comment">// Bits 11-10 are zeros</span>
<a name="l00160"></a>00160     Bitfield&lt;9,  6&gt;  <a class="code" href="namespaceMipsISA.html#a8ab8c6bb3bc0900da6558f860216c85e">pss</a>;
<a name="l00161"></a>00161     <span class="comment">// Bits 5-4 are zeros</span>
<a name="l00162"></a>00162     Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceMipsISA.html#a4bbfd9582ec10449c4fb3e4da5252da7">css</a>;
<a name="l00163"></a>00163 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(SRSCtlReg)
<a name="l00164"></a>00164 
<a name="l00165"></a>00165 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(SRSMapReg)
<a name="l00166"></a>00166     Bitfield&lt;31, 28&gt; <a class="code" href="namespaceMipsISA.html#ab3583a029aa21c5b94ede4868cfe5f53">ssv7</a>;
<a name="l00167"></a>00167     Bitfield&lt;27, 24&gt; <a class="code" href="namespaceMipsISA.html#a00b777531b697aba0ad1945ab317b903">ssv6</a>;
<a name="l00168"></a>00168     Bitfield&lt;23, 20&gt; <a class="code" href="namespaceMipsISA.html#a8829b395acfc673faa6d285ff5436904">ssv5</a>;
<a name="l00169"></a>00169     Bitfield&lt;19, 16&gt; <a class="code" href="namespaceMipsISA.html#a7706ed8beed02644f0d9535d70ec7ae3">ssv4</a>;
<a name="l00170"></a>00170     Bitfield&lt;15, 12&gt; <a class="code" href="namespaceMipsISA.html#ad07d43a251b612c0f3414306ba2e1adb">ssv3</a>;
<a name="l00171"></a>00171     Bitfield&lt;11, 8&gt;  <a class="code" href="namespaceMipsISA.html#a921a7c966e36af946780186628847a96">ssv2</a>;
<a name="l00172"></a>00172     Bitfield&lt;7,  4&gt;  <a class="code" href="namespaceMipsISA.html#a650947ee9226baa77ac0b0acd6a78b69">ssv1</a>;
<a name="l00173"></a>00173     Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceMipsISA.html#a49db28596c2df4fe5b9d4ed4b26c4b6c">ssv0</a>;
<a name="l00174"></a>00174 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(SRSMapReg)
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(CauseReg)
<a name="l00177"></a>00177     Bitfield&lt;31&gt;     <a class="code" href="namespacePowerISA.html#a7998526ecdc8ded219e2078e67a6c3e5">bd</a>;
<a name="l00178"></a>00178     Bitfield&lt;30&gt;     <a class="code" href="namespaceMipsISA.html#a0e507c9f0ce51c01af3f6dd3fd0b09eb">ti</a>;
<a name="l00179"></a>00179     Bitfield&lt;29, 28&gt; <a class="code" href="namespaceMipsISA.html#a5e7d4c894937b23c448e900d42f68004">ce</a>;
<a name="l00180"></a>00180     Bitfield&lt;27&gt;     <a class="code" href="namespaceMipsISA.html#a3378402e88a21fedf7508e8813c78aa4">dc</a>;
<a name="l00181"></a>00181     Bitfield&lt;26&gt;     <a class="code" href="namespaceMipsISA.html#a81f915cca01627a868c85617a0a43f4e">pci</a>;
<a name="l00182"></a>00182     <span class="comment">// Bits 25-24 are zeros</span>
<a name="l00183"></a>00183     Bitfield&lt;23&gt;     <a class="code" href="namespaceMipsISA.html#a9d394333dd818fb73be38d6b183251c6">iv</a>;
<a name="l00184"></a>00184     Bitfield&lt;22&gt;     <a class="code" href="namespaceMipsISA.html#a4dc00165209bd1b13208d6d91ea7470e">wp</a>;
<a name="l00185"></a>00185     <span class="comment">// Bits 21-16 are zeros</span>
<a name="l00186"></a>00186     Bitfield&lt;15, 10&gt; <a class="code" href="namespaceMipsISA.html#a7937fe1cd8313fe2e339b7aecb470d0e">ripl</a>;
<a name="l00187"></a>00187     <a class="code" href="namespaceMipsISA.html#aada8c158cc81aa418c360bde1d4b9a59">SubBitUnion</a>(<a class="code" href="namespaceiGbReg_1_1TxdOp.html#a95c40243f7e4760653e10ce95673f381">ip</a>, 15, 8)
<a name="l00188"></a>00188         Bitfield&lt;15&gt; ip7;
<a name="l00189"></a>00189         Bitfield&lt;14&gt; <a class="code" href="namespaceMipsISA.html#a4c627576c8807b5e6378b05b8d3b7489">ip6</a>;
<a name="l00190"></a>00190         Bitfield&lt;13&gt; <a class="code" href="namespaceMipsISA.html#aaac0a5f54f306faa11a8bcb2047e9aae">ip5</a>;
<a name="l00191"></a>00191         Bitfield&lt;12&gt; <a class="code" href="namespaceMipsISA.html#a09aa88834584b881ca1385625e021f19">ip4</a>;
<a name="l00192"></a>00192         Bitfield&lt;11&gt; <a class="code" href="namespaceMipsISA.html#aeb6e77fe16427c7a03fcb46143dd59e2">ip3</a>;
<a name="l00193"></a>00193         Bitfield&lt;10&gt; <a class="code" href="namespaceMipsISA.html#a3645e2bcbe2113f2bfae96a465341e21">ip2</a>;
<a name="l00194"></a>00194         Bitfield&lt;9&gt;  <a class="code" href="namespaceMipsISA.html#a4cc515c1b1f1020de00c9a1d413db416">ip1</a>;
<a name="l00195"></a>00195         Bitfield&lt;8&gt;  <a class="code" href="namespaceMipsISA.html#aa8a7a315aa00c6e4bfb0219c44dc19a3">ip0</a>;
<a name="l00196"></a>00196     <a class="code" href="namespaceMipsISA.html#ad1223c93dc1c573511a672beb68ed125">EndSubBitUnion</a>(ip);
<a name="l00197"></a>00197     <span class="comment">// Bit 7 is zero</span>
<a name="l00198"></a>00198     Bitfield&lt;6,  2&gt;  <a class="code" href="namespaceMipsISA.html#a9125816703baa612f861e8efd7a5d567">excCode</a>;
<a name="l00199"></a>00199     <span class="comment">// Bits 1-0 are zeros</span>
<a name="l00200"></a>00200 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(CauseReg)
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(PRIdReg)
<a name="l00203"></a>00203     Bitfield&lt;31, 24&gt; <a class="code" href="namespaceMipsISA.html#adf9c6967cc711b5d52e708d9be20ebb7">coOp</a>;
<a name="l00204"></a>00204     Bitfield&lt;23, 16&gt; <a class="code" href="namespaceMipsISA.html#af4cff68366aa37c9a785427632809abc">coId</a>;
<a name="l00205"></a>00205     Bitfield&lt;15, 8&gt;  <a class="code" href="namespaceMipsISA.html#a49ec0df61328de7b6a5e7ad24ec2829b">procId</a>;
<a name="l00206"></a>00206     Bitfield&lt;7,  0&gt;  <a class="code" href="namespaceMipsISA.html#a1bfd0dd935e4ec77bd920466b8f22a79">rev</a>;
<a name="l00207"></a>00207 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(PRIdReg)
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(EBaseReg)
<a name="l00210"></a>00210     <span class="comment">// Bit 31 is one</span>
<a name="l00211"></a>00211     <span class="comment">// Bit 30 is zero</span>
<a name="l00212"></a>00212     Bitfield&lt;29, 12&gt; <a class="code" href="namespaceMipsISA.html#af82a5b4961c19deb1c31c3e7caf815f0">exceptionBase</a>;
<a name="l00213"></a>00213     <span class="comment">// Bits 11-10 are zeros</span>
<a name="l00214"></a>00214     Bitfield&lt;9,  9&gt;  <a class="code" href="namespaceMipsISA.html#a6054ceadc76786af434927baea1897fb">cpuNum</a>;
<a name="l00215"></a>00215 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(EBaseReg)
<a name="l00216"></a>00216 
<a name="l00217"></a>00217 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(ConfigReg)
<a name="l00218"></a>00218     Bitfield&lt;31&gt;     <a class="code" href="namespaceArmISA.html#afb747b54d0c5e3e4e1763be19ca9373b">m</a>;
<a name="l00219"></a>00219     Bitfield&lt;30, 28&gt; <a class="code" href="namespaceMipsISA.html#a124004487a0191c054dcb962eb579b83">k23</a>;
<a name="l00220"></a>00220     Bitfield&lt;27, 25&gt; <a class="code" href="namespaceMipsISA.html#a52f64f3fd2a0f5d587a1a6c46d183f96">ku</a>;
<a name="l00221"></a>00221     Bitfield&lt;24, 16&gt; impl;
<a name="l00222"></a>00222     Bitfield&lt;15&gt;     <a class="code" href="namespaceMipsISA.html#a9ce4b83c9b9078006fb3ba9345c5bdcf">be</a>;
<a name="l00223"></a>00223     Bitfield&lt;14, 13&gt; <a class="code" href="namespaceMipsISA.html#aae45d89ef33df5ae6cb969bb4b58f429">at</a>;
<a name="l00224"></a>00224     Bitfield&lt;12, 10&gt; <a class="code" href="namespaceMipsISA.html#ad63d489b658fc87db3e2184fd0111a37">ar</a>;
<a name="l00225"></a>00225     Bitfield&lt;9,  7&gt;  <a class="code" href="namespaceMipsISA.html#a01dc58d27e12df489489c7355ce45ae9">mt</a>;
<a name="l00226"></a>00226     <span class="comment">// Bits 6-4 are zeros</span>
<a name="l00227"></a>00227     Bitfield&lt;3&gt;      <a class="code" href="namespaceMipsISA.html#a8e14145a8248890f18012721fd78ea2d">vi</a>;
<a name="l00228"></a>00228     Bitfield&lt;2,  0&gt;  <a class="code" href="namespaceMipsISA.html#a6f6750aaaac7a53cb88368e6136cb144">k0</a>;
<a name="l00229"></a>00229 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(ConfigReg)
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(Config1Reg)
<a name="l00232"></a>00232     Bitfield&lt;31&gt;     m;
<a name="l00233"></a>00233     Bitfield&lt;30, 25&gt; <a class="code" href="namespaceMipsISA.html#a7855a07a9d8b9fd2b3754fa7ea272e69">mmuSize</a>;
<a name="l00234"></a>00234     Bitfield&lt;24, 22&gt; <a class="code" href="namespaceMipsISA.html#a366f619fc9b4d8c3e351029137f7ad30">is</a>;
<a name="l00235"></a>00235     Bitfield&lt;21, 19&gt; <a class="code" href="namespaceMipsISA.html#a9f671e62b8953343fc7aa99aa79c74b1">il</a>;
<a name="l00236"></a>00236     Bitfield&lt;18, 16&gt; <a class="code" href="namespaceMipsISA.html#a552537e69fb6790dc747d253dcc24884">ia</a>;
<a name="l00237"></a>00237     Bitfield&lt;15, 13&gt; <a class="code" href="namespaceMipsISA.html#af99c5bc05a6ca7d714ff7db9402c9cca">ds</a>;
<a name="l00238"></a>00238     Bitfield&lt;12, 10&gt; <a class="code" href="namespaceMipsISA.html#a095203e359cdded376c6b9ecf71960eb">dl</a>;
<a name="l00239"></a>00239     Bitfield&lt;9,  7&gt;  <a class="code" href="namespaceMipsISA.html#a16b0e70465cd99b83e007456f47749f3">da</a>;
<a name="l00240"></a>00240     Bitfield&lt;6&gt;      <a class="code" href="namespaceMipsISA.html#af545a7d7c9648376a8762e362f9ca024">c2</a>;
<a name="l00241"></a>00241     Bitfield&lt;5&gt;      <a class="code" href="namespaceMipsISA.html#aed4c6005f91b7fdeeca47124687f1674">md</a>;
<a name="l00242"></a>00242     Bitfield&lt;4&gt;      <a class="code" href="namespaceMipsISA.html#a70af401addf580de8d9ddd8af1165481">pc</a>;
<a name="l00243"></a>00243     Bitfield&lt;3&gt;      <a class="code" href="namespaceMipsISA.html#acb875e343dce4a10ce758f28e6bb45e2">wr</a>;
<a name="l00244"></a>00244     Bitfield&lt;2&gt;      <a class="code" href="namespaceMipsISA.html#ac82727b2bc87f74aec8c94902d28b6e7">ca</a>;
<a name="l00245"></a>00245     Bitfield&lt;1&gt;      <a class="code" href="namespaceMipsISA.html#a97949e899f8648055de80f01587db8a2">ep</a>;
<a name="l00246"></a>00246     Bitfield&lt;0&gt;      <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>;
<a name="l00247"></a>00247 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(Config1Reg)
<a name="l00248"></a>00248 
<a name="l00249"></a>00249 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(Config2Reg)
<a name="l00250"></a>00250     Bitfield&lt;31&gt;     m;
<a name="l00251"></a>00251     Bitfield&lt;30, 28&gt; <a class="code" href="namespaceMipsISA.html#a14755171c87cd0d1f3adc519f906784b">tu</a>;
<a name="l00252"></a>00252     Bitfield&lt;27, 24&gt; ts;
<a name="l00253"></a>00253     Bitfield&lt;23, 20&gt; <a class="code" href="namespaceMipsISA.html#a054bc5cc3193b2c04ef65c0abe135191">tl</a>;
<a name="l00254"></a>00254     Bitfield&lt;19, 16&gt; <a class="code" href="namespaceMipsISA.html#abca6e3c0638968dfcc82d907ea423cde">ta</a>;
<a name="l00255"></a>00255     Bitfield&lt;15, 12&gt; <a class="code" href="namespaceMipsISA.html#aa23d5ff31cbc2bb3a86a2b8283744816">su</a>;
<a name="l00256"></a>00256     Bitfield&lt;11, 8&gt;  <a class="code" href="namespaceMipsISA.html#a5a2a6a335bce62d3556fa7bc475b3cd6">ss</a>;
<a name="l00257"></a>00257     Bitfield&lt;7,  4&gt;  <a class="code" href="namespaceMipsISA.html#a1c270fe7d427d315732ce89065669af0">sl</a>;
<a name="l00258"></a>00258     Bitfield&lt;3,  0&gt;  <a class="code" href="namespaceMipsISA.html#ac5212d09029b84b4ed4df34dd739329a">sa</a>;
<a name="l00259"></a>00259 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(Config2Reg)
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(Config3Reg)
<a name="l00262"></a>00262     Bitfield&lt;31&gt; m;
<a name="l00263"></a>00263     <span class="comment">// Bits 30-11 are zeros</span>
<a name="l00264"></a>00264     Bitfield&lt;10&gt; <a class="code" href="namespaceMipsISA.html#abf9c3409798ceb97ce38fdd3d3b9b09e">dspp</a>;
<a name="l00265"></a>00265     <span class="comment">// Bits 9-8 are zeros</span>
<a name="l00266"></a>00266     Bitfield&lt;7&gt;  <a class="code" href="namespaceMipsISA.html#ad10762369644978ef5d65ed32e9c62b8">lpa</a>;
<a name="l00267"></a>00267     Bitfield&lt;6&gt;  <a class="code" href="namespaceMipsISA.html#af60b6cf455b82f6c8973f6639e3e7568">veic</a>;
<a name="l00268"></a>00268     Bitfield&lt;5&gt;  <a class="code" href="namespaceMipsISA.html#abc57668ac21986bfc581884533f58c32">vint</a>;
<a name="l00269"></a>00269     Bitfield&lt;4&gt;  <a class="code" href="namespaceMipsISA.html#aec732cfc085807a8a81c2534c69cea56">sp</a>;
<a name="l00270"></a>00270     <span class="comment">// Bit 3 is zero</span>
<a name="l00271"></a>00271     Bitfield&lt;2&gt;  <a class="code" href="namespaceMipsISA.html#a01dc58d27e12df489489c7355ce45ae9">mt</a>;
<a name="l00272"></a>00272     Bitfield&lt;1&gt;  <a class="code" href="namespaceMipsISA.html#a54c7875eaf2634ca9f55701aee2a22e5">sm</a>;
<a name="l00273"></a>00273     Bitfield&lt;0&gt;  <a class="code" href="namespaceMipsISA.html#a054bc5cc3193b2c04ef65c0abe135191">tl</a>;
<a name="l00274"></a>00274 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(Config3Reg)
<a name="l00275"></a>00275 
<a name="l00276"></a>00276 <a class="code" href="bitunion_8hh.html#a0f253eb4eb77a755d985e07b3dee8a03">BitUnion64</a>(WatchLoReg)
<a name="l00277"></a>00277     Bitfield&lt;63, 3&gt; <a class="code" href="namespaceMipsISA.html#ac78d9788b3f9a366df64485c9afaf1b1">vaddr</a>;
<a name="l00278"></a>00278     Bitfield&lt;2&gt;     <a class="code" href="namespaceMipsISA.html#a9e2da8d060f17746350911ecaaf6bef2">i</a>;
<a name="l00279"></a>00279     Bitfield&lt;1&gt;     r;
<a name="l00280"></a>00280     Bitfield&lt;0&gt;     <a class="code" href="namespaceMipsISA.html#a3c9d192cc8aebe4b3d22912a4604e08d">w</a>;
<a name="l00281"></a>00281 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(WatchLoReg)
<a name="l00282"></a>00282 
<a name="l00283"></a>00283 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(WatchHiReg)
<a name="l00284"></a>00284     Bitfield&lt;31&gt;     m;
<a name="l00285"></a>00285     Bitfield&lt;30&gt;     g;
<a name="l00286"></a>00286     <span class="comment">// Bits 29-24 are zeros</span>
<a name="l00287"></a>00287     Bitfield&lt;23, 16&gt; <a class="code" href="namespaceMipsISA.html#a304206a8cceb9cd568b9d24d7528c148">asid</a>;
<a name="l00288"></a>00288     <span class="comment">// Bits 15-12 are zeros</span>
<a name="l00289"></a>00289     Bitfield&lt;11, 3&gt;  mask;
<a name="l00290"></a>00290     Bitfield&lt;2&gt;      i;
<a name="l00291"></a>00291     Bitfield&lt;1&gt;      r;
<a name="l00292"></a>00292     Bitfield&lt;0&gt;      w;
<a name="l00293"></a>00293 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(WatchHiReg)
<a name="l00294"></a>00294 
<a name="l00295"></a>00295 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(PerfCntCtlReg)
<a name="l00296"></a>00296     Bitfield&lt;31&gt;    m;
<a name="l00297"></a>00297     Bitfield&lt;30&gt;    w;
<a name="l00298"></a>00298     <span class="comment">// Bits 29-11 are zeros</span>
<a name="l00299"></a>00299     Bitfield&lt;10, 5&gt; <a class="code" href="namespaceMipsISA.html#aa3b803f4777161a2825178dabfb154f0">event</a>;
<a name="l00300"></a>00300     Bitfield&lt;4&gt;     ie;
<a name="l00301"></a>00301     Bitfield&lt;3&gt;     <a class="code" href="namespaceMipsISA.html#a2fc27c327acf2caaf8abc0ce0bd17aa7">u</a>;
<a name="l00302"></a>00302     Bitfield&lt;2&gt;     <a class="code" href="namespaceMipsISA.html#a209620662d8286467e6fb5140ec75e11">s</a>;
<a name="l00303"></a>00303     Bitfield&lt;1&gt;     <a class="code" href="namespaceMipsISA.html#aef5e9ad990297740e743c7dbff9b9749">k</a>;
<a name="l00304"></a>00304     Bitfield&lt;0&gt;     exl;
<a name="l00305"></a>00305 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(PerfCntCtlReg)
<a name="l00306"></a>00306 
<a name="l00307"></a>00307 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(CacheErrReg)
<a name="l00308"></a>00308     Bitfield&lt;31&gt;     er;
<a name="l00309"></a>00309     Bitfield&lt;30&gt;     <a class="code" href="namespaceMipsISA.html#aef9e65480f75513951d1cfe7127ce65f">ec</a>;
<a name="l00310"></a>00310     Bitfield&lt;29&gt;     <a class="code" href="namespaceMipsISA.html#a1a2490f62498ec38e66fd27cc2c499a7">ed</a>;
<a name="l00311"></a>00311     Bitfield&lt;28&gt;     <a class="code" href="namespaceMipsISA.html#a78bc981dd1b5ed8dd75a78683dd8edba">et</a>;
<a name="l00312"></a>00312     Bitfield&lt;27&gt;     <a class="code" href="namespaceMipsISA.html#aae6a38e5d8f3ef8bdc92464d6232e3ad">es</a>;
<a name="l00313"></a>00313     Bitfield&lt;26&gt;     <a class="code" href="namespaceMipsISA.html#a0ff44debc310542103aad8c214fa58f3">ee</a>;
<a name="l00314"></a>00314     Bitfield&lt;25&gt;     <a class="code" href="namespaceMipsISA.html#a1952cd079371dfb5d9c0a41929c2cb4d">eb</a>;
<a name="l00315"></a>00315     Bitfield&lt;24, 22&gt; impl;
<a name="l00316"></a>00316     Bitfield&lt;22, 0&gt;  <a class="code" href="namespaceMipsISA.html#ae6714ce3c5ef82205cecbd410556edf3">index</a>;
<a name="l00317"></a>00317 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(CacheErrReg)
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <a class="code" href="namespaceMipsISA.html#ab29959b11b97e2f28ab81dda7a828367">BitUnion32</a>(TagLoReg)
<a name="l00320"></a>00320     Bitfield&lt;31, 8&gt; <a class="code" href="namespaceMipsISA.html#aec41a80ee79251e407d41c00bc14224e">pTagLo</a>;
<a name="l00321"></a>00321     Bitfield&lt;7,  6&gt; <a class="code" href="namespaceMipsISA.html#a04ddba6de71af179f3d9c4bce608261c">pState</a>;
<a name="l00322"></a>00322     Bitfield&lt;5&gt;     <a class="code" href="namespaceMipsISA.html#a5818de049c10ffd7c1fea7d4dd69ed5c">l</a>;
<a name="l00323"></a>00323     Bitfield&lt;4,  3&gt; impl;
<a name="l00324"></a>00324     <span class="comment">// Bits 2-1 are zeros</span>
<a name="l00325"></a>00325     Bitfield&lt;0&gt;     p;
<a name="l00326"></a>00326 <a class="code" href="namespaceMipsISA.html#a74e5941d61677e3e49c387d644b057cb">EndBitUnion</a>(TagLoReg)
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 } <span class="comment">// namespace MipsISA</span>
<a name="l00329"></a>00329 
<a name="l00330"></a>00330 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
