
*** Running vivado
    with args -log blinky.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source blinky.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source blinky.tcl -notrace
Command: link_design -top blinky -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shubham/Vivado Exercises/Blinky/Blinky.srcs/constrs_1/new/blink.xdc]
Finished Parsing XDC File [/home/shubham/Vivado Exercises/Blinky/Blinky.srcs/constrs_1/new/blink.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.898 ; gain = 0.000 ; free physical = 1416 ; free virtual = 7471
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2376.898 ; gain = 983.895 ; free physical = 1416 ; free virtual = 7471
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2448.934 ; gain = 64.031 ; free physical = 1404 ; free virtual = 7459

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15f7910b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2464.934 ; gain = 16.000 ; free physical = 1220 ; free virtual = 7276

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135a17d30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 135a17d30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17b041491

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 17b041491

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 83350112

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 83350112

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209
Ending Logic Optimization Task | Checksum: 83350112

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1154 ; free virtual = 7209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 83350112

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7208

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 83350112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7208

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7208
Ending Netlist Obfuscation Task | Checksum: 83350112

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7208
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2541.934 ; gain = 165.035 ; free physical = 1153 ; free virtual = 7208
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.934 ; gain = 0.000 ; free physical = 1153 ; free virtual = 7208
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2573.949 ; gain = 0.000 ; free physical = 1148 ; free virtual = 7206
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2573.949 ; gain = 0.000 ; free physical = 1149 ; free virtual = 7208
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/blinky_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file blinky_drc_opted.rpt -pb blinky_drc_opted.pb -rpx blinky_drc_opted.rpx
Command: report_drc -file blinky_drc_opted.rpt -pb blinky_drc_opted.pb -rpx blinky_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/blinky_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.988 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7178
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6236168c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2653.988 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7178
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2653.988 ; gain = 0.000 ; free physical = 1122 ; free virtual = 7178

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2b3e176

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2653.988 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7169

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10d7fc331

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2970.863 ; gain = 316.875 ; free physical = 736 ; free virtual = 6792

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10d7fc331

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2970.863 ; gain = 316.875 ; free physical = 736 ; free virtual = 6792
Phase 1 Placer Initialization | Checksum: 10d7fc331

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2970.863 ; gain = 316.875 ; free physical = 736 ; free virtual = 6792

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cc9cabbd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 3009.070 ; gain = 355.082 ; free physical = 670 ; free virtual = 6727
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: efe01172

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 662 ; free virtual = 6719

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: efe01172

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 662 ; free virtual = 6720

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 115570d55

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 660 ; free virtual = 6718

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13940e7a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 659 ; free virtual = 6717

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1310edaf7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 654 ; free virtual = 6712

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1019b6ff0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 652 ; free virtual = 6710

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 148bbb078

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 631 ; free virtual = 6690

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 177bfb178

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 651 ; free virtual = 6709

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 177bfb178

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 650 ; free virtual = 6708

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 177bfb178

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 650 ; free virtual = 6708
Phase 3 Detail Placement | Checksum: 177bfb178

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 650 ; free virtual = 6708

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 177bfb178

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 650 ; free virtual = 6708

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 177bfb178

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 661 ; free virtual = 6719
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.379 ; gain = 0.000 ; free physical = 629 ; free virtual = 6687

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 194cab690

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 629 ; free virtual = 6687

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.379 ; gain = 0.000 ; free physical = 629 ; free virtual = 6687
Phase 4.4 Final Placement Cleanup | Checksum: 21b6d4c9a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 629 ; free virtual = 6687
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21b6d4c9a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 629 ; free virtual = 6687
Ending Placer Task | Checksum: 11da1dcc1

Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 701 ; free virtual = 6759
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3114.379 ; gain = 460.391 ; free physical = 701 ; free virtual = 6759
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.379 ; gain = 0.000 ; free physical = 701 ; free virtual = 6759
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.379 ; gain = 0.000 ; free physical = 696 ; free virtual = 6758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.379 ; gain = 0.000 ; free physical = 698 ; free virtual = 6760
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/blinky_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file blinky_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3114.379 ; gain = 0.000 ; free physical = 675 ; free virtual = 6734
INFO: [runtcl-4] Executing : report_utilization -file blinky_utilization_placed.rpt -pb blinky_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blinky_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3116.758 ; gain = 0.000 ; free physical = 700 ; free virtual = 6759
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2d027920 ConstDB: 0 ShapeSum: d3945e89 RouteDB: 1d0b0518

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1e06054f9

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3465.840 ; gain = 333.074 ; free physical = 422 ; free virtual = 6481
Post Restoration Checksum: NetGraph: 2c9fe102 NumContArr: 62787d8e Constraints: 87d36eac Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 116ebcd3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3500.211 ; gain = 367.445 ; free physical = 365 ; free virtual = 6424

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 116ebcd3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3500.211 ; gain = 367.445 ; free physical = 365 ; free virtual = 6424

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 20f7a7895

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3539.539 ; gain = 406.773 ; free physical = 356 ; free virtual = 6416
Phase 2 Router Initialization | Checksum: 20f7a7895

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3539.539 ; gain = 406.773 ; free physical = 355 ; free virtual = 6415

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1423d0b5b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 342 ; free virtual = 6401

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 16078b713

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 341 ; free virtual = 6401
Phase 4 Rip-up And Reroute | Checksum: 16078b713

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 341 ; free virtual = 6401

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1b0f67450

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 345 ; free virtual = 6404

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1b0f67450

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 345 ; free virtual = 6404
Phase 6 Post Hold Fix | Checksum: 1b0f67450

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 345 ; free virtual = 6404

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00137121 %
  Global Horizontal Routing Utilization  = 0.00176097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 5.6338%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.6872%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 9.61538%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 13.4615%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b0f67450

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 342 ; free virtual = 6402

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b0f67450

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 342 ; free virtual = 6402

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b0f67450

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 342 ; free virtual = 6401
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 3541.879 ; gain = 409.113 ; free physical = 418 ; free virtual = 6478

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3541.879 ; gain = 425.121 ; free physical = 418 ; free virtual = 6478
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.879 ; gain = 0.000 ; free physical = 418 ; free virtual = 6478
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3541.879 ; gain = 0.000 ; free physical = 415 ; free virtual = 6478
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3541.879 ; gain = 0.000 ; free physical = 415 ; free virtual = 6478
INFO: [Common 17-1381] The checkpoint '/home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/blinky_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file blinky_drc_routed.rpt -pb blinky_drc_routed.pb -rpx blinky_drc_routed.rpx
Command: report_drc -file blinky_drc_routed.rpt -pb blinky_drc_routed.pb -rpx blinky_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/blinky_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blinky_methodology_drc_routed.rpt -pb blinky_methodology_drc_routed.pb -rpx blinky_methodology_drc_routed.rpx
Command: report_methodology -file blinky_methodology_drc_routed.rpt -pb blinky_methodology_drc_routed.pb -rpx blinky_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/blinky_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blinky_power_routed.rpt -pb blinky_power_summary_routed.pb -rpx blinky_power_routed.rpx
Command: report_power -file blinky_power_routed.rpt -pb blinky_power_summary_routed.pb -rpx blinky_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blinky_route_status.rpt -pb blinky_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file blinky_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blinky_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blinky_bus_skew_routed.rpt -pb blinky_bus_skew_routed.pb -rpx blinky_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 00:45:54 2019...

*** Running vivado
    with args -log blinky.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source blinky.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source blinky.tcl -notrace
Command: open_checkpoint blinky_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1388.973 ; gain = 0.000 ; free physical = 2077 ; free virtual = 8138
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2385.898 ; gain = 1.000 ; free physical = 1039 ; free virtual = 7100
Restored from archive | CPU: 0.120000 secs | Memory: 1.086922 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2385.898 ; gain = 1.000 ; free physical = 1039 ; free virtual = 7100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2385.898 ; gain = 0.000 ; free physical = 1040 ; free virtual = 7101
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2385.898 ; gain = 996.926 ; free physical = 1039 ; free virtual = 7100
Command: write_bitstream -force blinky.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shubham/Xilinx2018.3/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blinky.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
sh: 1: cannot create /home/shubham/Vivado: Is a directory
INFO: [Common 17-186] '/home/shubham/Vivado Exercises/Blinky/Blinky.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Dec 23 00:47:51 2019. For additional details about this file, please refer to the WebTalk help file at /home/shubham/Xilinx2018.3/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:01:04 . Memory (MB): peak = 2857.172 ; gain = 471.273 ; free physical = 958 ; free virtual = 7045
INFO: [Common 17-206] Exiting Vivado at Mon Dec 23 00:47:51 2019...
