INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab_01.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftA
INFO: [VRFC 10-311] analyzing module shiftB
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/home/csap/Chula-CP-Courses/CU_HWlab/Lab_01.srcs/sim_1/new/testShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testShift
