// Seed: 3680532416
module module_0 ();
  tri0 id_1 = -1;
  assign module_3.type_2 = 0;
endmodule
module module_1;
  genvar id_1;
  wire id_2;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  always begin : LABEL_0
    id_1 = "" - id_2;
  end
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
  wire id_5, id_6, id_7;
endmodule
module module_3 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    output supply1 id_4
);
  parameter id_6 = 1'b0;
  module_0 modCall_1 ();
endmodule
