

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'
================================================================
* Date:           Wed Feb 26 23:19:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.423 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [filter_kernel.cpp:103]   --->   Operation 7 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filter_kernel.cpp:102]   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [filter_kernel.cpp:101]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 12 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 13 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_43 = alloca i32 1"   --->   Operation 14 'alloca' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bound67_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound67"   --->   Operation 15 'read' 'bound67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bound81_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound81"   --->   Operation 16 'read' 'bound81_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%channels_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %channels"   --->   Operation 17 'read' 'channels_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound67_cast = zext i63 %bound67_read"   --->   Operation 18 'zext' 'bound67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%cmp253849 = icmp_sgt  i32 %channels_read, i32 0"   --->   Operation 19 'icmp' 'cmp253849' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.14ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten99"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%store_ln101 = store i2 0, i2 %i" [filter_kernel.cpp:101]   --->   Operation 21 'store' 'store_ln101' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (1.14ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten75"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 23 [1/1] (1.14ns)   --->   "%store_ln102 = store i31 0, i31 %j" [filter_kernel.cpp:102]   --->   Operation 23 'store' 'store_ln102' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 24 [1/1] (1.14ns)   --->   "%store_ln103 = store i2 0, i2 %k" [filter_kernel.cpp:103]   --->   Operation 24 'store' 'store_ln103' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc116" [filter_kernel.cpp:101]   --->   Operation 25 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i64 %indvar_flatten75" [filter_kernel.cpp:102]   --->   Operation 26 'load' 'indvar_flatten75_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i64 %indvar_flatten99" [filter_kernel.cpp:101]   --->   Operation 27 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.64ns)   --->   "%icmp_ln101 = icmp_eq  i64 %indvar_flatten99_load, i64 %bound81_read" [filter_kernel.cpp:101]   --->   Operation 28 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (2.64ns)   --->   "%add_ln101 = add i64 %indvar_flatten99_load, i64 1" [filter_kernel.cpp:101]   --->   Operation 29 'add' 'add_ln101' <Predicate = true> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.64ns)   --->   "%icmp_ln102 = icmp_eq  i64 %indvar_flatten75_load, i64 %bound67_cast" [filter_kernel.cpp:102]   --->   Operation 30 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln101)> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.14ns)   --->   "%store_ln101 = store i64 %add_ln101, i64 %indvar_flatten99" [filter_kernel.cpp:101]   --->   Operation 31 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 1.14>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%k_1 = load i2 %k" [filter_kernel.cpp:103]   --->   Operation 32 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %k_1" [filter_kernel.cpp:103]   --->   Operation 33 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%icmp_ln103 = icmp_slt  i32 %zext_ln103, i32 %channels_read" [filter_kernel.cpp:103]   --->   Operation 34 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i31 %j" [filter_kernel.cpp:101]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln101 = select i1 %icmp_ln102, i31 0, i31 %j_load" [filter_kernel.cpp:101]   --->   Operation 36 'select' 'select_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln102)   --->   "%select_ln101_1 = select i1 %icmp_ln102, i2 0, i2 %k_1" [filter_kernel.cpp:101]   --->   Operation 37 'select' 'select_ln101_1' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln102_1)   --->   "%trunc_ln101 = trunc i31 %j_load" [filter_kernel.cpp:101]   --->   Operation 38 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln101 & !icmp_ln102)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln102_1)   --->   "%select_ln101_2 = select i1 %icmp_ln102, i11 0, i11 %trunc_ln101" [filter_kernel.cpp:101]   --->   Operation 39 'select' 'select_ln101_2' <Predicate = (!icmp_ln101)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.72ns)   --->   "%select_ln101_3 = select i1 %icmp_ln102, i1 %cmp253849, i1 %icmp_ln103" [filter_kernel.cpp:101]   --->   Operation 40 'select' 'select_ln101_3' <Predicate = (!icmp_ln101)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.89ns)   --->   "%add_ln102 = add i31 %select_ln101, i31 1" [filter_kernel.cpp:102]   --->   Operation 41 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln102 = select i1 %select_ln101_3, i2 %select_ln101_1, i2 0" [filter_kernel.cpp:102]   --->   Operation 42 'select' 'select_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln102_1)   --->   "%trunc_ln102 = trunc i31 %add_ln102" [filter_kernel.cpp:102]   --->   Operation 43 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln102_1 = select i1 %select_ln101_3, i11 %select_ln101_2, i11 %trunc_ln102" [filter_kernel.cpp:102]   --->   Operation 44 'select' 'select_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i11 %select_ln102_1" [filter_kernel.cpp:102]   --->   Operation 45 'zext' 'zext_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.62ns)   --->   "%select_ln102_2 = select i1 %select_ln101_3, i31 %select_ln101, i31 %add_ln102" [filter_kernel.cpp:102]   --->   Operation 46 'select' 'select_ln102_2' <Predicate = (!icmp_ln101)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.14ns)   --->   "%first_iter_2 = icmp_eq  i2 %select_ln102, i2 0" [filter_kernel.cpp:102]   --->   Operation 47 'icmp' 'first_iter_2' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%line_buffer_3_addr = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 48 'getelementptr' 'line_buffer_3_addr' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.41ns)   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:105]   --->   Operation 49 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%line_buffer_4_addr = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 50 'getelementptr' 'line_buffer_4_addr' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.41ns)   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:105]   --->   Operation 51 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%line_buffer_5_addr = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 52 'getelementptr' 'line_buffer_5_addr' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.41ns)   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:105]   --->   Operation 53 'load' 'line_buffer_5_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%line_buffer_6_addr = getelementptr i8 %line_buffer_6, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 54 'getelementptr' 'line_buffer_6_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%line_buffer_7_addr = getelementptr i8 %line_buffer_7, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 55 'getelementptr' 'line_buffer_7_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%line_buffer_8_addr = getelementptr i8 %line_buffer_8, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 56 'getelementptr' 'line_buffer_8_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (2.41ns)   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:102]   --->   Operation 57 'load' 'line_buffer_6_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 58 [2/2] (2.41ns)   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:102]   --->   Operation 58 'load' 'line_buffer_7_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 59 [2/2] (2.41ns)   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:102]   --->   Operation 59 'load' 'line_buffer_8_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_3 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln103 = add i2 %select_ln102, i2 1" [filter_kernel.cpp:103]   --->   Operation 60 'add' 'add_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i2 %add_ln103" [filter_kernel.cpp:103]   --->   Operation 61 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.91ns)   --->   "%icmp_ln103_1 = icmp_slt  i32 %zext_ln103_1, i32 %channels_read" [filter_kernel.cpp:103]   --->   Operation 62 'icmp' 'icmp_ln103_1' <Predicate = (!icmp_ln101)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103_1, void %last.iter.arrayidx11521.exit, void %new.latch.arrayidx11521.exit" [filter_kernel.cpp:103]   --->   Operation 63 'br' 'br_ln103' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %cmp253849, void %for.inc119, void %for.inc119.loopexit.split" [filter_kernel.cpp:103]   --->   Operation 64 'br' 'br_ln103' <Predicate = (!icmp_ln101 & !icmp_ln103_1)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln103 = br void %new.latch.arrayidx11521.exit" [filter_kernel.cpp:103]   --->   Operation 65 'br' 'br_ln103' <Predicate = (!icmp_ln101 & !icmp_ln103_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.14ns)   --->   "%store_ln102 = store i31 %select_ln102_2, i31 %j" [filter_kernel.cpp:102]   --->   Operation 66 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_3 : Operation 67 [1/1] (1.14ns)   --->   "%store_ln103 = store i2 %add_ln103, i2 %k" [filter_kernel.cpp:103]   --->   Operation 67 'store' 'store_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.14>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_load9 = load i8 %empty"   --->   Operation 68 'load' 'p_load9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_load8 = load i8 %empty_42"   --->   Operation 69 'load' 'p_load8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_43"   --->   Operation 70 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %for.inc122, void %VITIS_LOOP_119_10.lr.ph.loopexit.exitStub" [filter_kernel.cpp:101]   --->   Operation 71 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%i_load = load i2 %i"   --->   Operation 72 'load' 'i_load' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.14ns)   --->   "%indvars_iv_next76 = add i2 %i_load, i2 1"   --->   Operation 73 'add' 'indvars_iv_next76' <Predicate = (!icmp_ln101 & icmp_ln102)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.72ns)   --->   "%select_ln101_4 = select i1 %icmp_ln102, i2 %indvars_iv_next76, i2 %i_load" [filter_kernel.cpp:101]   --->   Operation 75 'select' 'select_ln101_4' <Predicate = (!icmp_ln101)> <Delay = 0.72> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.14ns)   --->   "%br_ln103 = br i1 %first_iter_2, void %for.inc116.split, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:103]   --->   Operation 76 'br' 'br_ln103' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_4 : Operation 77 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_3_load = load i11 %line_buffer_3_addr" [filter_kernel.cpp:105]   --->   Operation 77 'load' 'line_buffer_3_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 78 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_4_load = load i11 %line_buffer_4_addr" [filter_kernel.cpp:105]   --->   Operation 78 'load' 'line_buffer_4_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 79 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_5_load = load i11 %line_buffer_5_addr" [filter_kernel.cpp:105]   --->   Operation 79 'load' 'line_buffer_5_load' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 80 [1/1] (1.14ns)   --->   "%br_ln103 = br void %for.inc116.split" [filter_kernel.cpp:103]   --->   Operation 80 'br' 'br_ln103' <Predicate = (!icmp_ln101 & first_iter_2)> <Delay = 1.14>
ST_4 : Operation 81 [1/1] (1.14ns)   --->   "%cond = icmp_eq  i2 %select_ln101_4, i2 0" [filter_kernel.cpp:101]   --->   Operation 81 'icmp' 'cond' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.14ns)   --->   "%empty_47 = icmp_eq  i2 %select_ln101_4, i2 1" [filter_kernel.cpp:101]   --->   Operation 82 'icmp' 'empty_47' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_6_load = load i11 %line_buffer_6_addr" [filter_kernel.cpp:102]   --->   Operation 83 'load' 'line_buffer_6_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 84 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_7_load = load i11 %line_buffer_7_addr" [filter_kernel.cpp:102]   --->   Operation 84 'load' 'line_buffer_7_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 85 [1/2] ( I:2.41ns O:2.41ns )   --->   "%line_buffer_8_load = load i11 %line_buffer_8_addr" [filter_kernel.cpp:102]   --->   Operation 85 'load' 'line_buffer_8_load' <Predicate = (!icmp_ln101)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %cond, void %arrayidx11521.case.1, void %arrayidx11521.case.0" [filter_kernel.cpp:105]   --->   Operation 86 'br' 'br_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.14ns)   --->   "%switch_ln105 = switch i2 %select_ln102, void %arrayidx11521.case.2, i2 0, void %arrayidx11521.case.0140, i2 1, void %arrayidx11521.case.1141" [filter_kernel.cpp:105]   --->   Operation 87 'switch' 'switch_ln105' <Predicate = (!icmp_ln101 & cond)> <Delay = 1.14>
ST_4 : Operation 88 [1/1] (2.64ns)   --->   "%add_ln102_1 = add i64 %indvar_flatten75_load, i64 1" [filter_kernel.cpp:102]   --->   Operation 88 'add' 'add_ln102_1' <Predicate = (!icmp_ln101 & !icmp_ln102)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.14ns)   --->   "%select_ln102_3 = select i1 %icmp_ln102, i64 1, i64 %add_ln102_1" [filter_kernel.cpp:102]   --->   Operation 89 'select' 'select_ln102_3' <Predicate = (!icmp_ln101)> <Delay = 1.14> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.14ns)   --->   "%store_ln101 = store i2 %select_ln101_4, i2 %i" [filter_kernel.cpp:101]   --->   Operation 90 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_4 : Operation 91 [1/1] (1.14ns)   --->   "%store_ln102 = store i64 %select_ln102_3, i64 %indvar_flatten75" [filter_kernel.cpp:102]   --->   Operation 91 'store' 'store_ln102' <Predicate = (!icmp_ln101)> <Delay = 1.14>
ST_4 : Operation 126 [1/1] (1.14ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln101)> <Delay = 1.14>

State 5 <SV = 4> <Delay = 5.64>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%line_buffer_3_load25 = phi i8 %p_load9, void %for.inc122, i8 %line_buffer_3_load, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:105]   --->   Operation 92 'phi' 'line_buffer_3_load25' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%line_buffer_4_load24 = phi i8 %p_load8, void %for.inc122, i8 %line_buffer_4_load, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:105]   --->   Operation 93 'phi' 'line_buffer_4_load24' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_5_load23 = phi i8 %p_load, void %for.inc122, i8 %line_buffer_5_load, void %new.body.VITIS_LOOP_103_9" [filter_kernel.cpp:105]   --->   Operation 94 'phi' 'line_buffer_5_load23' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i8 %line_buffer, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 95 'getelementptr' 'line_buffer_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i8 %line_buffer_1, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 96 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i8 %line_buffer_2, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 97 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [filter_kernel.cpp:104]   --->   Operation 98 'specpipeline' 'specpipeline_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.14ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_3_load25, i2 1, i8 %line_buffer_4_load24, i2 2, i8 %line_buffer_5_load23, i8 0, i2 %select_ln102" [filter_kernel.cpp:105]   --->   Operation 99 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln101 & !empty_47)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.14ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %line_buffer_6_load, i2 1, i8 %line_buffer_7_load, i2 2, i8 %line_buffer_8_load, i8 0, i2 %select_ln102" [filter_kernel.cpp:105]   --->   Operation 100 'sparsemux' 'tmp_9' <Predicate = (!icmp_ln101 & empty_47)> <Delay = 1.14> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.93ns)   --->   "%select_ln105 = select i1 %empty_47, i8 %tmp_9, i8 %tmp_s" [filter_kernel.cpp:105]   --->   Operation 101 'select' 'select_ln105' <Predicate = (!icmp_ln101)> <Delay = 0.93> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.14ns)   --->   "%switch_ln105 = switch i2 %select_ln102, void %arrayidx11521.case.2146, i2 0, void %arrayidx11521.case.0144, i2 1, void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 102 'switch' 'switch_ln105' <Predicate = (!icmp_ln101 & !cond)> <Delay = 1.14>
ST_5 : Operation 103 [1/1] (1.14ns)   --->   "%br_ln105 = br void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 103 'br' 'br_ln105' <Predicate = (!icmp_ln101 & !cond & select_ln102 == 0)> <Delay = 1.14>
ST_5 : Operation 104 [1/1] (1.14ns)   --->   "%br_ln105 = br void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 104 'br' 'br_ln105' <Predicate = (!icmp_ln101 & !cond & select_ln102 != 0 & select_ln102 != 1)> <Delay = 1.14>
ST_5 : Operation 105 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %select_ln105, i11 %line_buffer_1_addr" [filter_kernel.cpp:105]   --->   Operation 105 'store' 'store_ln105' <Predicate = (cond & select_ln102 == 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx11521.exit139" [filter_kernel.cpp:105]   --->   Operation 106 'br' 'br_ln105' <Predicate = (cond & select_ln102 == 1)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %select_ln105, i11 %line_buffer_addr" [filter_kernel.cpp:105]   --->   Operation 107 'store' 'store_ln105' <Predicate = (cond & select_ln102 == 0)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx11521.exit139" [filter_kernel.cpp:105]   --->   Operation 108 'br' 'br_ln105' <Predicate = (cond & select_ln102 == 0)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %select_ln105, i11 %line_buffer_2_addr" [filter_kernel.cpp:105]   --->   Operation 109 'store' 'store_ln105' <Predicate = (cond & select_ln102 != 0 & select_ln102 != 1)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln105 = br void %arrayidx11521.exit139" [filter_kernel.cpp:105]   --->   Operation 110 'br' 'br_ln105' <Predicate = (cond & select_ln102 != 0 & select_ln102 != 1)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.14ns)   --->   "%br_ln105 = br void %arrayidx11521.exit" [filter_kernel.cpp:105]   --->   Operation 111 'br' 'br_ln105' <Predicate = (!icmp_ln101 & cond)> <Delay = 1.14>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%empty_44 = phi i8 %line_buffer_5_load23, void %arrayidx11521.exit139, i8 %select_ln105, void %arrayidx11521.case.2146, i8 %line_buffer_5_load23, void %arrayidx11521.case.0144, i8 %line_buffer_5_load23, void %arrayidx11521.case.1" [filter_kernel.cpp:105]   --->   Operation 112 'phi' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%empty_45 = phi i8 %line_buffer_4_load24, void %arrayidx11521.exit139, i8 %line_buffer_4_load24, void %arrayidx11521.case.2146, i8 %line_buffer_4_load24, void %arrayidx11521.case.0144, i8 %select_ln105, void %arrayidx11521.case.1" [filter_kernel.cpp:105]   --->   Operation 113 'phi' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%empty_46 = phi i8 %line_buffer_3_load25, void %arrayidx11521.exit139, i8 %line_buffer_3_load25, void %arrayidx11521.case.2146, i8 %select_ln105, void %arrayidx11521.case.0144, i8 %line_buffer_3_load25, void %arrayidx11521.case.1" [filter_kernel.cpp:105]   --->   Operation 114 'phi' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%line_buffer_3_addr_1 = getelementptr i8 %line_buffer_3, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 115 'getelementptr' 'line_buffer_3_addr_1' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %empty_46, i11 %line_buffer_3_addr_1" [filter_kernel.cpp:105]   --->   Operation 116 'store' 'store_ln105' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%line_buffer_4_addr_1 = getelementptr i8 %line_buffer_4, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 117 'getelementptr' 'line_buffer_4_addr_1' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %empty_45, i11 %line_buffer_4_addr_1" [filter_kernel.cpp:105]   --->   Operation 118 'store' 'store_ln105' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%line_buffer_5_addr_1 = getelementptr i8 %line_buffer_5, i64 0, i64 %zext_ln102" [filter_kernel.cpp:102]   --->   Operation 119 'getelementptr' 'line_buffer_5_addr_1' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] ( I:2.41ns O:2.41ns )   --->   "%store_ln105 = store i8 %empty_44, i11 %line_buffer_5_addr_1" [filter_kernel.cpp:105]   --->   Operation 120 'store' 'store_ln105' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc119" [filter_kernel.cpp:102]   --->   Operation 121 'br' 'br_ln102' <Predicate = (!icmp_ln103_1 & cmp253849)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln105 = store i8 %empty_44, i8 %empty_43" [filter_kernel.cpp:105]   --->   Operation 122 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln105 = store i8 %empty_45, i8 %empty_42" [filter_kernel.cpp:105]   --->   Operation 123 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln105 = store i8 %empty_46, i8 %empty" [filter_kernel.cpp:105]   --->   Operation 124 'store' 'store_ln105' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc116" [filter_kernel.cpp:103]   --->   Operation 125 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.916ns
The critical path consists of the following:
	wire read operation ('channels_read') on port 'channels' [23]  (0.000 ns)
	'icmp' operation 1 bit ('cmp253849') [25]  (1.916 ns)

 <State 2>: 3.795ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten99_load', filter_kernel.cpp:101) on local variable 'indvar_flatten99' [35]  (0.000 ns)
	'add' operation 64 bit ('add_ln101', filter_kernel.cpp:101) [42]  (2.649 ns)
	'store' operation 0 bit ('store_ln101', filter_kernel.cpp:101) of variable 'add_ln101', filter_kernel.cpp:101 on local variable 'indvar_flatten99' [137]  (1.146 ns)

 <State 3>: 6.423ns
The critical path consists of the following:
	'load' operation 2 bit ('k', filter_kernel.cpp:103) on local variable 'k', filter_kernel.cpp:103 [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln103', filter_kernel.cpp:103) [40]  (1.916 ns)
	'select' operation 1 bit ('select_ln101_3', filter_kernel.cpp:101) [54]  (0.723 ns)
	'select' operation 2 bit ('select_ln102', filter_kernel.cpp:102) [57]  (0.723 ns)
	'add' operation 2 bit ('add_ln103', filter_kernel.cpp:103) [115]  (1.145 ns)
	'icmp' operation 1 bit ('icmp_ln103_1', filter_kernel.cpp:103) [117]  (1.916 ns)

 <State 4>: 4.938ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln102_1', filter_kernel.cpp:102) [132]  (2.649 ns)
	'select' operation 64 bit ('select_ln102_3', filter_kernel.cpp:102) [133]  (1.143 ns)
	'store' operation 0 bit ('store_ln102', filter_kernel.cpp:102) of variable 'select_ln102_3', filter_kernel.cpp:102 on local variable 'indvar_flatten75' [139]  (1.146 ns)

 <State 5>: 5.640ns
The critical path consists of the following:
	'phi' operation 8 bit ('line_buffer_3_load25', filter_kernel.cpp:105) with incoming values : ('p_load9') ('line_buffer_3_load', filter_kernel.cpp:105) [73]  (0.000 ns)
	'sparsemux' operation 8 bit ('tmp_s', filter_kernel.cpp:105) [88]  (1.146 ns)
	'select' operation 8 bit ('select_ln105', filter_kernel.cpp:105) [90]  (0.931 ns)
	multiplexor before 'phi' operation 8 bit ('empty_46', filter_kernel.cpp:105) with incoming values : ('p_load9') ('line_buffer_3_load', filter_kernel.cpp:105) ('select_ln105', filter_kernel.cpp:105) [114]  (1.146 ns)
	'phi' operation 8 bit ('empty_46', filter_kernel.cpp:105) with incoming values : ('p_load9') ('line_buffer_3_load', filter_kernel.cpp:105) ('select_ln105', filter_kernel.cpp:105) [114]  (0.000 ns)
	'store' operation 0 bit ('store_ln105', filter_kernel.cpp:105) of variable 'empty_46', filter_kernel.cpp:105 on array 'line_buffer_3' [123]  (2.417 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
