This project is an investigation into the effectiveness and shortcomings of the memory hierarchy on processor architectures.

The specification of the project is as follows:

32 Bit Von Neumann Architecture
Multi-Cycle CPU
Memory Components:
	- Memory Controller
	- Memory Management Unit
	- Translation Lookaside Buffer
	- L2 Cache
	- Main Memory
	- I/O Buffer
	- Magnetic Disk