#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0x5590ba1230 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x5590bc5c70_0 .var "CLK", 0 0;
v0x5590bc5d30_0 .net "MemtoRegOut", 63 0, L_0x5590bc7170;  1 drivers
v0x5590bc5e40_0 .var "Reset_L", 0 0;
v0x5590bc5ee0_0 .net "currentPC", 63 0, v0x5590bc4af0_0;  1 drivers
v0x5590bc5f80_0 .var "passed", 7 0;
v0x5590bc6090_0 .var "startPC", 63 0;
v0x5590bc6150_0 .var "watchdog", 15 0;
E_0x5590b67d50 .event edge, v0x5590bc6150_0;
S_0x5590b47a60 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x5590ba1230;
 .timescale -9 -12;
v0x5590ba09b0_0 .var "numTests", 7 0;
v0x5590ba0f10_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x5590ba0f10_0;
    %load/vec4 v0x5590ba09b0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x5590ba0f10_0, v0x5590ba09b0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x5590bbf7d0 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x5590ba1230;
 .timescale -9 -12;
v0x5590ba1100_0 .var "actualOut", 63 0;
v0x5590ba2b50_0 .var "expectedOut", 63 0;
v0x5590ba2d10_0 .var "passed", 7 0;
v0x5590b9f030_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x5590ba1100_0;
    %load/vec4 v0x5590ba2b50_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x5590b9f030_0 {0 0 0};
    %load/vec4 v0x5590ba2d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5590ba2d10_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x5590b9f030_0, v0x5590ba1100_0, v0x5590ba2b50_0 {0 0 0};
T_1.3 ;
    %end;
S_0x5590bbfa60 .scope module, "uut" "singlecycle" 2 46, 3 3 0, S_0x5590ba1230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "MemtoRegOut";
    .port_info 4 /INPUT 1 "CLK";
v0x5590bc4310_0 .net "ALUMuxOut", 63 0, L_0x5590bc6fe0;  1 drivers
v0x5590bc4400_0 .net "CLK", 0 0, v0x5590bc5c70_0;  1 drivers
v0x5590bc44f0_0 .net "MemtoRegOut", 63 0, L_0x5590bc7170;  alias, 1 drivers
v0x5590bc45c0_0 .net *"_ivl_5", 4 0, L_0x5590bc6460;  1 drivers
v0x5590bc4660_0 .net *"_ivl_7", 4 0, L_0x5590bc6500;  1 drivers
v0x5590bc4790_0 .net "aluctrl", 3 0, v0x5590bc3330_0;  1 drivers
v0x5590bc48a0_0 .net "aluout", 63 0, v0x5590bc0160_0;  1 drivers
v0x5590bc49b0_0 .net "alusrc", 0 0, v0x5590bc3440_0;  1 drivers
v0x5590bc4a50_0 .net "branch", 0 0, v0x5590bc34e0_0;  1 drivers
v0x5590bc4af0_0 .var "currentpc", 63 0;
v0x5590bc4be0_0 .net "datamemout", 63 0, v0x5590bc0da0_0;  1 drivers
v0x5590bc4ca0_0 .net "extimm", 63 0, v0x5590bc2d50_0;  1 drivers
v0x5590bc4d90_0 .net "instruction", 31 0, v0x5590bc41f0_0;  1 drivers
v0x5590bc4e50_0 .net "mem2reg", 0 0, v0x5590bc35e0_0;  1 drivers
v0x5590bc4ef0_0 .net "memread", 0 0, v0x5590bc3680_0;  1 drivers
v0x5590bc4fe0_0 .net "memwrite", 0 0, v0x5590bc3770_0;  1 drivers
v0x5590bc50d0_0 .net "nextpc", 63 0, v0x5590bc1660_0;  1 drivers
v0x5590bc5170_0 .net "opcode", 10 0, L_0x5590bc6760;  1 drivers
v0x5590bc5210_0 .net "rd", 4 0, L_0x5590bc6210;  1 drivers
v0x5590bc52b0_0 .net "reg2loc", 0 0, v0x5590bc38e0_0;  1 drivers
v0x5590bc5350_0 .net "regoutA", 63 0, L_0x5590ba0890;  1 drivers
v0x5590bc5440_0 .net "regoutB", 63 0, L_0x5590ba0d70;  1 drivers
v0x5590bc5530_0 .net "regwrite", 0 0, v0x5590bc3980_0;  1 drivers
v0x5590bc5620_0 .net "resetl", 0 0, v0x5590bc5e40_0;  1 drivers
v0x5590bc56c0_0 .net "rm", 4 0, L_0x5590bc6370;  1 drivers
v0x5590bc5780_0 .net "rn", 4 0, L_0x5590bc65d0;  1 drivers
v0x5590bc5820_0 .net "signop", 2 0, v0x5590bc3a50_0;  1 drivers
v0x5590bc5910_0 .net "startpc", 63 0, v0x5590bc6090_0;  1 drivers
v0x5590bc59f0_0 .net "uncond_branch", 0 0, v0x5590bc3b20_0;  1 drivers
v0x5590bc5ae0_0 .net "zero", 0 0, v0x5590bc0240_0;  1 drivers
L_0x5590bc6210 .part v0x5590bc41f0_0, 0, 5;
L_0x5590bc6370 .part v0x5590bc41f0_0, 5, 5;
L_0x5590bc6460 .part v0x5590bc41f0_0, 0, 5;
L_0x5590bc6500 .part v0x5590bc41f0_0, 16, 5;
L_0x5590bc65d0 .functor MUXZ 5, L_0x5590bc6500, L_0x5590bc6460, v0x5590bc38e0_0, C4<>;
L_0x5590bc6760 .part v0x5590bc41f0_0, 21, 11;
L_0x5590bc6f40 .part v0x5590bc41f0_0, 0, 26;
L_0x5590bc6fe0 .functor MUXZ 64, L_0x5590ba0d70, v0x5590bc2d50_0, v0x5590bc3440_0, C4<>;
L_0x5590bc7170 .functor MUXZ 64, v0x5590bc0160_0, v0x5590bc0da0_0, v0x5590bc35e0_0, C4<>;
S_0x5590bbfcc0 .scope module, "ALU" "ALU" 3 120, 4 8 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5590b9b8a0_0 .net "ALUCtrl", 3 0, v0x5590bc3330_0;  alias, 1 drivers
v0x5590bbffc0_0 .net "BusA", 63 0, L_0x5590ba0890;  alias, 1 drivers
v0x5590bc00a0_0 .net "BusB", 63 0, L_0x5590bc6fe0;  alias, 1 drivers
v0x5590bc0160_0 .var "BusW", 63 0;
v0x5590bc0240_0 .var "Zero", 0 0;
E_0x5590b67ee0 .event edge, v0x5590bc00a0_0, v0x5590bbffc0_0, v0x5590b9b8a0_0;
S_0x5590bc03f0 .scope module, "DataMemory" "DataMemory" 3 131, 5 5 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x5590bc0a90_0 .net "Address", 63 0, v0x5590bc0160_0;  alias, 1 drivers
v0x5590bc0b70_0 .net "Clock", 0 0, v0x5590bc5c70_0;  alias, 1 drivers
v0x5590bc0c10_0 .net "MemoryRead", 0 0, v0x5590bc3680_0;  alias, 1 drivers
v0x5590bc0ce0_0 .net "MemoryWrite", 0 0, v0x5590bc3770_0;  alias, 1 drivers
v0x5590bc0da0_0 .var "ReadData", 63 0;
v0x5590bc0ed0_0 .net "WriteData", 63 0, L_0x5590ba0d70;  alias, 1 drivers
v0x5590bc0fb0 .array "memBank", 0 1023, 7 0;
E_0x5590b682d0 .event posedge, v0x5590bc0b70_0;
S_0x5590bc06b0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x5590bc03f0;
 .timescale -9 -12;
v0x5590bc08b0_0 .var "addr", 63 0;
v0x5590bc09b0_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x5590bc08b0_0;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %load/vec4 v0x5590bc09b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5590bc08b0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x5590bc0fb0, 4, 0;
    %end;
S_0x5590bc1130 .scope module, "NextPClogic" "NextPClogic" 3 108, 6 1 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0x5590bc13e0_0 .net "ALUZero", 0 0, v0x5590bc0240_0;  alias, 1 drivers
v0x5590bc14d0_0 .net "Branch", 0 0, v0x5590bc34e0_0;  alias, 1 drivers
v0x5590bc1570_0 .net "CurrentPC", 63 0, v0x5590bc4af0_0;  alias, 1 drivers
v0x5590bc1660_0 .var "NextPC", 63 0;
v0x5590bc1740_0 .net "SignExtImm64", 63 0, v0x5590bc2d50_0;  alias, 1 drivers
v0x5590bc1870_0 .net "Uncondbranch", 0 0, v0x5590bc3b20_0;  alias, 1 drivers
E_0x5590ba47f0/0 .event edge, v0x5590bc14d0_0, v0x5590bc1870_0, v0x5590bc0240_0, v0x5590bc1570_0;
E_0x5590ba47f0/1 .event edge, v0x5590bc1740_0;
E_0x5590ba47f0 .event/or E_0x5590ba47f0/0, E_0x5590ba47f0/1;
S_0x5590bc1a30 .scope module, "RegisterFile" "RegisterFile" 3 89, 7 3 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x5590ba0890/d .functor BUFZ 64, L_0x5590bc6890, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5590ba0890 .delay 64 (2000,2000,2000) L_0x5590ba0890/d;
L_0x5590ba0d70/d .functor BUFZ 64, L_0x5590bc6c70, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x5590ba0d70 .delay 64 (2000,2000,2000) L_0x5590ba0d70/d;
v0x5590bc1ca0_0 .net "BusA", 63 0, L_0x5590ba0890;  alias, 1 drivers
v0x5590bc1d80_0 .net "BusB", 63 0, L_0x5590ba0d70;  alias, 1 drivers
v0x5590bc1e50_0 .net "BusW", 63 0, L_0x5590bc7170;  alias, 1 drivers
v0x5590bc1f20_0 .net "Clk", 0 0, v0x5590bc5c70_0;  alias, 1 drivers
v0x5590bc1ff0_0 .net "RA", 4 0, L_0x5590bc6370;  alias, 1 drivers
v0x5590bc2100_0 .net "RB", 4 0, L_0x5590bc65d0;  alias, 1 drivers
v0x5590bc21e0_0 .net "RW", 4 0, L_0x5590bc6210;  alias, 1 drivers
v0x5590bc22c0_0 .net "RegWr", 0 0, v0x5590bc3980_0;  alias, 1 drivers
v0x5590bc2380_0 .net *"_ivl_0", 63 0, L_0x5590bc6890;  1 drivers
v0x5590bc2460_0 .net *"_ivl_10", 6 0, L_0x5590bc6d10;  1 drivers
L_0x7f914be060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5590bc2540_0 .net *"_ivl_13", 1 0, L_0x7f914be060;  1 drivers
v0x5590bc2620_0 .net *"_ivl_2", 6 0, L_0x5590bc6930;  1 drivers
L_0x7f914be018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5590bc2700_0 .net *"_ivl_5", 1 0, L_0x7f914be018;  1 drivers
v0x5590bc27e0_0 .net *"_ivl_8", 63 0, L_0x5590bc6c70;  1 drivers
v0x5590bc28c0 .array "registers", 0 31, 63 0;
E_0x5590b67a80 .event negedge, v0x5590bc0b70_0;
L_0x5590bc6890 .array/port v0x5590bc28c0, L_0x5590bc6930;
L_0x5590bc6930 .concat [ 5 2 0 0], L_0x5590bc6370, L_0x7f914be018;
L_0x5590bc6c70 .array/port v0x5590bc28c0, L_0x5590bc6d10;
L_0x5590bc6d10 .concat [ 5 2 0 0], L_0x5590bc65d0, L_0x7f914be060;
S_0x5590bc2a80 .scope module, "SignExtender" "SignExtender" 3 101, 8 1 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm26";
    .port_info 2 /INPUT 3 "Ctrl";
v0x5590bc2d50_0 .var "BusImm", 63 0;
v0x5590bc2e30_0 .net "Ctrl", 2 0, v0x5590bc3a50_0;  alias, 1 drivers
v0x5590bc2ef0_0 .net "Imm26", 25 0, L_0x5590bc6f40;  1 drivers
v0x5590bc2fb0_0 .var "extBit", 0 0;
E_0x5590bc2cd0 .event edge, v0x5590bc2e30_0, v0x5590bc2ef0_0, v0x5590bc2fb0_0;
S_0x5590bc30f0 .scope module, "control" "control" 3 69, 9 19 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x5590bc3330_0 .var "aluop", 3 0;
v0x5590bc3440_0 .var "alusrc", 0 0;
v0x5590bc34e0_0 .var "branch", 0 0;
v0x5590bc35e0_0 .var "mem2reg", 0 0;
v0x5590bc3680_0 .var "memread", 0 0;
v0x5590bc3770_0 .var "memwrite", 0 0;
v0x5590bc3840_0 .net "opcode", 10 0, L_0x5590bc6760;  alias, 1 drivers
v0x5590bc38e0_0 .var "reg2loc", 0 0;
v0x5590bc3980_0 .var "regwrite", 0 0;
v0x5590bc3a50_0 .var "signop", 2 0;
v0x5590bc3b20_0 .var "uncond_branch", 0 0;
E_0x5590bc32d0 .event edge, v0x5590bc3840_0;
S_0x5590bc3d70 .scope module, "imem" "InstructionMemory" 3 64, 10 8 0, S_0x5590bbfa60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x5590ba00b0 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x5590ba00f0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x5590bc40e0_0 .net "Address", 63 0, v0x5590bc4af0_0;  alias, 1 drivers
v0x5590bc41f0_0 .var "Data", 31 0;
E_0x5590bc4060 .event edge, v0x5590bc1570_0;
    .scope S_0x5590bc3d70;
T_3 ;
    %wait E_0x5590bc4060;
    %load/vec4 v0x5590bc40e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 1073773577, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 3538044544, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 1610621961, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 3536506624, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 1610621961, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 3534968704, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 1610621961, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 3533430272, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 1610621961, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 4160914409, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 943883242, 0, 32;
    %store/vec4 v0x5590bc41f0_0, 0, 32;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5590bc30f0;
T_4 ;
    %wait E_0x5590bc32d0;
    %load/vec4 v0x5590bc3840_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc38e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3440_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5590bc35e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc34e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc3b20_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5590bc3330_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5590bc3a50_0, 0, 3;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5590bc1a30;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5590bc28c0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x5590bc1a30;
T_6 ;
    %wait E_0x5590b67a80;
    %load/vec4 v0x5590bc22c0_0;
    %load/vec4 v0x5590bc21e0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5590bc1e50_0;
    %load/vec4 v0x5590bc21e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc28c0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5590bc2a80;
T_7 ;
    %wait E_0x5590bc2cd0;
    %load/vec4 v0x5590bc2e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x5590bc2fb0_0, 0, 1;
    %load/vec4 v0x5590bc2fb0_0;
    %replicate 52;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x5590bc2fb0_0, 0, 1;
    %load/vec4 v0x5590bc2fb0_0;
    %replicate 55;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 1, 25, 6;
    %store/vec4 v0x5590bc2fb0_0, 0, 1;
    %load/vec4 v0x5590bc2fb0_0;
    %replicate 38;
    %load/vec4 v0x5590bc2ef0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x5590bc2fb0_0, 0, 1;
    %load/vec4 v0x5590bc2fb0_0;
    %replicate 45;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x5590bc2ef0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x5590bc2d50_0, 0, 64;
    %vpi_call 8 41 "$display", "immmm", v0x5590bc2ef0_0 {0 0 0};
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5590bc1130;
T_8 ;
    %wait E_0x5590ba47f0;
    %load/vec4 v0x5590bc14d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5590bc1870_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %load/vec4 v0x5590bc13e0_0;
    %load/vec4 v0x5590bc14d0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5590bc1870_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.2, 9;
    %load/vec4 v0x5590bc1570_0;
    %load/vec4 v0x5590bc1740_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x5590bc1660_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5590bc1570_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x5590bc1660_0, 0;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5590bc1570_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x5590bc1660_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5590bbfcc0;
T_9 ;
    %wait E_0x5590b67ee0;
    %load/vec4 v0x5590b9b8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x5590bbffc0_0;
    %load/vec4 v0x5590bc00a0_0;
    %and;
    %store/vec4 v0x5590bc0160_0, 0, 64;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x5590bbffc0_0;
    %load/vec4 v0x5590bc00a0_0;
    %or;
    %store/vec4 v0x5590bc0160_0, 0, 64;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5590bbffc0_0;
    %load/vec4 v0x5590bc00a0_0;
    %add;
    %store/vec4 v0x5590bc0160_0, 0, 64;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5590bbffc0_0;
    %load/vec4 v0x5590bc00a0_0;
    %sub;
    %store/vec4 v0x5590bc0160_0, 0, 64;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5590bc00a0_0;
    %store/vec4 v0x5590bc0160_0, 0, 64;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5590bc0160_0;
    %cmpi/ne 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %pad/s 1;
    %store/vec4 v0x5590bc0240_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5590bc03f0;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5590bc08b0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5590bc09b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5590bc06b0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x5590bc08b0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x5590bc09b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5590bc06b0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x5590bc08b0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x5590bc09b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5590bc06b0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x5590bc08b0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x5590bc09b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5590bc06b0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x5590bc08b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5590bc09b0_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x5590bc06b0;
    %join;
    %end;
    .thread T_10;
    .scope S_0x5590bc03f0;
T_11 ;
    %wait E_0x5590b682d0;
    %load/vec4 v0x5590bc0c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %ix/getv 4, v0x5590bc0a90_0;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x5590bc0fb0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5590bc0da0_0, 4, 5;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5590bc03f0;
T_12 ;
    %wait E_0x5590b682d0;
    %load/vec4 v0x5590bc0ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x5590bc0a90_0;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
    %load/vec4 v0x5590bc0ed0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5590bc0a90_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x5590bc0fb0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5590bbfa60;
T_13 ;
    %wait E_0x5590b67a80;
    %load/vec4 v0x5590bc5620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5590bc50d0_0;
    %assign/vec4 v0x5590bc4af0_0, 3000;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5590bc5910_0;
    %assign/vec4 v0x5590bc4af0_0, 3000;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5590ba1230;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x5590ba1230;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc5e40_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5590bc6090_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5590bc5f80_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5590bc6150_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc5e40_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5590bc6090_0, 0, 64;
    %wait E_0x5590b682d0;
    %wait E_0x5590b67a80;
    %wait E_0x5590b682d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5590bc5e40_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x5590bc5ee0_0;
    %cmpi/u 48, 0, 64;
    %jmp/0xz T_15.1, 5;
    %wait E_0x5590b682d0;
    %wait E_0x5590b67a80;
    %vpi_call 2 86 "$display", "CurrentPC:%h", v0x5590bc5ee0_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %load/vec4 v0x5590bc5d30_0;
    %store/vec4 v0x5590ba1100_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x5590ba2b50_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x5590b9f030_0, 0, 257;
    %load/vec4 v0x5590bc5f80_0;
    %store/vec4 v0x5590ba2d10_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5590bbf7d0;
    %join;
    %load/vec4 v0x5590ba2d10_0;
    %store/vec4 v0x5590bc5f80_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x5590bc5ee0_0;
    %cmpi/u 92, 0, 64;
    %jmp/0xz T_15.3, 5;
    %wait E_0x5590b682d0;
    %wait E_0x5590b67a80;
    %vpi_call 2 98 "$display", "CurrentPC:%h", v0x5590bc5ee0_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x5590bc5d30_0;
    %store/vec4 v0x5590ba1100_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x5590ba2b50_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x5590b9f030_0, 0, 257;
    %load/vec4 v0x5590bc5f80_0;
    %store/vec4 v0x5590ba2d10_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x5590bbf7d0;
    %join;
    %load/vec4 v0x5590ba2d10_0;
    %store/vec4 v0x5590bc5f80_0, 0, 8;
    %load/vec4 v0x5590bc5f80_0;
    %store/vec4 v0x5590ba0f10_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5590ba09b0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x5590b47a60;
    %join;
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5590ba1230;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5590bc5c70_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5590ba1230;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x5590bc5c70_0;
    %inv;
    %store/vec4 v0x5590bc5c70_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x5590bc5c70_0;
    %inv;
    %store/vec4 v0x5590bc5c70_0, 0, 1;
    %load/vec4 v0x5590bc6150_0;
    %addi 1, 0, 16;
    %store/vec4 v0x5590bc6150_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5590ba1230;
T_18 ;
    %wait E_0x5590b67d50;
    %load/vec4 v0x5590bc6150_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 124 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory.v";
