// Seed: 1984669669
module module_0;
  assign id_1 = 1;
  assign id_2 = id_1;
  parameter id_3 = 1;
  wire id_4;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wand id_5 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4, id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(id_3) id_1) id_4 = -1;
  logic [7:0][-1] id_5 = 1;
  always @(negedge id_2);
  wire id_6, id_7;
  wire id_8;
  wire id_9;
endmodule
