#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa38d4060a0 .scope module, "testbench" "testbench" 2 27;
 .timescale 0 0;
v0x7fa38d432ed0_0 .net "ALUOut_E", 31 0, v0x7fa38d4232b0_0;  1 drivers
v0x7fa38d432fc0_0 .net "ALUOut_M", 31 0, v0x7fa38d423950_0;  1 drivers
v0x7fa38d433050_0 .net "ALUOut_W", 31 0, v0x7fa38d426d70_0;  1 drivers
v0x7fa38d433120_0 .net "And_Input1", 31 0, v0x7fa38d4277f0_0;  1 drivers
v0x7fa38d4331f0_0 .net "And_Input2", 31 0, v0x7fa38d427d60_0;  1 drivers
v0x7fa38d433300_0 .net "BranchD", 0 0, v0x7fa38d42b100_0;  1 drivers
v0x7fa38d433390_0 .net "EX_D", 4 0, v0x7fa38d42b190_0;  1 drivers
v0x7fa38d433460_0 .net "EX_E", 4 0, v0x7fa38d424730_0;  1 drivers
v0x7fa38d4334f0_0 .net "EqualD", 0 0, v0x7fa38d430510_0;  1 drivers
v0x7fa38d433600_0 .net "FlushE", 0 0, v0x7fa38d42d9b0_0;  1 drivers
v0x7fa38d4336d0_0 .net "ForwardAD", 0 0, v0x7fa38d42da50_0;  1 drivers
v0x7fa38d4337a0_0 .net "ForwardAE", 1 0, v0x7fa38d42db20_0;  1 drivers
v0x7fa38d433870_0 .net "ForwardBD", 0 0, v0x7fa38d42dbd0_0;  1 drivers
v0x7fa38d433940_0 .net "ForwardBE", 1 0, v0x7fa38d42dca0_0;  1 drivers
v0x7fa38d433a10_0 .net "MEM_D", 1 0, v0x7fa38d42b2f0_0;  1 drivers
v0x7fa38d433aa0_0 .net "MEM_E", 1 0, v0x7fa38d4248e0_0;  1 drivers
v0x7fa38d433b70_0 .net "MEM_M", 1 0, v0x7fa38d423b50_0;  1 drivers
v0x7fa38d433d00_0 .net "Next_PC", 31 0, v0x7fa38d42fb60_0;  1 drivers
v0x7fa38d433d90_0 .net "PCBranch_D", 31 0, v0x7fa38d429fa0_0;  1 drivers
v0x7fa38d433e20_0 .net "PCPlus4_D", 31 0, v0x7fa38d425c90_0;  1 drivers
v0x7fa38d433eb0_0 .net "PCPlus4_F", 31 0, L_0x7fa38d436ce0;  1 drivers
L_0x10a39e008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_0x10a36ccf8 .resolv tri, v0x7fa38d42a930_0, L_0x10a39e008;
v0x7fa38d433f40_0 .net8 "PCSrc_D", 0 0, RS_0x10a36ccf8;  2 drivers
v0x7fa38d433fd0_0 .net "PC_D", 31 0, v0x7fa38d425af0_0;  1 drivers
v0x7fa38d434060_0 .net "PC_F", 31 0, v0x7fa38d428380_0;  1 drivers
v0x7fa38d434170_0 .net "RD1_D", 31 0, v0x7fa38d430ff0_0;  1 drivers
v0x7fa38d434200_0 .net "RD1_E", 31 0, v0x7fa38d424a60_0;  1 drivers
v0x7fa38d434290_0 .net "RD2_D", 31 0, v0x7fa38d4310c0_0;  1 drivers
v0x7fa38d434320_0 .net "RD2_E", 31 0, v0x7fa38d424bc0_0;  1 drivers
v0x7fa38d4343b0_0 .net "Rd_E", 4 0, v0x7fa38d424da0_0;  1 drivers
v0x7fa38d434480_0 .net "Result_W", 31 0, v0x7fa38d430100_0;  1 drivers
v0x7fa38d434590_0 .net "Rs_E", 4 0, v0x7fa38d424f00_0;  1 drivers
v0x7fa38d434620_0 .net "Rt_E", 4 0, v0x7fa38d425060_0;  1 drivers
v0x7fa38d4346b0_0 .net "SrcAE", 31 0, v0x7fa38d4293f0_0;  1 drivers
v0x7fa38d433c40_0 .net "SrcBE", 31 0, v0x7fa38d428d00_0;  1 drivers
v0x7fa38d434980_0 .net "StallD", 0 0, v0x7fa38d42e570_0;  1 drivers
v0x7fa38d434a50_0 .net "StallF", 0 0, v0x7fa38d42e600_0;  1 drivers
v0x7fa38d434b20_0 .net "WB_D", 1 0, v0x7fa38d42b6f0_0;  1 drivers
v0x7fa38d434bf0_0 .net "WB_E", 1 0, v0x7fa38d4253e0_0;  1 drivers
v0x7fa38d434cc0_0 .net "WB_M", 1 0, v0x7fa38d423cf0_0;  1 drivers
v0x7fa38d434d90_0 .net "WB_W", 1 0, v0x7fa38d427060_0;  1 drivers
v0x7fa38d434e20_0 .net "WriteData_E", 31 0, v0x7fa38d429a70_0;  1 drivers
L_0x10a39e128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7fa38d434eb0_0 .net/2u *"_s20", 31 0, L_0x10a39e128;  1 drivers
v0x7fa38d434f40_0 .net "a0", 31 0, L_0x7fa38d436ed0;  1 drivers
v0x7fa38d435010_0 .net "branch_mux_out", 31 0, v0x7fa38d42a530_0;  1 drivers
v0x7fa38d4350e0_0 .var "clk", 0 0;
v0x7fa38d435270_0 .net "instr_D", 31 0, v0x7fa38d425970_0;  1 drivers
v0x7fa38d435300_0 .net "instr_F", 31 0, v0x7fa38d42f020_0;  1 drivers
v0x7fa38d435390_0 .net "jal_control", 0 0, v0x7fa38d42b840_0;  1 drivers
v0x7fa38d435460_0 .net "jrMux_out", 31 0, v0x7fa38d42f5c0_0;  1 drivers
v0x7fa38d435530_0 .net "jr_control", 0 0, v0x7fa38d42b8e0_0;  1 drivers
v0x7fa38d435600_0 .net "jump", 0 0, v0x7fa38d42b220_0;  1 drivers
v0x7fa38d4356d0_0 .net "jumpAddr", 31 0, L_0x7fa38d436b90;  1 drivers
v0x7fa38d4357a0_0 .net "number_instructions", 31 0, v0x7fa38d42f0e0_0;  1 drivers
v0x7fa38d435870_0 .net "ra", 31 0, L_0x7fa38d436f40;  1 drivers
v0x7fa38d435940_0 .net "readData_M", 31 0, v0x7fa38d42d1b0_0;  1 drivers
v0x7fa38d435a10_0 .net "readData_W", 31 0, v0x7fa38d426ed0_0;  1 drivers
v0x7fa38d435ae0_0 .net "signImm_D", 31 0, v0x7fa38d432750_0;  1 drivers
v0x7fa38d435b70_0 .net "signImm_E", 31 0, v0x7fa38d4251c0_0;  1 drivers
v0x7fa38d435c40_0 .net "stat_control", 0 0, v0x7fa38d432b90_0;  1 drivers
v0x7fa38d435d10_0 .net "syscall_control", 0 0, v0x7fa38d42b980_0;  1 drivers
v0x7fa38d435da0_0 .net "sysstall", 0 0, v0x7fa38d42ea30_0;  1 drivers
v0x7fa38d435e70_0 .net "v0", 31 0, L_0x7fa38d436e60;  1 drivers
v0x7fa38d435f40_0 .net "writeData_M", 31 0, v0x7fa38d423e50_0;  1 drivers
v0x7fa38d436010_0 .net "writeReg_E", 4 0, v0x7fa38d431e00_0;  1 drivers
v0x7fa38d4360a0_0 .net "writeReg_M", 4 0, v0x7fa38d424010_0;  1 drivers
v0x7fa38d434740_0 .net "writeReg_W", 4 0, v0x7fa38d4271c0_0;  1 drivers
L_0x7fa38d434850 .part v0x7fa38d4248e0_0, 0, 1;
L_0x7fa38d436130 .part v0x7fa38d4253e0_0, 0, 1;
L_0x7fa38d4361d0 .part v0x7fa38d4253e0_0, 1, 1;
L_0x7fa38d4362f0 .part v0x7fa38d423b50_0, 0, 1;
L_0x7fa38d436390 .part v0x7fa38d423cf0_0, 0, 1;
L_0x7fa38d436430 .part v0x7fa38d423cf0_0, 1, 1;
L_0x7fa38d436550 .part v0x7fa38d427060_0, 1, 1;
L_0x7fa38d4365f0 .part v0x7fa38d425970_0, 21, 5;
L_0x7fa38d436690 .part v0x7fa38d425970_0, 16, 5;
L_0x7fa38d436ff0 .arith/sum 32, v0x7fa38d425af0_0, L_0x10a39e128;
L_0x7fa38d437130 .part v0x7fa38d425970_0, 21, 5;
L_0x7fa38d437330 .part v0x7fa38d425970_0, 16, 5;
L_0x7fa38d4373d0 .part v0x7fa38d42b6f0_0, 1, 1;
L_0x7fa38d437470 .part v0x7fa38d425970_0, 21, 5;
L_0x7fa38d437510 .part v0x7fa38d425970_0, 16, 5;
L_0x7fa38d4375b0 .part v0x7fa38d425970_0, 11, 5;
L_0x7fa38d437650 .part v0x7fa38d424730_0, 4, 1;
L_0x7fa38d4377c0 .part v0x7fa38d424730_0, 3, 1;
L_0x7fa38d437860 .part v0x7fa38d424730_0, 0, 3;
L_0x7fa38d4379a0 .part v0x7fa38d423b50_0, 1, 1;
L_0x7fa38d437710 .part v0x7fa38d423b50_0, 0, 1;
L_0x7fa38d437900 .part v0x7fa38d427060_0, 0, 1;
S_0x7fa38d407a00 .scope module, "ALU_block" "ALU" 2 211, 3 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
v0x7fa38d407b60_0 .net "ALUop", 2 0, L_0x7fa38d437860;  1 drivers
v0x7fa38d4232b0_0 .var "ALUresult", 31 0;
v0x7fa38d423360_0 .net "reg1", 31 0, v0x7fa38d4293f0_0;  alias, 1 drivers
v0x7fa38d423420_0 .net "reg2", 31 0, v0x7fa38d428d00_0;  alias, 1 drivers
E_0x7fa38d403820 .event edge, v0x7fa38d407b60_0, v0x7fa38d423360_0, v0x7fa38d423420_0;
S_0x7fa38d423530 .scope module, "ExMem" "EX_MEM" 2 217, 4 4 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7fa38d423890_0 .net "ALUOut_E", 31 0, v0x7fa38d4232b0_0;  alias, 1 drivers
v0x7fa38d423950_0 .var "ALUOut_M", 31 0;
o0x10a36c1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa38d4239f0_0 .net "FlushE", 0 0, o0x10a36c1b8;  0 drivers
v0x7fa38d423aa0_0 .net "MEM_E", 1 0, v0x7fa38d4248e0_0;  alias, 1 drivers
v0x7fa38d423b50_0 .var "MEM_M", 1 0;
v0x7fa38d423c40_0 .net "WB_E", 1 0, v0x7fa38d4253e0_0;  alias, 1 drivers
v0x7fa38d423cf0_0 .var "WB_M", 1 0;
v0x7fa38d423da0_0 .net "WriteData_E", 31 0, v0x7fa38d429a70_0;  alias, 1 drivers
v0x7fa38d423e50_0 .var "WriteData_M", 31 0;
v0x7fa38d423f60_0 .net "WriteReg_E", 4 0, v0x7fa38d431e00_0;  alias, 1 drivers
v0x7fa38d424010_0 .var "WriteReg_M", 4 0;
v0x7fa38d4240c0_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  1 drivers
E_0x7fa38d423860 .event posedge, v0x7fa38d4240c0_0;
S_0x7fa38d424270 .scope module, "IdEx" "ID_EX" 2 193, 5 4 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "FlushE"
    .port_info 2 /INPUT 5 "EX_D"
    .port_info 3 /INPUT 2 "MEM_D"
    .port_info 4 /INPUT 2 "WB_D"
    .port_info 5 /INPUT 5 "Rs_D"
    .port_info 6 /INPUT 5 "Rt_D"
    .port_info 7 /INPUT 5 "Rd_D"
    .port_info 8 /INPUT 32 "RD1_D"
    .port_info 9 /INPUT 32 "RD2_D"
    .port_info 10 /INPUT 32 "SignImm_D"
    .port_info 11 /OUTPUT 5 "EX_E"
    .port_info 12 /OUTPUT 2 "MEM_E"
    .port_info 13 /OUTPUT 2 "WB_E"
    .port_info 14 /OUTPUT 5 "Rs_E"
    .port_info 15 /OUTPUT 5 "Rt_E"
    .port_info 16 /OUTPUT 5 "Rd_E"
    .port_info 17 /OUTPUT 32 "RD1_E"
    .port_info 18 /OUTPUT 32 "RD2_E"
    .port_info 19 /OUTPUT 32 "SignImm_E"
v0x7fa38d4246a0_0 .net "EX_D", 4 0, v0x7fa38d42b190_0;  alias, 1 drivers
v0x7fa38d424730_0 .var "EX_E", 4 0;
v0x7fa38d4247c0_0 .net "FlushE", 0 0, v0x7fa38d42d9b0_0;  alias, 1 drivers
v0x7fa38d424850_0 .net "MEM_D", 1 0, v0x7fa38d42b2f0_0;  alias, 1 drivers
v0x7fa38d4248e0_0 .var "MEM_E", 1 0;
v0x7fa38d4249c0_0 .net "RD1_D", 31 0, v0x7fa38d430ff0_0;  alias, 1 drivers
v0x7fa38d424a60_0 .var "RD1_E", 31 0;
v0x7fa38d424b10_0 .net "RD2_D", 31 0, v0x7fa38d4310c0_0;  alias, 1 drivers
v0x7fa38d424bc0_0 .var "RD2_E", 31 0;
v0x7fa38d424cf0_0 .net "Rd_D", 4 0, L_0x7fa38d4375b0;  1 drivers
v0x7fa38d424da0_0 .var "Rd_E", 4 0;
v0x7fa38d424e50_0 .net "Rs_D", 4 0, L_0x7fa38d437470;  1 drivers
v0x7fa38d424f00_0 .var "Rs_E", 4 0;
v0x7fa38d424fb0_0 .net "Rt_D", 4 0, L_0x7fa38d437510;  1 drivers
v0x7fa38d425060_0 .var "Rt_E", 4 0;
v0x7fa38d425110_0 .net "SignImm_D", 31 0, v0x7fa38d432750_0;  alias, 1 drivers
v0x7fa38d4251c0_0 .var "SignImm_E", 31 0;
v0x7fa38d425350_0 .net "WB_D", 1 0, v0x7fa38d42b6f0_0;  alias, 1 drivers
v0x7fa38d4253e0_0 .var "WB_E", 1 0;
v0x7fa38d4254a0_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
S_0x7fa38d425690 .scope module, "IfId" "IF_ID" 2 157, 6 4 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallD"
    .port_info 2 /INPUT 1 "PCSrcD"
    .port_info 3 /INPUT 32 "PC_F"
    .port_info 4 /INPUT 32 "Instr_F"
    .port_info 5 /INPUT 32 "PC_Plus4_F"
    .port_info 6 /OUTPUT 32 "PC_D"
    .port_info 7 /OUTPUT 32 "Instr_D"
    .port_info 8 /OUTPUT 32 "PC_Plus4_D"
v0x7fa38d425970_0 .var "Instr_D", 31 0;
v0x7fa38d425a30_0 .net "Instr_F", 31 0, v0x7fa38d42f020_0;  alias, 1 drivers
v0x7fa38d424430_0 .net8 "PCSrcD", 0 0, RS_0x10a36ccf8;  alias, 2 drivers
v0x7fa38d425af0_0 .var "PC_D", 31 0;
v0x7fa38d425ba0_0 .net "PC_F", 31 0, v0x7fa38d428380_0;  alias, 1 drivers
v0x7fa38d425c90_0 .var "PC_Plus4_D", 31 0;
v0x7fa38d425d40_0 .net "PC_Plus4_F", 31 0, L_0x7fa38d436ce0;  alias, 1 drivers
v0x7fa38d425df0_0 .net "StallD", 0 0, v0x7fa38d42e570_0;  alias, 1 drivers
v0x7fa38d425e90_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
S_0x7fa38d426060 .scope module, "JumpAddr_block" "Get_Jump_Addr" 2 133, 7 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x7fa38d426250_0 .net "PCplus4", 31 0, v0x7fa38d425c90_0;  alias, 1 drivers
v0x7fa38d426300_0 .net *"_s1", 3 0, L_0x7fa38d436730;  1 drivers
v0x7fa38d4263a0_0 .net *"_s10", 29 0, L_0x7fa38d436a70;  1 drivers
L_0x10a39e098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa38d426460_0 .net *"_s15", 1 0, L_0x10a39e098;  1 drivers
v0x7fa38d426510_0 .net *"_s3", 25 0, L_0x7fa38d436850;  1 drivers
v0x7fa38d426600_0 .net *"_s4", 25 0, L_0x7fa38d436990;  1 drivers
v0x7fa38d4266b0_0 .net *"_s6", 23 0, L_0x7fa38d4368f0;  1 drivers
L_0x10a39e050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fa38d426760_0 .net *"_s8", 1 0, L_0x10a39e050;  1 drivers
v0x7fa38d426810_0 .net "instr", 31 0, v0x7fa38d425970_0;  alias, 1 drivers
v0x7fa38d426940_0 .net "jumpAddr", 31 0, L_0x7fa38d436b90;  alias, 1 drivers
L_0x7fa38d436730 .part v0x7fa38d425c90_0, 28, 4;
L_0x7fa38d436850 .part v0x7fa38d425970_0, 0, 26;
L_0x7fa38d4368f0 .part L_0x7fa38d436850, 0, 24;
L_0x7fa38d436990 .concat [ 2 24 0 0], L_0x10a39e050, L_0x7fa38d4368f0;
L_0x7fa38d436a70 .concat [ 26 4 0 0], L_0x7fa38d436990, L_0x7fa38d436730;
L_0x7fa38d436b90 .concat [ 30 2 0 0], L_0x7fa38d436a70, L_0x10a39e098;
S_0x7fa38d4269e0 .scope module, "MemWb" "MEM_WB" 2 229, 8 4 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7fa38d426cc0_0 .net "ALUOut_M", 31 0, v0x7fa38d423950_0;  alias, 1 drivers
v0x7fa38d426d70_0 .var "ALUOut_W", 31 0;
v0x7fa38d426e10_0 .net "ReadData_M", 31 0, v0x7fa38d42d1b0_0;  alias, 1 drivers
v0x7fa38d426ed0_0 .var "ReadData_W", 31 0;
v0x7fa38d426f80_0 .net "WB_M", 1 0, v0x7fa38d423cf0_0;  alias, 1 drivers
v0x7fa38d427060_0 .var "WB_W", 1 0;
v0x7fa38d427100_0 .net "WriteReg_M", 4 0, v0x7fa38d424010_0;  alias, 1 drivers
v0x7fa38d4271c0_0 .var "WriteReg_W", 4 0;
v0x7fa38d427260_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
S_0x7fa38d427450 .scope module, "MuxRD1" "Mux_2_1_32bit" 2 169, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d427660_0 .net "mux_in_0", 31 0, v0x7fa38d430ff0_0;  alias, 1 drivers
v0x7fa38d427720_0 .net "mux_in_1", 31 0, v0x7fa38d423950_0;  alias, 1 drivers
v0x7fa38d4277f0_0 .var "mux_out", 31 0;
v0x7fa38d427890_0 .net "select", 0 0, v0x7fa38d42da50_0;  alias, 1 drivers
E_0x7fa38d427610 .event edge, v0x7fa38d427890_0, v0x7fa38d4249c0_0, v0x7fa38d423950_0;
S_0x7fa38d427990 .scope module, "MuxRD2" "Mux_2_1_32bit" 2 172, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d427c00_0 .net "mux_in_0", 31 0, v0x7fa38d4310c0_0;  alias, 1 drivers
v0x7fa38d427cd0_0 .net "mux_in_1", 31 0, v0x7fa38d423950_0;  alias, 1 drivers
v0x7fa38d427d60_0 .var "mux_out", 31 0;
v0x7fa38d427e20_0 .net "select", 0 0, v0x7fa38d42dbd0_0;  alias, 1 drivers
E_0x7fa38d427ba0 .event edge, v0x7fa38d427e20_0, v0x7fa38d424b10_0, v0x7fa38d423950_0;
S_0x7fa38d427f20 .scope module, "PC_block" "PC" 2 145, 10 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "StallF"
    .port_info 2 /INPUT 32 "nextPC"
    .port_info 3 /OUTPUT 32 "currPC"
v0x7fa38d4281b0_0 .net "StallF", 0 0, v0x7fa38d42e600_0;  alias, 1 drivers
v0x7fa38d428260_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
v0x7fa38d428380_0 .var "currPC", 31 0;
v0x7fa38d428410_0 .net "nextPC", 31 0, v0x7fa38d42fb60_0;  alias, 1 drivers
S_0x7fa38d4284c0 .scope module, "PCadd4" "Add4" 2 151, 11 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7fa38d4286b0_0 .net "PCplus4", 31 0, L_0x7fa38d436ce0;  alias, 1 drivers
L_0x10a39e0e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fa38d428760_0 .net/2u *"_s0", 31 0, L_0x10a39e0e0;  1 drivers
v0x7fa38d428800_0 .net "currPC", 31 0, v0x7fa38d428380_0;  alias, 1 drivers
L_0x7fa38d436ce0 .arith/sum 32, v0x7fa38d428380_0, L_0x10a39e0e0;
S_0x7fa38d428920 .scope module, "aluMux" "Mux_2_1_32bit" 2 208, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d428b80_0 .net "mux_in_0", 31 0, v0x7fa38d429a70_0;  alias, 1 drivers
v0x7fa38d428c50_0 .net "mux_in_1", 31 0, v0x7fa38d4251c0_0;  alias, 1 drivers
v0x7fa38d428d00_0 .var "mux_out", 31 0;
v0x7fa38d428dd0_0 .net "select", 0 0, L_0x7fa38d4377c0;  1 drivers
E_0x7fa38d428b30 .event edge, v0x7fa38d428dd0_0, v0x7fa38d423da0_0, v0x7fa38d4251c0_0;
S_0x7fa38d428eb0 .scope module, "aluSrcAMux" "Mux_3_1_32bit" 2 202, 9 31 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fa38d429150_0 .net "mux_in_0", 31 0, v0x7fa38d424a60_0;  alias, 1 drivers
v0x7fa38d429220_0 .net "mux_in_1", 31 0, v0x7fa38d430100_0;  alias, 1 drivers
v0x7fa38d4292c0_0 .net "mux_in_2", 31 0, v0x7fa38d423950_0;  alias, 1 drivers
v0x7fa38d4293f0_0 .var "mux_out", 31 0;
v0x7fa38d4294b0_0 .net "select", 1 0, v0x7fa38d42db20_0;  alias, 1 drivers
E_0x7fa38d429110 .event edge, v0x7fa38d4294b0_0, v0x7fa38d424a60_0, v0x7fa38d429220_0, v0x7fa38d423950_0;
S_0x7fa38d4295d0 .scope module, "aluSrcBMux" "Mux_3_1_32bit" 2 205, 9 31 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /INPUT 32 "mux_in_2"
    .port_info 4 /OUTPUT 32 "mux_out"
v0x7fa38d429850_0 .net "mux_in_0", 31 0, v0x7fa38d424bc0_0;  alias, 1 drivers
v0x7fa38d429910_0 .net "mux_in_1", 31 0, v0x7fa38d430100_0;  alias, 1 drivers
v0x7fa38d4299c0_0 .net "mux_in_2", 31 0, v0x7fa38d423950_0;  alias, 1 drivers
v0x7fa38d429a70_0 .var "mux_out", 31 0;
v0x7fa38d429b40_0 .net "select", 1 0, v0x7fa38d42dca0_0;  alias, 1 drivers
E_0x7fa38d429800 .event edge, v0x7fa38d429b40_0, v0x7fa38d424bc0_0, v0x7fa38d429220_0, v0x7fa38d423950_0;
S_0x7fa38d429c90 .scope module, "branchAdder" "Adder" 2 184, 11 19 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7fa38d429eb0_0 .net "PC_Plus4", 31 0, v0x7fa38d425c90_0;  alias, 1 drivers
v0x7fa38d429fa0_0 .var "out", 31 0;
v0x7fa38d42a040_0 .net "signExtendedImmediate", 31 0, v0x7fa38d432750_0;  alias, 1 drivers
E_0x7fa38d429060 .event edge, v0x7fa38d425c90_0, v0x7fa38d425110_0;
S_0x7fa38d42a140 .scope module, "branchMux" "Mux_2_1_32bit" 2 139, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d42a3b0_0 .net "mux_in_0", 31 0, v0x7fa38d42f5c0_0;  alias, 1 drivers
v0x7fa38d42a470_0 .net "mux_in_1", 31 0, v0x7fa38d429fa0_0;  alias, 1 drivers
v0x7fa38d42a530_0 .var "mux_out", 31 0;
v0x7fa38d42a5e0_0 .net8 "select", 0 0, RS_0x10a36ccf8;  alias, 2 drivers
E_0x7fa38d42a350 .event edge, v0x7fa38d424430_0, v0x7fa38d42a3b0_0, v0x7fa38d429fa0_0;
S_0x7fa38d42a6e0 .scope module, "branch_control" "And_Gate" 2 178, 12 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7fa38d42a930_0 .var "and_out", 0 0;
v0x7fa38d42aa10_0 .net "branch", 0 0, v0x7fa38d42b100_0;  alias, 1 drivers
v0x7fa38d42aab0_0 .net "zero", 0 0, v0x7fa38d430510_0;  alias, 1 drivers
E_0x7fa38d42a8e0 .event edge, v0x7fa38d42aa10_0, v0x7fa38d42aab0_0;
S_0x7fa38d42ab90 .scope module, "control_block" "Control" 2 163, 13 7 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7fa38d42afa0_0 .var "ALUop", 2 0;
v0x7fa38d42b060_0 .var "ALUsrc", 0 0;
v0x7fa38d42b100_0 .var "Branch", 0 0;
v0x7fa38d42b190_0 .var "EX_D", 4 0;
v0x7fa38d42b220_0 .var "Jump", 0 0;
v0x7fa38d42b2f0_0 .var "MEM_D", 1 0;
v0x7fa38d42b380_0 .var "MemRead", 0 0;
v0x7fa38d42b410_0 .var "MemToReg", 0 0;
v0x7fa38d42b4a0_0 .var "MemWrite", 0 0;
v0x7fa38d42b5b0_0 .var "RegDst", 0 0;
v0x7fa38d42b650_0 .var "RegWrite", 0 0;
v0x7fa38d42b6f0_0 .var "WB_D", 1 0;
v0x7fa38d42b7b0_0 .net "instr", 31 0, v0x7fa38d425970_0;  alias, 1 drivers
v0x7fa38d42b840_0 .var "jal_control", 0 0;
v0x7fa38d42b8e0_0 .var "jr_control", 0 0;
v0x7fa38d42b980_0 .var "syscall_control", 0 0;
E_0x7fa38d42af70 .event edge, v0x7fa38d425970_0;
S_0x7fa38d42bb00 .scope module, "dataMem" "Data_Memory" 2 223, 14 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
o0x10a36e258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa38d42bd80_0 .net "SyscallRead", 31 0, o0x10a36e258;  0 drivers
v0x7fa38d42be40_0 .net "address", 31 0, v0x7fa38d423950_0;  alias, 1 drivers
v0x7fa38d42bee0_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
v0x7fa38d42bf90_0 .net "memRead", 0 0, L_0x7fa38d437710;  1 drivers
v0x7fa38d42c020_0 .net "memWrite", 0 0, L_0x7fa38d4379a0;  1 drivers
v0x7fa38d42c100 .array "memory", 536870655 536870911, 31 0;
v0x7fa38d42d1b0_0 .var "readData", 31 0;
v0x7fa38d42d250_0 .net "writeData", 31 0, v0x7fa38d423e50_0;  alias, 1 drivers
E_0x7fa38d42bd20 .event negedge, v0x7fa38d4240c0_0;
v0x7fa38d42c100_0 .array/port v0x7fa38d42c100, 0;
v0x7fa38d42c100_1 .array/port v0x7fa38d42c100, 1;
E_0x7fa38d42bd50/0 .event edge, v0x7fa38d42bf90_0, v0x7fa38d423950_0, v0x7fa38d42c100_0, v0x7fa38d42c100_1;
v0x7fa38d42c100_2 .array/port v0x7fa38d42c100, 2;
v0x7fa38d42c100_3 .array/port v0x7fa38d42c100, 3;
v0x7fa38d42c100_4 .array/port v0x7fa38d42c100, 4;
v0x7fa38d42c100_5 .array/port v0x7fa38d42c100, 5;
E_0x7fa38d42bd50/1 .event edge, v0x7fa38d42c100_2, v0x7fa38d42c100_3, v0x7fa38d42c100_4, v0x7fa38d42c100_5;
v0x7fa38d42c100_6 .array/port v0x7fa38d42c100, 6;
v0x7fa38d42c100_7 .array/port v0x7fa38d42c100, 7;
v0x7fa38d42c100_8 .array/port v0x7fa38d42c100, 8;
v0x7fa38d42c100_9 .array/port v0x7fa38d42c100, 9;
E_0x7fa38d42bd50/2 .event edge, v0x7fa38d42c100_6, v0x7fa38d42c100_7, v0x7fa38d42c100_8, v0x7fa38d42c100_9;
v0x7fa38d42c100_10 .array/port v0x7fa38d42c100, 10;
v0x7fa38d42c100_11 .array/port v0x7fa38d42c100, 11;
v0x7fa38d42c100_12 .array/port v0x7fa38d42c100, 12;
v0x7fa38d42c100_13 .array/port v0x7fa38d42c100, 13;
E_0x7fa38d42bd50/3 .event edge, v0x7fa38d42c100_10, v0x7fa38d42c100_11, v0x7fa38d42c100_12, v0x7fa38d42c100_13;
v0x7fa38d42c100_14 .array/port v0x7fa38d42c100, 14;
v0x7fa38d42c100_15 .array/port v0x7fa38d42c100, 15;
v0x7fa38d42c100_16 .array/port v0x7fa38d42c100, 16;
v0x7fa38d42c100_17 .array/port v0x7fa38d42c100, 17;
E_0x7fa38d42bd50/4 .event edge, v0x7fa38d42c100_14, v0x7fa38d42c100_15, v0x7fa38d42c100_16, v0x7fa38d42c100_17;
v0x7fa38d42c100_18 .array/port v0x7fa38d42c100, 18;
v0x7fa38d42c100_19 .array/port v0x7fa38d42c100, 19;
v0x7fa38d42c100_20 .array/port v0x7fa38d42c100, 20;
v0x7fa38d42c100_21 .array/port v0x7fa38d42c100, 21;
E_0x7fa38d42bd50/5 .event edge, v0x7fa38d42c100_18, v0x7fa38d42c100_19, v0x7fa38d42c100_20, v0x7fa38d42c100_21;
v0x7fa38d42c100_22 .array/port v0x7fa38d42c100, 22;
v0x7fa38d42c100_23 .array/port v0x7fa38d42c100, 23;
v0x7fa38d42c100_24 .array/port v0x7fa38d42c100, 24;
v0x7fa38d42c100_25 .array/port v0x7fa38d42c100, 25;
E_0x7fa38d42bd50/6 .event edge, v0x7fa38d42c100_22, v0x7fa38d42c100_23, v0x7fa38d42c100_24, v0x7fa38d42c100_25;
v0x7fa38d42c100_26 .array/port v0x7fa38d42c100, 26;
v0x7fa38d42c100_27 .array/port v0x7fa38d42c100, 27;
v0x7fa38d42c100_28 .array/port v0x7fa38d42c100, 28;
v0x7fa38d42c100_29 .array/port v0x7fa38d42c100, 29;
E_0x7fa38d42bd50/7 .event edge, v0x7fa38d42c100_26, v0x7fa38d42c100_27, v0x7fa38d42c100_28, v0x7fa38d42c100_29;
v0x7fa38d42c100_30 .array/port v0x7fa38d42c100, 30;
v0x7fa38d42c100_31 .array/port v0x7fa38d42c100, 31;
v0x7fa38d42c100_32 .array/port v0x7fa38d42c100, 32;
v0x7fa38d42c100_33 .array/port v0x7fa38d42c100, 33;
E_0x7fa38d42bd50/8 .event edge, v0x7fa38d42c100_30, v0x7fa38d42c100_31, v0x7fa38d42c100_32, v0x7fa38d42c100_33;
v0x7fa38d42c100_34 .array/port v0x7fa38d42c100, 34;
v0x7fa38d42c100_35 .array/port v0x7fa38d42c100, 35;
v0x7fa38d42c100_36 .array/port v0x7fa38d42c100, 36;
v0x7fa38d42c100_37 .array/port v0x7fa38d42c100, 37;
E_0x7fa38d42bd50/9 .event edge, v0x7fa38d42c100_34, v0x7fa38d42c100_35, v0x7fa38d42c100_36, v0x7fa38d42c100_37;
v0x7fa38d42c100_38 .array/port v0x7fa38d42c100, 38;
v0x7fa38d42c100_39 .array/port v0x7fa38d42c100, 39;
v0x7fa38d42c100_40 .array/port v0x7fa38d42c100, 40;
v0x7fa38d42c100_41 .array/port v0x7fa38d42c100, 41;
E_0x7fa38d42bd50/10 .event edge, v0x7fa38d42c100_38, v0x7fa38d42c100_39, v0x7fa38d42c100_40, v0x7fa38d42c100_41;
v0x7fa38d42c100_42 .array/port v0x7fa38d42c100, 42;
v0x7fa38d42c100_43 .array/port v0x7fa38d42c100, 43;
v0x7fa38d42c100_44 .array/port v0x7fa38d42c100, 44;
v0x7fa38d42c100_45 .array/port v0x7fa38d42c100, 45;
E_0x7fa38d42bd50/11 .event edge, v0x7fa38d42c100_42, v0x7fa38d42c100_43, v0x7fa38d42c100_44, v0x7fa38d42c100_45;
v0x7fa38d42c100_46 .array/port v0x7fa38d42c100, 46;
v0x7fa38d42c100_47 .array/port v0x7fa38d42c100, 47;
v0x7fa38d42c100_48 .array/port v0x7fa38d42c100, 48;
v0x7fa38d42c100_49 .array/port v0x7fa38d42c100, 49;
E_0x7fa38d42bd50/12 .event edge, v0x7fa38d42c100_46, v0x7fa38d42c100_47, v0x7fa38d42c100_48, v0x7fa38d42c100_49;
v0x7fa38d42c100_50 .array/port v0x7fa38d42c100, 50;
v0x7fa38d42c100_51 .array/port v0x7fa38d42c100, 51;
v0x7fa38d42c100_52 .array/port v0x7fa38d42c100, 52;
v0x7fa38d42c100_53 .array/port v0x7fa38d42c100, 53;
E_0x7fa38d42bd50/13 .event edge, v0x7fa38d42c100_50, v0x7fa38d42c100_51, v0x7fa38d42c100_52, v0x7fa38d42c100_53;
v0x7fa38d42c100_54 .array/port v0x7fa38d42c100, 54;
v0x7fa38d42c100_55 .array/port v0x7fa38d42c100, 55;
v0x7fa38d42c100_56 .array/port v0x7fa38d42c100, 56;
v0x7fa38d42c100_57 .array/port v0x7fa38d42c100, 57;
E_0x7fa38d42bd50/14 .event edge, v0x7fa38d42c100_54, v0x7fa38d42c100_55, v0x7fa38d42c100_56, v0x7fa38d42c100_57;
v0x7fa38d42c100_58 .array/port v0x7fa38d42c100, 58;
v0x7fa38d42c100_59 .array/port v0x7fa38d42c100, 59;
v0x7fa38d42c100_60 .array/port v0x7fa38d42c100, 60;
v0x7fa38d42c100_61 .array/port v0x7fa38d42c100, 61;
E_0x7fa38d42bd50/15 .event edge, v0x7fa38d42c100_58, v0x7fa38d42c100_59, v0x7fa38d42c100_60, v0x7fa38d42c100_61;
v0x7fa38d42c100_62 .array/port v0x7fa38d42c100, 62;
v0x7fa38d42c100_63 .array/port v0x7fa38d42c100, 63;
v0x7fa38d42c100_64 .array/port v0x7fa38d42c100, 64;
v0x7fa38d42c100_65 .array/port v0x7fa38d42c100, 65;
E_0x7fa38d42bd50/16 .event edge, v0x7fa38d42c100_62, v0x7fa38d42c100_63, v0x7fa38d42c100_64, v0x7fa38d42c100_65;
v0x7fa38d42c100_66 .array/port v0x7fa38d42c100, 66;
v0x7fa38d42c100_67 .array/port v0x7fa38d42c100, 67;
v0x7fa38d42c100_68 .array/port v0x7fa38d42c100, 68;
v0x7fa38d42c100_69 .array/port v0x7fa38d42c100, 69;
E_0x7fa38d42bd50/17 .event edge, v0x7fa38d42c100_66, v0x7fa38d42c100_67, v0x7fa38d42c100_68, v0x7fa38d42c100_69;
v0x7fa38d42c100_70 .array/port v0x7fa38d42c100, 70;
v0x7fa38d42c100_71 .array/port v0x7fa38d42c100, 71;
v0x7fa38d42c100_72 .array/port v0x7fa38d42c100, 72;
v0x7fa38d42c100_73 .array/port v0x7fa38d42c100, 73;
E_0x7fa38d42bd50/18 .event edge, v0x7fa38d42c100_70, v0x7fa38d42c100_71, v0x7fa38d42c100_72, v0x7fa38d42c100_73;
v0x7fa38d42c100_74 .array/port v0x7fa38d42c100, 74;
v0x7fa38d42c100_75 .array/port v0x7fa38d42c100, 75;
v0x7fa38d42c100_76 .array/port v0x7fa38d42c100, 76;
v0x7fa38d42c100_77 .array/port v0x7fa38d42c100, 77;
E_0x7fa38d42bd50/19 .event edge, v0x7fa38d42c100_74, v0x7fa38d42c100_75, v0x7fa38d42c100_76, v0x7fa38d42c100_77;
v0x7fa38d42c100_78 .array/port v0x7fa38d42c100, 78;
v0x7fa38d42c100_79 .array/port v0x7fa38d42c100, 79;
v0x7fa38d42c100_80 .array/port v0x7fa38d42c100, 80;
v0x7fa38d42c100_81 .array/port v0x7fa38d42c100, 81;
E_0x7fa38d42bd50/20 .event edge, v0x7fa38d42c100_78, v0x7fa38d42c100_79, v0x7fa38d42c100_80, v0x7fa38d42c100_81;
v0x7fa38d42c100_82 .array/port v0x7fa38d42c100, 82;
v0x7fa38d42c100_83 .array/port v0x7fa38d42c100, 83;
v0x7fa38d42c100_84 .array/port v0x7fa38d42c100, 84;
v0x7fa38d42c100_85 .array/port v0x7fa38d42c100, 85;
E_0x7fa38d42bd50/21 .event edge, v0x7fa38d42c100_82, v0x7fa38d42c100_83, v0x7fa38d42c100_84, v0x7fa38d42c100_85;
v0x7fa38d42c100_86 .array/port v0x7fa38d42c100, 86;
v0x7fa38d42c100_87 .array/port v0x7fa38d42c100, 87;
v0x7fa38d42c100_88 .array/port v0x7fa38d42c100, 88;
v0x7fa38d42c100_89 .array/port v0x7fa38d42c100, 89;
E_0x7fa38d42bd50/22 .event edge, v0x7fa38d42c100_86, v0x7fa38d42c100_87, v0x7fa38d42c100_88, v0x7fa38d42c100_89;
v0x7fa38d42c100_90 .array/port v0x7fa38d42c100, 90;
v0x7fa38d42c100_91 .array/port v0x7fa38d42c100, 91;
v0x7fa38d42c100_92 .array/port v0x7fa38d42c100, 92;
v0x7fa38d42c100_93 .array/port v0x7fa38d42c100, 93;
E_0x7fa38d42bd50/23 .event edge, v0x7fa38d42c100_90, v0x7fa38d42c100_91, v0x7fa38d42c100_92, v0x7fa38d42c100_93;
v0x7fa38d42c100_94 .array/port v0x7fa38d42c100, 94;
v0x7fa38d42c100_95 .array/port v0x7fa38d42c100, 95;
v0x7fa38d42c100_96 .array/port v0x7fa38d42c100, 96;
v0x7fa38d42c100_97 .array/port v0x7fa38d42c100, 97;
E_0x7fa38d42bd50/24 .event edge, v0x7fa38d42c100_94, v0x7fa38d42c100_95, v0x7fa38d42c100_96, v0x7fa38d42c100_97;
v0x7fa38d42c100_98 .array/port v0x7fa38d42c100, 98;
v0x7fa38d42c100_99 .array/port v0x7fa38d42c100, 99;
v0x7fa38d42c100_100 .array/port v0x7fa38d42c100, 100;
v0x7fa38d42c100_101 .array/port v0x7fa38d42c100, 101;
E_0x7fa38d42bd50/25 .event edge, v0x7fa38d42c100_98, v0x7fa38d42c100_99, v0x7fa38d42c100_100, v0x7fa38d42c100_101;
v0x7fa38d42c100_102 .array/port v0x7fa38d42c100, 102;
v0x7fa38d42c100_103 .array/port v0x7fa38d42c100, 103;
v0x7fa38d42c100_104 .array/port v0x7fa38d42c100, 104;
v0x7fa38d42c100_105 .array/port v0x7fa38d42c100, 105;
E_0x7fa38d42bd50/26 .event edge, v0x7fa38d42c100_102, v0x7fa38d42c100_103, v0x7fa38d42c100_104, v0x7fa38d42c100_105;
v0x7fa38d42c100_106 .array/port v0x7fa38d42c100, 106;
v0x7fa38d42c100_107 .array/port v0x7fa38d42c100, 107;
v0x7fa38d42c100_108 .array/port v0x7fa38d42c100, 108;
v0x7fa38d42c100_109 .array/port v0x7fa38d42c100, 109;
E_0x7fa38d42bd50/27 .event edge, v0x7fa38d42c100_106, v0x7fa38d42c100_107, v0x7fa38d42c100_108, v0x7fa38d42c100_109;
v0x7fa38d42c100_110 .array/port v0x7fa38d42c100, 110;
v0x7fa38d42c100_111 .array/port v0x7fa38d42c100, 111;
v0x7fa38d42c100_112 .array/port v0x7fa38d42c100, 112;
v0x7fa38d42c100_113 .array/port v0x7fa38d42c100, 113;
E_0x7fa38d42bd50/28 .event edge, v0x7fa38d42c100_110, v0x7fa38d42c100_111, v0x7fa38d42c100_112, v0x7fa38d42c100_113;
v0x7fa38d42c100_114 .array/port v0x7fa38d42c100, 114;
v0x7fa38d42c100_115 .array/port v0x7fa38d42c100, 115;
v0x7fa38d42c100_116 .array/port v0x7fa38d42c100, 116;
v0x7fa38d42c100_117 .array/port v0x7fa38d42c100, 117;
E_0x7fa38d42bd50/29 .event edge, v0x7fa38d42c100_114, v0x7fa38d42c100_115, v0x7fa38d42c100_116, v0x7fa38d42c100_117;
v0x7fa38d42c100_118 .array/port v0x7fa38d42c100, 118;
v0x7fa38d42c100_119 .array/port v0x7fa38d42c100, 119;
v0x7fa38d42c100_120 .array/port v0x7fa38d42c100, 120;
v0x7fa38d42c100_121 .array/port v0x7fa38d42c100, 121;
E_0x7fa38d42bd50/30 .event edge, v0x7fa38d42c100_118, v0x7fa38d42c100_119, v0x7fa38d42c100_120, v0x7fa38d42c100_121;
v0x7fa38d42c100_122 .array/port v0x7fa38d42c100, 122;
v0x7fa38d42c100_123 .array/port v0x7fa38d42c100, 123;
v0x7fa38d42c100_124 .array/port v0x7fa38d42c100, 124;
v0x7fa38d42c100_125 .array/port v0x7fa38d42c100, 125;
E_0x7fa38d42bd50/31 .event edge, v0x7fa38d42c100_122, v0x7fa38d42c100_123, v0x7fa38d42c100_124, v0x7fa38d42c100_125;
v0x7fa38d42c100_126 .array/port v0x7fa38d42c100, 126;
v0x7fa38d42c100_127 .array/port v0x7fa38d42c100, 127;
v0x7fa38d42c100_128 .array/port v0x7fa38d42c100, 128;
v0x7fa38d42c100_129 .array/port v0x7fa38d42c100, 129;
E_0x7fa38d42bd50/32 .event edge, v0x7fa38d42c100_126, v0x7fa38d42c100_127, v0x7fa38d42c100_128, v0x7fa38d42c100_129;
v0x7fa38d42c100_130 .array/port v0x7fa38d42c100, 130;
v0x7fa38d42c100_131 .array/port v0x7fa38d42c100, 131;
v0x7fa38d42c100_132 .array/port v0x7fa38d42c100, 132;
v0x7fa38d42c100_133 .array/port v0x7fa38d42c100, 133;
E_0x7fa38d42bd50/33 .event edge, v0x7fa38d42c100_130, v0x7fa38d42c100_131, v0x7fa38d42c100_132, v0x7fa38d42c100_133;
v0x7fa38d42c100_134 .array/port v0x7fa38d42c100, 134;
v0x7fa38d42c100_135 .array/port v0x7fa38d42c100, 135;
v0x7fa38d42c100_136 .array/port v0x7fa38d42c100, 136;
v0x7fa38d42c100_137 .array/port v0x7fa38d42c100, 137;
E_0x7fa38d42bd50/34 .event edge, v0x7fa38d42c100_134, v0x7fa38d42c100_135, v0x7fa38d42c100_136, v0x7fa38d42c100_137;
v0x7fa38d42c100_138 .array/port v0x7fa38d42c100, 138;
v0x7fa38d42c100_139 .array/port v0x7fa38d42c100, 139;
v0x7fa38d42c100_140 .array/port v0x7fa38d42c100, 140;
v0x7fa38d42c100_141 .array/port v0x7fa38d42c100, 141;
E_0x7fa38d42bd50/35 .event edge, v0x7fa38d42c100_138, v0x7fa38d42c100_139, v0x7fa38d42c100_140, v0x7fa38d42c100_141;
v0x7fa38d42c100_142 .array/port v0x7fa38d42c100, 142;
v0x7fa38d42c100_143 .array/port v0x7fa38d42c100, 143;
v0x7fa38d42c100_144 .array/port v0x7fa38d42c100, 144;
v0x7fa38d42c100_145 .array/port v0x7fa38d42c100, 145;
E_0x7fa38d42bd50/36 .event edge, v0x7fa38d42c100_142, v0x7fa38d42c100_143, v0x7fa38d42c100_144, v0x7fa38d42c100_145;
v0x7fa38d42c100_146 .array/port v0x7fa38d42c100, 146;
v0x7fa38d42c100_147 .array/port v0x7fa38d42c100, 147;
v0x7fa38d42c100_148 .array/port v0x7fa38d42c100, 148;
v0x7fa38d42c100_149 .array/port v0x7fa38d42c100, 149;
E_0x7fa38d42bd50/37 .event edge, v0x7fa38d42c100_146, v0x7fa38d42c100_147, v0x7fa38d42c100_148, v0x7fa38d42c100_149;
v0x7fa38d42c100_150 .array/port v0x7fa38d42c100, 150;
v0x7fa38d42c100_151 .array/port v0x7fa38d42c100, 151;
v0x7fa38d42c100_152 .array/port v0x7fa38d42c100, 152;
v0x7fa38d42c100_153 .array/port v0x7fa38d42c100, 153;
E_0x7fa38d42bd50/38 .event edge, v0x7fa38d42c100_150, v0x7fa38d42c100_151, v0x7fa38d42c100_152, v0x7fa38d42c100_153;
v0x7fa38d42c100_154 .array/port v0x7fa38d42c100, 154;
v0x7fa38d42c100_155 .array/port v0x7fa38d42c100, 155;
v0x7fa38d42c100_156 .array/port v0x7fa38d42c100, 156;
v0x7fa38d42c100_157 .array/port v0x7fa38d42c100, 157;
E_0x7fa38d42bd50/39 .event edge, v0x7fa38d42c100_154, v0x7fa38d42c100_155, v0x7fa38d42c100_156, v0x7fa38d42c100_157;
v0x7fa38d42c100_158 .array/port v0x7fa38d42c100, 158;
v0x7fa38d42c100_159 .array/port v0x7fa38d42c100, 159;
v0x7fa38d42c100_160 .array/port v0x7fa38d42c100, 160;
v0x7fa38d42c100_161 .array/port v0x7fa38d42c100, 161;
E_0x7fa38d42bd50/40 .event edge, v0x7fa38d42c100_158, v0x7fa38d42c100_159, v0x7fa38d42c100_160, v0x7fa38d42c100_161;
v0x7fa38d42c100_162 .array/port v0x7fa38d42c100, 162;
v0x7fa38d42c100_163 .array/port v0x7fa38d42c100, 163;
v0x7fa38d42c100_164 .array/port v0x7fa38d42c100, 164;
v0x7fa38d42c100_165 .array/port v0x7fa38d42c100, 165;
E_0x7fa38d42bd50/41 .event edge, v0x7fa38d42c100_162, v0x7fa38d42c100_163, v0x7fa38d42c100_164, v0x7fa38d42c100_165;
v0x7fa38d42c100_166 .array/port v0x7fa38d42c100, 166;
v0x7fa38d42c100_167 .array/port v0x7fa38d42c100, 167;
v0x7fa38d42c100_168 .array/port v0x7fa38d42c100, 168;
v0x7fa38d42c100_169 .array/port v0x7fa38d42c100, 169;
E_0x7fa38d42bd50/42 .event edge, v0x7fa38d42c100_166, v0x7fa38d42c100_167, v0x7fa38d42c100_168, v0x7fa38d42c100_169;
v0x7fa38d42c100_170 .array/port v0x7fa38d42c100, 170;
v0x7fa38d42c100_171 .array/port v0x7fa38d42c100, 171;
v0x7fa38d42c100_172 .array/port v0x7fa38d42c100, 172;
v0x7fa38d42c100_173 .array/port v0x7fa38d42c100, 173;
E_0x7fa38d42bd50/43 .event edge, v0x7fa38d42c100_170, v0x7fa38d42c100_171, v0x7fa38d42c100_172, v0x7fa38d42c100_173;
v0x7fa38d42c100_174 .array/port v0x7fa38d42c100, 174;
v0x7fa38d42c100_175 .array/port v0x7fa38d42c100, 175;
v0x7fa38d42c100_176 .array/port v0x7fa38d42c100, 176;
v0x7fa38d42c100_177 .array/port v0x7fa38d42c100, 177;
E_0x7fa38d42bd50/44 .event edge, v0x7fa38d42c100_174, v0x7fa38d42c100_175, v0x7fa38d42c100_176, v0x7fa38d42c100_177;
v0x7fa38d42c100_178 .array/port v0x7fa38d42c100, 178;
v0x7fa38d42c100_179 .array/port v0x7fa38d42c100, 179;
v0x7fa38d42c100_180 .array/port v0x7fa38d42c100, 180;
v0x7fa38d42c100_181 .array/port v0x7fa38d42c100, 181;
E_0x7fa38d42bd50/45 .event edge, v0x7fa38d42c100_178, v0x7fa38d42c100_179, v0x7fa38d42c100_180, v0x7fa38d42c100_181;
v0x7fa38d42c100_182 .array/port v0x7fa38d42c100, 182;
v0x7fa38d42c100_183 .array/port v0x7fa38d42c100, 183;
v0x7fa38d42c100_184 .array/port v0x7fa38d42c100, 184;
v0x7fa38d42c100_185 .array/port v0x7fa38d42c100, 185;
E_0x7fa38d42bd50/46 .event edge, v0x7fa38d42c100_182, v0x7fa38d42c100_183, v0x7fa38d42c100_184, v0x7fa38d42c100_185;
v0x7fa38d42c100_186 .array/port v0x7fa38d42c100, 186;
v0x7fa38d42c100_187 .array/port v0x7fa38d42c100, 187;
v0x7fa38d42c100_188 .array/port v0x7fa38d42c100, 188;
v0x7fa38d42c100_189 .array/port v0x7fa38d42c100, 189;
E_0x7fa38d42bd50/47 .event edge, v0x7fa38d42c100_186, v0x7fa38d42c100_187, v0x7fa38d42c100_188, v0x7fa38d42c100_189;
v0x7fa38d42c100_190 .array/port v0x7fa38d42c100, 190;
v0x7fa38d42c100_191 .array/port v0x7fa38d42c100, 191;
v0x7fa38d42c100_192 .array/port v0x7fa38d42c100, 192;
v0x7fa38d42c100_193 .array/port v0x7fa38d42c100, 193;
E_0x7fa38d42bd50/48 .event edge, v0x7fa38d42c100_190, v0x7fa38d42c100_191, v0x7fa38d42c100_192, v0x7fa38d42c100_193;
v0x7fa38d42c100_194 .array/port v0x7fa38d42c100, 194;
v0x7fa38d42c100_195 .array/port v0x7fa38d42c100, 195;
v0x7fa38d42c100_196 .array/port v0x7fa38d42c100, 196;
v0x7fa38d42c100_197 .array/port v0x7fa38d42c100, 197;
E_0x7fa38d42bd50/49 .event edge, v0x7fa38d42c100_194, v0x7fa38d42c100_195, v0x7fa38d42c100_196, v0x7fa38d42c100_197;
v0x7fa38d42c100_198 .array/port v0x7fa38d42c100, 198;
v0x7fa38d42c100_199 .array/port v0x7fa38d42c100, 199;
v0x7fa38d42c100_200 .array/port v0x7fa38d42c100, 200;
v0x7fa38d42c100_201 .array/port v0x7fa38d42c100, 201;
E_0x7fa38d42bd50/50 .event edge, v0x7fa38d42c100_198, v0x7fa38d42c100_199, v0x7fa38d42c100_200, v0x7fa38d42c100_201;
v0x7fa38d42c100_202 .array/port v0x7fa38d42c100, 202;
v0x7fa38d42c100_203 .array/port v0x7fa38d42c100, 203;
v0x7fa38d42c100_204 .array/port v0x7fa38d42c100, 204;
v0x7fa38d42c100_205 .array/port v0x7fa38d42c100, 205;
E_0x7fa38d42bd50/51 .event edge, v0x7fa38d42c100_202, v0x7fa38d42c100_203, v0x7fa38d42c100_204, v0x7fa38d42c100_205;
v0x7fa38d42c100_206 .array/port v0x7fa38d42c100, 206;
v0x7fa38d42c100_207 .array/port v0x7fa38d42c100, 207;
v0x7fa38d42c100_208 .array/port v0x7fa38d42c100, 208;
v0x7fa38d42c100_209 .array/port v0x7fa38d42c100, 209;
E_0x7fa38d42bd50/52 .event edge, v0x7fa38d42c100_206, v0x7fa38d42c100_207, v0x7fa38d42c100_208, v0x7fa38d42c100_209;
v0x7fa38d42c100_210 .array/port v0x7fa38d42c100, 210;
v0x7fa38d42c100_211 .array/port v0x7fa38d42c100, 211;
v0x7fa38d42c100_212 .array/port v0x7fa38d42c100, 212;
v0x7fa38d42c100_213 .array/port v0x7fa38d42c100, 213;
E_0x7fa38d42bd50/53 .event edge, v0x7fa38d42c100_210, v0x7fa38d42c100_211, v0x7fa38d42c100_212, v0x7fa38d42c100_213;
v0x7fa38d42c100_214 .array/port v0x7fa38d42c100, 214;
v0x7fa38d42c100_215 .array/port v0x7fa38d42c100, 215;
v0x7fa38d42c100_216 .array/port v0x7fa38d42c100, 216;
v0x7fa38d42c100_217 .array/port v0x7fa38d42c100, 217;
E_0x7fa38d42bd50/54 .event edge, v0x7fa38d42c100_214, v0x7fa38d42c100_215, v0x7fa38d42c100_216, v0x7fa38d42c100_217;
v0x7fa38d42c100_218 .array/port v0x7fa38d42c100, 218;
v0x7fa38d42c100_219 .array/port v0x7fa38d42c100, 219;
v0x7fa38d42c100_220 .array/port v0x7fa38d42c100, 220;
v0x7fa38d42c100_221 .array/port v0x7fa38d42c100, 221;
E_0x7fa38d42bd50/55 .event edge, v0x7fa38d42c100_218, v0x7fa38d42c100_219, v0x7fa38d42c100_220, v0x7fa38d42c100_221;
v0x7fa38d42c100_222 .array/port v0x7fa38d42c100, 222;
v0x7fa38d42c100_223 .array/port v0x7fa38d42c100, 223;
v0x7fa38d42c100_224 .array/port v0x7fa38d42c100, 224;
v0x7fa38d42c100_225 .array/port v0x7fa38d42c100, 225;
E_0x7fa38d42bd50/56 .event edge, v0x7fa38d42c100_222, v0x7fa38d42c100_223, v0x7fa38d42c100_224, v0x7fa38d42c100_225;
v0x7fa38d42c100_226 .array/port v0x7fa38d42c100, 226;
v0x7fa38d42c100_227 .array/port v0x7fa38d42c100, 227;
v0x7fa38d42c100_228 .array/port v0x7fa38d42c100, 228;
v0x7fa38d42c100_229 .array/port v0x7fa38d42c100, 229;
E_0x7fa38d42bd50/57 .event edge, v0x7fa38d42c100_226, v0x7fa38d42c100_227, v0x7fa38d42c100_228, v0x7fa38d42c100_229;
v0x7fa38d42c100_230 .array/port v0x7fa38d42c100, 230;
v0x7fa38d42c100_231 .array/port v0x7fa38d42c100, 231;
v0x7fa38d42c100_232 .array/port v0x7fa38d42c100, 232;
v0x7fa38d42c100_233 .array/port v0x7fa38d42c100, 233;
E_0x7fa38d42bd50/58 .event edge, v0x7fa38d42c100_230, v0x7fa38d42c100_231, v0x7fa38d42c100_232, v0x7fa38d42c100_233;
v0x7fa38d42c100_234 .array/port v0x7fa38d42c100, 234;
v0x7fa38d42c100_235 .array/port v0x7fa38d42c100, 235;
v0x7fa38d42c100_236 .array/port v0x7fa38d42c100, 236;
v0x7fa38d42c100_237 .array/port v0x7fa38d42c100, 237;
E_0x7fa38d42bd50/59 .event edge, v0x7fa38d42c100_234, v0x7fa38d42c100_235, v0x7fa38d42c100_236, v0x7fa38d42c100_237;
v0x7fa38d42c100_238 .array/port v0x7fa38d42c100, 238;
v0x7fa38d42c100_239 .array/port v0x7fa38d42c100, 239;
v0x7fa38d42c100_240 .array/port v0x7fa38d42c100, 240;
v0x7fa38d42c100_241 .array/port v0x7fa38d42c100, 241;
E_0x7fa38d42bd50/60 .event edge, v0x7fa38d42c100_238, v0x7fa38d42c100_239, v0x7fa38d42c100_240, v0x7fa38d42c100_241;
v0x7fa38d42c100_242 .array/port v0x7fa38d42c100, 242;
v0x7fa38d42c100_243 .array/port v0x7fa38d42c100, 243;
v0x7fa38d42c100_244 .array/port v0x7fa38d42c100, 244;
v0x7fa38d42c100_245 .array/port v0x7fa38d42c100, 245;
E_0x7fa38d42bd50/61 .event edge, v0x7fa38d42c100_242, v0x7fa38d42c100_243, v0x7fa38d42c100_244, v0x7fa38d42c100_245;
v0x7fa38d42c100_246 .array/port v0x7fa38d42c100, 246;
v0x7fa38d42c100_247 .array/port v0x7fa38d42c100, 247;
v0x7fa38d42c100_248 .array/port v0x7fa38d42c100, 248;
v0x7fa38d42c100_249 .array/port v0x7fa38d42c100, 249;
E_0x7fa38d42bd50/62 .event edge, v0x7fa38d42c100_246, v0x7fa38d42c100_247, v0x7fa38d42c100_248, v0x7fa38d42c100_249;
v0x7fa38d42c100_250 .array/port v0x7fa38d42c100, 250;
v0x7fa38d42c100_251 .array/port v0x7fa38d42c100, 251;
v0x7fa38d42c100_252 .array/port v0x7fa38d42c100, 252;
v0x7fa38d42c100_253 .array/port v0x7fa38d42c100, 253;
E_0x7fa38d42bd50/63 .event edge, v0x7fa38d42c100_250, v0x7fa38d42c100_251, v0x7fa38d42c100_252, v0x7fa38d42c100_253;
v0x7fa38d42c100_254 .array/port v0x7fa38d42c100, 254;
v0x7fa38d42c100_255 .array/port v0x7fa38d42c100, 255;
v0x7fa38d42c100_256 .array/port v0x7fa38d42c100, 256;
E_0x7fa38d42bd50/64 .event edge, v0x7fa38d42c100_254, v0x7fa38d42c100_255, v0x7fa38d42c100_256;
E_0x7fa38d42bd50 .event/or E_0x7fa38d42bd50/0, E_0x7fa38d42bd50/1, E_0x7fa38d42bd50/2, E_0x7fa38d42bd50/3, E_0x7fa38d42bd50/4, E_0x7fa38d42bd50/5, E_0x7fa38d42bd50/6, E_0x7fa38d42bd50/7, E_0x7fa38d42bd50/8, E_0x7fa38d42bd50/9, E_0x7fa38d42bd50/10, E_0x7fa38d42bd50/11, E_0x7fa38d42bd50/12, E_0x7fa38d42bd50/13, E_0x7fa38d42bd50/14, E_0x7fa38d42bd50/15, E_0x7fa38d42bd50/16, E_0x7fa38d42bd50/17, E_0x7fa38d42bd50/18, E_0x7fa38d42bd50/19, E_0x7fa38d42bd50/20, E_0x7fa38d42bd50/21, E_0x7fa38d42bd50/22, E_0x7fa38d42bd50/23, E_0x7fa38d42bd50/24, E_0x7fa38d42bd50/25, E_0x7fa38d42bd50/26, E_0x7fa38d42bd50/27, E_0x7fa38d42bd50/28, E_0x7fa38d42bd50/29, E_0x7fa38d42bd50/30, E_0x7fa38d42bd50/31, E_0x7fa38d42bd50/32, E_0x7fa38d42bd50/33, E_0x7fa38d42bd50/34, E_0x7fa38d42bd50/35, E_0x7fa38d42bd50/36, E_0x7fa38d42bd50/37, E_0x7fa38d42bd50/38, E_0x7fa38d42bd50/39, E_0x7fa38d42bd50/40, E_0x7fa38d42bd50/41, E_0x7fa38d42bd50/42, E_0x7fa38d42bd50/43, E_0x7fa38d42bd50/44, E_0x7fa38d42bd50/45, E_0x7fa38d42bd50/46, E_0x7fa38d42bd50/47, E_0x7fa38d42bd50/48, E_0x7fa38d42bd50/49, E_0x7fa38d42bd50/50, E_0x7fa38d42bd50/51, E_0x7fa38d42bd50/52, E_0x7fa38d42bd50/53, E_0x7fa38d42bd50/54, E_0x7fa38d42bd50/55, E_0x7fa38d42bd50/56, E_0x7fa38d42bd50/57, E_0x7fa38d42bd50/58, E_0x7fa38d42bd50/59, E_0x7fa38d42bd50/60, E_0x7fa38d42bd50/61, E_0x7fa38d42bd50/62, E_0x7fa38d42bd50/63, E_0x7fa38d42bd50/64;
S_0x7fa38d42d380 .scope module, "hazard" "Hazard_Unit" 2 127, 15 4 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sycall_control"
    .port_info 1 /INPUT 1 "BranchD"
    .port_info 2 /INPUT 1 "MemReadE"
    .port_info 3 /INPUT 1 "MemtoRegE"
    .port_info 4 /INPUT 1 "RegWriteE"
    .port_info 5 /INPUT 1 "MemReadM"
    .port_info 6 /INPUT 1 "MemtoRegM"
    .port_info 7 /INPUT 1 "RegWriteM"
    .port_info 8 /INPUT 1 "RegWriteW"
    .port_info 9 /INPUT 5 "RsD"
    .port_info 10 /INPUT 5 "RtD"
    .port_info 11 /INPUT 5 "RsE"
    .port_info 12 /INPUT 5 "RtE"
    .port_info 13 /INPUT 5 "WriteRegE"
    .port_info 14 /INPUT 5 "WriteRegM"
    .port_info 15 /INPUT 5 "WriteRegW"
    .port_info 16 /OUTPUT 1 "StallF"
    .port_info 17 /OUTPUT 1 "StallD"
    .port_info 18 /OUTPUT 1 "FlushE"
    .port_info 19 /OUTPUT 1 "ForwardAD"
    .port_info 20 /OUTPUT 1 "ForwardBD"
    .port_info 21 /OUTPUT 2 "ForwardAE"
    .port_info 22 /OUTPUT 2 "ForwardBE"
    .port_info 23 /OUTPUT 1 "sysstall"
v0x7fa38d42d8d0_0 .net "BranchD", 0 0, v0x7fa38d42b100_0;  alias, 1 drivers
v0x7fa38d42d9b0_0 .var "FlushE", 0 0;
v0x7fa38d42da50_0 .var "ForwardAD", 0 0;
v0x7fa38d42db20_0 .var "ForwardAE", 1 0;
v0x7fa38d42dbd0_0 .var "ForwardBD", 0 0;
v0x7fa38d42dca0_0 .var "ForwardBE", 1 0;
v0x7fa38d42dd50_0 .net "MemReadE", 0 0, L_0x7fa38d434850;  1 drivers
v0x7fa38d42dde0_0 .net "MemReadM", 0 0, L_0x7fa38d4362f0;  1 drivers
v0x7fa38d42de70_0 .net "MemtoRegE", 0 0, L_0x7fa38d436130;  1 drivers
v0x7fa38d42df80_0 .net "MemtoRegM", 0 0, L_0x7fa38d436390;  1 drivers
v0x7fa38d42e010_0 .net "RegWriteE", 0 0, L_0x7fa38d4361d0;  1 drivers
v0x7fa38d42e0a0_0 .net "RegWriteM", 0 0, L_0x7fa38d436430;  1 drivers
v0x7fa38d42e140_0 .net "RegWriteW", 0 0, L_0x7fa38d436550;  1 drivers
v0x7fa38d42e1e0_0 .net "RsD", 4 0, L_0x7fa38d4365f0;  1 drivers
v0x7fa38d42e290_0 .net "RsE", 4 0, v0x7fa38d424f00_0;  alias, 1 drivers
v0x7fa38d42e350_0 .net "RtD", 4 0, L_0x7fa38d436690;  1 drivers
v0x7fa38d42e3e0_0 .net "RtE", 4 0, v0x7fa38d425060_0;  alias, 1 drivers
v0x7fa38d42e570_0 .var "StallD", 0 0;
v0x7fa38d42e600_0 .var "StallF", 0 0;
v0x7fa38d42e690_0 .net "WriteRegE", 4 0, v0x7fa38d431e00_0;  alias, 1 drivers
v0x7fa38d42e720_0 .net "WriteRegM", 4 0, v0x7fa38d424010_0;  alias, 1 drivers
v0x7fa38d42e7f0_0 .net "WriteRegW", 4 0, v0x7fa38d4271c0_0;  alias, 1 drivers
v0x7fa38d42e880_0 .var "branchstall", 0 0;
v0x7fa38d42e910_0 .var "lwstall", 0 0;
v0x7fa38d42e9a0_0 .net "sycall_control", 0 0, v0x7fa38d42b980_0;  alias, 1 drivers
v0x7fa38d42ea30_0 .var "sysstall", 0 0;
E_0x7fa38d42bc60/0 .event edge, v0x7fa38d42e1e0_0, v0x7fa38d425060_0, v0x7fa38d42e350_0, v0x7fa38d42de70_0;
E_0x7fa38d42bc60/1 .event edge, v0x7fa38d42aa10_0, v0x7fa38d42e010_0, v0x7fa38d423f60_0, v0x7fa38d42df80_0;
E_0x7fa38d42bc60/2 .event edge, v0x7fa38d424010_0, v0x7fa38d42b980_0, v0x7fa38d42e0a0_0, v0x7fa38d42e140_0;
E_0x7fa38d42bc60/3 .event edge, v0x7fa38d4271c0_0, v0x7fa38d42e910_0, v0x7fa38d42e880_0, v0x7fa38d42ea30_0;
E_0x7fa38d42bc60/4 .event edge, v0x7fa38d4281b0_0, v0x7fa38d424f00_0;
E_0x7fa38d42bc60 .event/or E_0x7fa38d42bc60/0, E_0x7fa38d42bc60/1, E_0x7fa38d42bc60/2, E_0x7fa38d42bc60/3, E_0x7fa38d42bc60/4;
S_0x7fa38d42ed00 .scope module, "instructionMemory" "Instruction_Memory" 2 148, 16 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7fa38d42ef70_0 .net "currPC", 31 0, v0x7fa38d428380_0;  alias, 1 drivers
v0x7fa38d42f020_0 .var "instr", 31 0;
v0x7fa38d42d550 .array "mem", 1048832 1048576, 31 0;
v0x7fa38d42f0e0_0 .var "number_instructions", 31 0;
E_0x7fa38d42ef20 .event edge, v0x7fa38d425ba0_0;
S_0x7fa38d42f1c0 .scope module, "jrMux" "Mux_2_1_32bit" 2 136, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d42f430_0 .net "mux_in_0", 31 0, L_0x7fa38d436ce0;  alias, 1 drivers
v0x7fa38d42f520_0 .net "mux_in_1", 31 0, L_0x7fa38d436f40;  alias, 1 drivers
v0x7fa38d42f5c0_0 .var "mux_out", 31 0;
v0x7fa38d42f690_0 .net "select", 0 0, v0x7fa38d42b8e0_0;  alias, 1 drivers
E_0x7fa38d42f3d0 .event edge, v0x7fa38d42b8e0_0, v0x7fa38d425d40_0, v0x7fa38d42f520_0;
S_0x7fa38d42f770 .scope module, "jumpMux" "Mux_2_1_32bit" 2 142, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d42f9e0_0 .net "mux_in_0", 31 0, v0x7fa38d42a530_0;  alias, 1 drivers
v0x7fa38d42fab0_0 .net "mux_in_1", 31 0, L_0x7fa38d436b90;  alias, 1 drivers
v0x7fa38d42fb60_0 .var "mux_out", 31 0;
v0x7fa38d42fc30_0 .net "select", 0 0, v0x7fa38d42b220_0;  alias, 1 drivers
E_0x7fa38d42f980 .event edge, v0x7fa38d42b220_0, v0x7fa38d42a530_0, v0x7fa38d426940_0;
S_0x7fa38d42fd10 .scope module, "memToRegMux" "Mux_2_1_32bit" 2 235, 9 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7fa38d42ff80_0 .net "mux_in_0", 31 0, v0x7fa38d426d70_0;  alias, 1 drivers
v0x7fa38d430050_0 .net "mux_in_1", 31 0, v0x7fa38d426ed0_0;  alias, 1 drivers
v0x7fa38d430100_0 .var "mux_out", 31 0;
v0x7fa38d4301f0_0 .net "select", 0 0, L_0x7fa38d437900;  1 drivers
E_0x7fa38d42ff20 .event edge, v0x7fa38d4301f0_0, v0x7fa38d426d70_0, v0x7fa38d426ed0_0;
S_0x7fa38d4302c0 .scope module, "regEqual" "Equal" 2 175, 17 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1"
    .port_info 1 /INPUT 32 "input2"
    .port_info 2 /OUTPUT 1 "equalD"
v0x7fa38d430510_0 .var "equalD", 0 0;
v0x7fa38d4305d0_0 .net "input1", 31 0, v0x7fa38d4277f0_0;  alias, 1 drivers
v0x7fa38d430680_0 .net "input2", 31 0, v0x7fa38d427d60_0;  alias, 1 drivers
E_0x7fa38d4304c0 .event edge, v0x7fa38d4277f0_0, v0x7fa38d427d60_0;
S_0x7fa38d430780 .scope module, "reg_block" "Registers" 2 166, 18 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7fa38d431320_2 .array/port v0x7fa38d431320, 2;
L_0x7fa38d436e60 .functor BUFZ 32, v0x7fa38d431320_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa38d431320_4 .array/port v0x7fa38d431320, 4;
L_0x7fa38d436ed0 .functor BUFZ 32, v0x7fa38d431320_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa38d431320_31 .array/port v0x7fa38d431320, 31;
L_0x7fa38d436f40 .functor BUFZ 32, v0x7fa38d431320_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa38d430b30_0 .net "RegWrite", 0 0, L_0x7fa38d4373d0;  1 drivers
v0x7fa38d430be0_0 .net "a0", 31 0, L_0x7fa38d436ed0;  alias, 1 drivers
v0x7fa38d430c80_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
v0x7fa38d430d30_0 .var/i "i", 31 0;
v0x7fa38d430dc0_0 .net "jal_address", 31 0, L_0x7fa38d436ff0;  1 drivers
v0x7fa38d430eb0_0 .net "jal_control", 0 0, v0x7fa38d42b840_0;  alias, 1 drivers
v0x7fa38d430f40_0 .net "ra", 31 0, L_0x7fa38d436f40;  alias, 1 drivers
v0x7fa38d430ff0_0 .var "readData1", 31 0;
v0x7fa38d4310c0_0 .var "readData2", 31 0;
v0x7fa38d4311d0_0 .net "readReg1", 4 0, L_0x7fa38d437130;  1 drivers
v0x7fa38d431270_0 .net "readReg2", 4 0, L_0x7fa38d437330;  1 drivers
v0x7fa38d431320 .array "registers", 31 0, 31 0;
v0x7fa38d4316c0_0 .net "v0", 31 0, L_0x7fa38d436e60;  alias, 1 drivers
v0x7fa38d431770_0 .net "writeData", 31 0, v0x7fa38d430100_0;  alias, 1 drivers
v0x7fa38d431810_0 .net "writeReg", 4 0, v0x7fa38d4271c0_0;  alias, 1 drivers
E_0x7fa38d430ae0 .event edge, v0x7fa38d431270_0, v0x7fa38d4311d0_0;
S_0x7fa38d431a10 .scope module, "registerMux" "Mux_2_1_5bit" 2 199, 9 18 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7fa38d431c80_0 .net "mux_in_0", 4 0, v0x7fa38d425060_0;  alias, 1 drivers
v0x7fa38d431d70_0 .net "mux_in_1", 4 0, v0x7fa38d424da0_0;  alias, 1 drivers
v0x7fa38d431e00_0 .var "mux_out", 4 0;
v0x7fa38d431e90_0 .net "select", 0 0, L_0x7fa38d437650;  1 drivers
E_0x7fa38d431c20 .event edge, v0x7fa38d431e90_0, v0x7fa38d425060_0, v0x7fa38d424da0_0;
S_0x7fa38d431f60 .scope module, "runStats" "Stats" 2 241, 19 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7fa38d4321b0_0 .net "clk", 0 0, v0x7fa38d4350e0_0;  alias, 1 drivers
v0x7fa38d432250_0 .var "number_cycles", 31 0;
v0x7fa38d432300_0 .net "number_instructions", 31 0, v0x7fa38d42f0e0_0;  alias, 1 drivers
v0x7fa38d4323d0_0 .net "stat_control", 0 0, v0x7fa38d432b90_0;  alias, 1 drivers
E_0x7fa38d432160 .event edge, v0x7fa38d4323d0_0;
S_0x7fa38d4324b0 .scope module, "signExtend_block" "Sign_Extend_16_32" 2 181, 20 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7fa38d4326a0_0 .net "instr", 31 0, v0x7fa38d425970_0;  alias, 1 drivers
v0x7fa38d432750_0 .var "out_value", 31 0;
S_0x7fa38d432840 .scope module, "testSyscall" "Syscall" 2 187, 21 5 0, S_0x7fa38d4060a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 1 "sysstall"
    .port_info 2 /INPUT 32 "v0"
    .port_info 3 /INPUT 32 "a0"
    .port_info 4 /OUTPUT 1 "stat_control"
v0x7fa38d432ad0_0 .net "a0", 31 0, L_0x7fa38d436ed0;  alias, 1 drivers
v0x7fa38d432b90_0 .var "stat_control", 0 0;
v0x7fa38d432c40_0 .net "syscall_control", 0 0, v0x7fa38d42b980_0;  alias, 1 drivers
v0x7fa38d432d30_0 .net "sysstall", 0 0, v0x7fa38d42ea30_0;  alias, 1 drivers
v0x7fa38d432dc0_0 .net "v0", 31 0, L_0x7fa38d436e60;  alias, 1 drivers
E_0x7fa38d432aa0 .event edge, v0x7fa38d42ea30_0, v0x7fa38d42b980_0;
    .scope S_0x7fa38d42d380;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42e570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42d9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42da50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42dbd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa38d42db20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa38d42dca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42ea30_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fa38d42d380;
T_1 ;
    %wait E_0x7fa38d42bc60;
    %load/vec4 v0x7fa38d42e1e0_0;
    %load/vec4 v0x7fa38d42e3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42e350_0;
    %load/vec4 v0x7fa38d42e3e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fa38d42de70_0;
    %and;
    %store/vec4 v0x7fa38d42e910_0, 0, 1;
    %load/vec4 v0x7fa38d42d8d0_0;
    %load/vec4 v0x7fa38d42e010_0;
    %and;
    %load/vec4 v0x7fa38d42e690_0;
    %load/vec4 v0x7fa38d42e1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42e690_0;
    %load/vec4 v0x7fa38d42e350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fa38d42d8d0_0;
    %load/vec4 v0x7fa38d42df80_0;
    %and;
    %load/vec4 v0x7fa38d42e720_0;
    %load/vec4 v0x7fa38d42e1e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42e720_0;
    %load/vec4 v0x7fa38d42e350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fa38d42e880_0, 0, 1;
    %load/vec4 v0x7fa38d42e9a0_0;
    %load/vec4 v0x7fa38d42e010_0;
    %and;
    %load/vec4 v0x7fa38d42e690_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42e690_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %load/vec4 v0x7fa38d42e9a0_0;
    %load/vec4 v0x7fa38d42e0a0_0;
    %and;
    %load/vec4 v0x7fa38d42e720_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42e720_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %load/vec4 v0x7fa38d42e9a0_0;
    %load/vec4 v0x7fa38d42e140_0;
    %and;
    %load/vec4 v0x7fa38d42e7f0_0;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42e7f0_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %or;
    %store/vec4 v0x7fa38d42ea30_0, 0, 1;
    %load/vec4 v0x7fa38d42e910_0;
    %load/vec4 v0x7fa38d42e880_0;
    %or;
    %load/vec4 v0x7fa38d42ea30_0;
    %or;
    %store/vec4 v0x7fa38d42e600_0, 0, 1;
    %load/vec4 v0x7fa38d42e600_0;
    %store/vec4 v0x7fa38d42e570_0, 0, 1;
    %load/vec4 v0x7fa38d42e600_0;
    %store/vec4 v0x7fa38d42d9b0_0, 0, 1;
    %load/vec4 v0x7fa38d42e1e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d42e1e0_0;
    %load/vec4 v0x7fa38d42e720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa38d42e0a0_0;
    %and;
    %store/vec4 v0x7fa38d42da50_0, 0, 1;
    %load/vec4 v0x7fa38d42e350_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d42e350_0;
    %load/vec4 v0x7fa38d42e720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa38d42e0a0_0;
    %and;
    %store/vec4 v0x7fa38d42dbd0_0, 0, 1;
    %load/vec4 v0x7fa38d42e290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d42e290_0;
    %load/vec4 v0x7fa38d42e720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa38d42e0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa38d42db20_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fa38d42e290_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d42e290_0;
    %load/vec4 v0x7fa38d42e7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa38d42e140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa38d42db20_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa38d42db20_0, 0, 2;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fa38d42e3e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d42e3e0_0;
    %load/vec4 v0x7fa38d42e720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa38d42e0a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fa38d42dca0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fa38d42e3e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d42e3e0_0;
    %load/vec4 v0x7fa38d42e7f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fa38d42e140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fa38d42dca0_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa38d42dca0_0, 0, 2;
T_1.7 ;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa38d42f1c0;
T_2 ;
    %wait E_0x7fa38d42f3d0;
    %load/vec4 v0x7fa38d42f690_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fa38d42f430_0;
    %store/vec4 v0x7fa38d42f5c0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa38d42f520_0;
    %store/vec4 v0x7fa38d42f5c0_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa38d42a140;
T_3 ;
    %wait E_0x7fa38d42a350;
    %load/vec4 v0x7fa38d42a5e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fa38d42a3b0_0;
    %store/vec4 v0x7fa38d42a530_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa38d42a470_0;
    %store/vec4 v0x7fa38d42a530_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fa38d42f770;
T_4 ;
    %wait E_0x7fa38d42f980;
    %load/vec4 v0x7fa38d42fc30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fa38d42f9e0_0;
    %store/vec4 v0x7fa38d42fb60_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fa38d42fab0_0;
    %store/vec4 v0x7fa38d42fb60_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa38d427f20;
T_5 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7fa38d428380_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7fa38d427f20;
T_6 ;
    %wait E_0x7fa38d423860;
    %vpi_func 10 22 "$time" 64 {0 0 0};
    %pushi/vec4 0, 0, 64;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fa38d4281b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fa38d428410_0;
    %store/vec4 v0x7fa38d428380_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa38d42ed00;
T_7 ;
    %vpi_call 16 19 "$readmemh", "../test/add_test/add_test.v", v0x7fa38d42d550 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa38d42f0e0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x7fa38d42ed00;
T_8 ;
    %wait E_0x7fa38d42ef20;
    %load/vec4 v0x7fa38d42ef70_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7fa38d42d550, 4;
    %store/vec4 v0x7fa38d42f020_0, 0, 32;
    %load/vec4 v0x7fa38d42f0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa38d42f0e0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fa38d425690;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d425970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d425c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d425af0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x7fa38d425690;
T_10 ;
    %wait E_0x7fa38d423860;
    %load/vec4 v0x7fa38d425df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fa38d425970_0;
    %assign/vec4 v0x7fa38d425970_0, 0;
    %load/vec4 v0x7fa38d425c90_0;
    %assign/vec4 v0x7fa38d425c90_0, 0;
    %load/vec4 v0x7fa38d425af0_0;
    %assign/vec4 v0x7fa38d425af0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fa38d424430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d425970_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d425c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d425af0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fa38d425ba0_0;
    %assign/vec4 v0x7fa38d425af0_0, 0;
    %load/vec4 v0x7fa38d425a30_0;
    %assign/vec4 v0x7fa38d425970_0, 0;
    %load/vec4 v0x7fa38d425d40_0;
    %assign/vec4 v0x7fa38d425c90_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fa38d42ab90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b840_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa38d42b190_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa38d42b2f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa38d42b6f0_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x7fa38d42ab90;
T_12 ;
    %wait E_0x7fa38d42af70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b410_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42b840_0, 0, 1;
    %load/vec4 v0x7fa38d42b7b0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %vpi_call 13 166 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_12.12;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.12;
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b220_0, 0, 1;
    %jmp T_12.12;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b840_0, 0, 1;
    %jmp T_12.12;
T_12.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %jmp T_12.12;
T_12.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %jmp T_12.12;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %jmp T_12.12;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b100_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.12;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b100_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.12;
T_12.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.12;
T_12.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b4a0_0, 0, 1;
    %jmp T_12.12;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %load/vec4 v0x7fa38d42b7b0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %vpi_call 13 160 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_12.22;
T_12.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.22;
T_12.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.22;
T_12.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.22;
T_12.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.22;
T_12.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.22;
T_12.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b8e0_0, 0, 1;
    %jmp T_12.22;
T_12.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42b650_0, 0, 1;
    %jmp T_12.22;
T_12.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7fa38d42afa0_0, 0, 3;
    %jmp T_12.22;
T_12.22 ;
    %pop/vec4 1;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7fa38d42b5b0_0;
    %load/vec4 v0x7fa38d42b060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fa38d42afa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa38d42b190_0, 0, 5;
    %load/vec4 v0x7fa38d42b4a0_0;
    %load/vec4 v0x7fa38d42b380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa38d42b2f0_0, 0, 2;
    %load/vec4 v0x7fa38d42b650_0;
    %load/vec4 v0x7fa38d42b410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa38d42b6f0_0, 0, 2;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fa38d430780;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa38d430d30_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fa38d430d30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fa38d430d30_0;
    %store/vec4a v0x7fa38d431320, 4, 0;
    %load/vec4 v0x7fa38d430d30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa38d430d30_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7fa38d430780;
T_14 ;
    %wait E_0x7fa38d430ae0;
    %load/vec4 v0x7fa38d4311d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa38d431320, 4;
    %store/vec4 v0x7fa38d430ff0_0, 0, 32;
    %load/vec4 v0x7fa38d431270_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fa38d431320, 4;
    %store/vec4 v0x7fa38d4310c0_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fa38d430780;
T_15 ;
    %wait E_0x7fa38d42bd20;
    %load/vec4 v0x7fa38d430b30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d431810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fa38d430eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x7fa38d430dc0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa38d431320, 4, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7fa38d431770_0;
    %load/vec4 v0x7fa38d431810_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fa38d431320, 4, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fa38d427450;
T_16 ;
    %wait E_0x7fa38d427610;
    %load/vec4 v0x7fa38d427890_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fa38d427660_0;
    %store/vec4 v0x7fa38d4277f0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fa38d427720_0;
    %store/vec4 v0x7fa38d4277f0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fa38d427990;
T_17 ;
    %wait E_0x7fa38d427ba0;
    %load/vec4 v0x7fa38d427e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fa38d427c00_0;
    %store/vec4 v0x7fa38d427d60_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fa38d427cd0_0;
    %store/vec4 v0x7fa38d427d60_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fa38d4302c0;
T_18 ;
    %wait E_0x7fa38d4304c0;
    %load/vec4 v0x7fa38d4305d0_0;
    %load/vec4 v0x7fa38d430680_0;
    %cmp/e;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d430510_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d430510_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fa38d42a6e0;
T_19 ;
    %wait E_0x7fa38d42a8e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d42a930_0, 0, 1;
    %load/vec4 v0x7fa38d42aa10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d42aab0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d42a930_0, 0, 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fa38d4324b0;
T_20 ;
    %wait E_0x7fa38d42af70;
    %load/vec4 v0x7fa38d4326a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa38d4326a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa38d432750_0, 0, 32;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fa38d4326a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa38d4326a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa38d432750_0, 0, 32;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fa38d429c90;
T_21 ;
    %wait E_0x7fa38d429060;
    %load/vec4 v0x7fa38d429eb0_0;
    %load/vec4 v0x7fa38d42a040_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7fa38d429fa0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fa38d432840;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa38d432b90_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x7fa38d432840;
T_23 ;
    %wait E_0x7fa38d432aa0;
    %load/vec4 v0x7fa38d432c40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fa38d432d30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7fa38d432dc0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.2, 4;
    %vpi_call 21 26 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7fa38d432ad0_0 {0 0 0};
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7fa38d432dc0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %vpi_call 21 31 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d432b90_0, 0, 1;
    %delay 1, 0;
    %vpi_call 21 33 "$finish" {0 0 0};
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fa38d424270;
T_24 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d4248e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d4253e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d425060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d424a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d424bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d4251c0_0, 0;
    %end;
    .thread T_24;
    .scope S_0x7fa38d424270;
T_25 ;
    %wait E_0x7fa38d423860;
    %load/vec4 v0x7fa38d4247c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424730_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d4248e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d4253e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d425060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d424a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d424bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d4251c0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7fa38d4246a0_0;
    %assign/vec4 v0x7fa38d424730_0, 0;
    %load/vec4 v0x7fa38d424850_0;
    %assign/vec4 v0x7fa38d4248e0_0, 0;
    %load/vec4 v0x7fa38d425350_0;
    %assign/vec4 v0x7fa38d4253e0_0, 0;
    %load/vec4 v0x7fa38d424e50_0;
    %assign/vec4 v0x7fa38d424f00_0, 0;
    %load/vec4 v0x7fa38d424fb0_0;
    %assign/vec4 v0x7fa38d425060_0, 0;
    %load/vec4 v0x7fa38d424cf0_0;
    %assign/vec4 v0x7fa38d424da0_0, 0;
    %load/vec4 v0x7fa38d4249c0_0;
    %assign/vec4 v0x7fa38d424a60_0, 0;
    %load/vec4 v0x7fa38d424b10_0;
    %assign/vec4 v0x7fa38d424bc0_0, 0;
    %load/vec4 v0x7fa38d425110_0;
    %assign/vec4 v0x7fa38d4251c0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fa38d431a10;
T_26 ;
    %wait E_0x7fa38d431c20;
    %load/vec4 v0x7fa38d431e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %load/vec4 v0x7fa38d431c80_0;
    %store/vec4 v0x7fa38d431e00_0, 0, 5;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7fa38d431d70_0;
    %store/vec4 v0x7fa38d431e00_0, 0, 5;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fa38d428eb0;
T_27 ;
    %wait E_0x7fa38d429110;
    %load/vec4 v0x7fa38d4294b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fa38d429150_0;
    %store/vec4 v0x7fa38d4293f0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fa38d4294b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7fa38d429220_0;
    %store/vec4 v0x7fa38d4293f0_0, 0, 32;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7fa38d4292c0_0;
    %store/vec4 v0x7fa38d4293f0_0, 0, 32;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fa38d4295d0;
T_28 ;
    %wait E_0x7fa38d429800;
    %load/vec4 v0x7fa38d429b40_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7fa38d429850_0;
    %store/vec4 v0x7fa38d429a70_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fa38d429b40_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x7fa38d429910_0;
    %store/vec4 v0x7fa38d429a70_0, 0, 32;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x7fa38d4299c0_0;
    %store/vec4 v0x7fa38d429a70_0, 0, 32;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fa38d428920;
T_29 ;
    %wait E_0x7fa38d428b30;
    %load/vec4 v0x7fa38d428dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_29.0, 4;
    %load/vec4 v0x7fa38d428b80_0;
    %store/vec4 v0x7fa38d428d00_0, 0, 32;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7fa38d428c50_0;
    %store/vec4 v0x7fa38d428d00_0, 0, 32;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fa38d407a00;
T_30 ;
    %wait E_0x7fa38d403820;
    %load/vec4 v0x7fa38d407b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %jmp T_30.6;
T_30.0 ;
    %load/vec4 v0x7fa38d423360_0;
    %load/vec4 v0x7fa38d423420_0;
    %and;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
    %jmp T_30.6;
T_30.1 ;
    %load/vec4 v0x7fa38d423360_0;
    %load/vec4 v0x7fa38d423420_0;
    %or;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
    %jmp T_30.6;
T_30.2 ;
    %load/vec4 v0x7fa38d423360_0;
    %load/vec4 v0x7fa38d423420_0;
    %add;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
    %jmp T_30.6;
T_30.3 ;
    %load/vec4 v0x7fa38d423360_0;
    %load/vec4 v0x7fa38d423420_0;
    %sub;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
    %jmp T_30.6;
T_30.4 ;
    %load/vec4 v0x7fa38d423420_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
    %jmp T_30.6;
T_30.5 ;
    %load/vec4 v0x7fa38d423360_0;
    %load/vec4 v0x7fa38d423420_0;
    %cmp/u;
    %jmp/0xz  T_30.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa38d4232b0_0, 0, 32;
T_30.8 ;
    %jmp T_30.6;
T_30.6 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fa38d423530;
T_31 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d423b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d423cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d423950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d423e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d424010_0, 0;
    %end;
    .thread T_31;
    .scope S_0x7fa38d423530;
T_32 ;
    %wait E_0x7fa38d423860;
    %load/vec4 v0x7fa38d423aa0_0;
    %assign/vec4 v0x7fa38d423b50_0, 0;
    %load/vec4 v0x7fa38d423c40_0;
    %assign/vec4 v0x7fa38d423cf0_0, 0;
    %load/vec4 v0x7fa38d423890_0;
    %assign/vec4 v0x7fa38d423950_0, 0;
    %load/vec4 v0x7fa38d423da0_0;
    %pad/u 5;
    %assign/vec4 v0x7fa38d424010_0, 0;
    %load/vec4 v0x7fa38d423f60_0;
    %assign/vec4 v0x7fa38d424010_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fa38d42bb00;
T_33 ;
    %wait E_0x7fa38d42bd50;
    %load/vec4 v0x7fa38d42bf90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x7fa38d42be40_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7fa38d42c100, 4;
    %store/vec4 v0x7fa38d42d1b0_0, 0, 32;
T_33.0 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fa38d42bb00;
T_34 ;
    %wait E_0x7fa38d42bd20;
    %load/vec4 v0x7fa38d42c020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7fa38d42d250_0;
    %load/vec4 v0x7fa38d42be40_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7fa38d42c100, 4, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fa38d4269e0;
T_35 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fa38d427060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d426ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fa38d426d70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fa38d4271c0_0, 0;
    %end;
    .thread T_35;
    .scope S_0x7fa38d4269e0;
T_36 ;
    %wait E_0x7fa38d423860;
    %load/vec4 v0x7fa38d426f80_0;
    %assign/vec4 v0x7fa38d427060_0, 0;
    %load/vec4 v0x7fa38d426e10_0;
    %assign/vec4 v0x7fa38d426ed0_0, 0;
    %load/vec4 v0x7fa38d426cc0_0;
    %assign/vec4 v0x7fa38d426d70_0, 0;
    %load/vec4 v0x7fa38d427100_0;
    %assign/vec4 v0x7fa38d4271c0_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7fa38d42fd10;
T_37 ;
    %wait E_0x7fa38d42ff20;
    %load/vec4 v0x7fa38d4301f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %load/vec4 v0x7fa38d42ff80_0;
    %store/vec4 v0x7fa38d430100_0, 0, 32;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fa38d430050_0;
    %store/vec4 v0x7fa38d430100_0, 0, 32;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fa38d431f60;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa38d432250_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0x7fa38d431f60;
T_39 ;
    %wait E_0x7fa38d423860;
    %load/vec4 v0x7fa38d432250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa38d432250_0, 0, 32;
    %jmp T_39;
    .thread T_39;
    .scope S_0x7fa38d431f60;
T_40 ;
    %wait E_0x7fa38d432160;
    %load/vec4 v0x7fa38d4323d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.0, 4;
    %vpi_call 19 27 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7fa38d432300_0;
    %load/vec4 v0x7fa38d432250_0;
    %div;
    %vpi_call 19 28 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7fa38d432250_0, v0x7fa38d432300_0, S<0,vec4,u32> {1 0 0};
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fa38d4060a0;
T_41 ;
    %load/vec4 v0x7fa38d435c40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7fa38d4350e0_0;
    %inv;
    %store/vec4 v0x7fa38d4350e0_0, 0, 1;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7fa38d4060a0;
T_42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa38d4350e0_0, 0, 1;
    %vpi_call 2 255 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 256 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa38d4060a0 {0 0 0};
    %delay 5000, 0;
    %vpi_call 2 260 "$finish" {0 0 0};
    %end;
    .thread T_42;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./Get_Jump_Addr.v";
    "./MEM_WB.v";
    "./MUX.v";
    "./PC.v";
    "./Adder.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Hazard_Unit.v";
    "./Instruction_Memory.v";
    "./Equal.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
