
WFG_FIRMWARE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d5c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  08001e1c  08001e1c  00002e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001e58  08001e58  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001e58  08001e58  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001e58  08001e58  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001e58  08001e58  00002e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001e5c  08001e5c  00002e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001e60  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  08001e6c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  08001e6c  00003090  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000050b8  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011f8  00000000  00000000  000080ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000588  00000000  00000000  000092e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000420  00000000  00000000  00009870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e6cb  00000000  00000000  00009c90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006f1e  00000000  00000000  0001835b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000574e4  00000000  00000000  0001f279  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0007675d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001278  00000000  00000000  000767a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  00077a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001e04 	.word	0x08001e04

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001e04 	.word	0x08001e04

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <data_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void data_write(uint8_t d) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	0002      	movs	r2, r0
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 800022c:	2380      	movs	r3, #128	@ 0x80
 800022e:	015b      	lsls	r3, r3, #5
 8000230:	4825      	ldr	r0, [pc, #148]	@ (80002c8 <data_write+0xa8>)
 8000232:	2200      	movs	r2, #0
 8000234:	0019      	movs	r1, r3
 8000236:	f000 fdcf 	bl	8000dd8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_SET);
 800023a:	2380      	movs	r3, #128	@ 0x80
 800023c:	01db      	lsls	r3, r3, #7
 800023e:	4822      	ldr	r0, [pc, #136]	@ (80002c8 <data_write+0xa8>)
 8000240:	2201      	movs	r2, #1
 8000242:	0019      	movs	r1, r3
 8000244:	f000 fdc8 	bl	8000dd8 <HAL_GPIO_WritePin>

    for (uint8_t n = 0; n < 8; n++) {
 8000248:	230f      	movs	r3, #15
 800024a:	18fb      	adds	r3, r7, r3
 800024c:	2200      	movs	r2, #0
 800024e:	701a      	strb	r2, [r3, #0]
 8000250:	e029      	b.n	80002a6 <data_write+0x86>
        HAL_GPIO_WritePin(SI_GPIO_Port, SI_Pin, (d & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000252:	1dfb      	adds	r3, r7, #7
 8000254:	781b      	ldrb	r3, [r3, #0]
 8000256:	09db      	lsrs	r3, r3, #7
 8000258:	b2da      	uxtb	r2, r3
 800025a:	2380      	movs	r3, #128	@ 0x80
 800025c:	021b      	lsls	r3, r3, #8
 800025e:	481a      	ldr	r0, [pc, #104]	@ (80002c8 <data_write+0xa8>)
 8000260:	0019      	movs	r1, r3
 8000262:	f000 fdb9 	bl	8000dd8 <HAL_GPIO_WritePin>
        d <<= 1;
 8000266:	1dfa      	adds	r2, r7, #7
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	18db      	adds	r3, r3, r3
 800026e:	7013      	strb	r3, [r2, #0]
        HAL_GPIO_WritePin(SC_GPIO_Port, SC_Pin, GPIO_PIN_RESET);
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	019b      	lsls	r3, r3, #6
 8000274:	4814      	ldr	r0, [pc, #80]	@ (80002c8 <data_write+0xa8>)
 8000276:	2200      	movs	r2, #0
 8000278:	0019      	movs	r1, r3
 800027a:	f000 fdad 	bl	8000dd8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SC_GPIO_Port, SC_Pin, GPIO_PIN_SET);
 800027e:	2380      	movs	r3, #128	@ 0x80
 8000280:	019b      	lsls	r3, r3, #6
 8000282:	4811      	ldr	r0, [pc, #68]	@ (80002c8 <data_write+0xa8>)
 8000284:	2201      	movs	r2, #1
 8000286:	0019      	movs	r1, r3
 8000288:	f000 fda6 	bl	8000dd8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SC_GPIO_Port, SC_Pin, GPIO_PIN_RESET);
 800028c:	2380      	movs	r3, #128	@ 0x80
 800028e:	019b      	lsls	r3, r3, #6
 8000290:	480d      	ldr	r0, [pc, #52]	@ (80002c8 <data_write+0xa8>)
 8000292:	2200      	movs	r2, #0
 8000294:	0019      	movs	r1, r3
 8000296:	f000 fd9f 	bl	8000dd8 <HAL_GPIO_WritePin>
    for (uint8_t n = 0; n < 8; n++) {
 800029a:	210f      	movs	r1, #15
 800029c:	187b      	adds	r3, r7, r1
 800029e:	781a      	ldrb	r2, [r3, #0]
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	3201      	adds	r2, #1
 80002a4:	701a      	strb	r2, [r3, #0]
 80002a6:	230f      	movs	r3, #15
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	781b      	ldrb	r3, [r3, #0]
 80002ac:	2b07      	cmp	r3, #7
 80002ae:	d9d0      	bls.n	8000252 <data_write+0x32>
    }

    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 80002b0:	2380      	movs	r3, #128	@ 0x80
 80002b2:	015b      	lsls	r3, r3, #5
 80002b4:	4804      	ldr	r0, [pc, #16]	@ (80002c8 <data_write+0xa8>)
 80002b6:	2201      	movs	r2, #1
 80002b8:	0019      	movs	r1, r3
 80002ba:	f000 fd8d 	bl	8000dd8 <HAL_GPIO_WritePin>
}
 80002be:	46c0      	nop			@ (mov r8, r8)
 80002c0:	46bd      	mov	sp, r7
 80002c2:	b004      	add	sp, #16
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	46c0      	nop			@ (mov r8, r8)
 80002c8:	48000400 	.word	0x48000400

080002cc <comm_write>:

void comm_write(uint8_t d) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b084      	sub	sp, #16
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	0002      	movs	r2, r0
 80002d4:	1dfb      	adds	r3, r7, #7
 80002d6:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 80002d8:	2380      	movs	r3, #128	@ 0x80
 80002da:	015b      	lsls	r3, r3, #5
 80002dc:	4825      	ldr	r0, [pc, #148]	@ (8000374 <comm_write+0xa8>)
 80002de:	2200      	movs	r2, #0
 80002e0:	0019      	movs	r1, r3
 80002e2:	f000 fd79 	bl	8000dd8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, GPIO_PIN_RESET);
 80002e6:	2380      	movs	r3, #128	@ 0x80
 80002e8:	01db      	lsls	r3, r3, #7
 80002ea:	4822      	ldr	r0, [pc, #136]	@ (8000374 <comm_write+0xa8>)
 80002ec:	2200      	movs	r2, #0
 80002ee:	0019      	movs	r1, r3
 80002f0:	f000 fd72 	bl	8000dd8 <HAL_GPIO_WritePin>

    for (uint8_t n = 0; n < 8; n++) {
 80002f4:	230f      	movs	r3, #15
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	2200      	movs	r2, #0
 80002fa:	701a      	strb	r2, [r3, #0]
 80002fc:	e029      	b.n	8000352 <comm_write+0x86>
        HAL_GPIO_WritePin(SI_GPIO_Port, SI_Pin, (d & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80002fe:	1dfb      	adds	r3, r7, #7
 8000300:	781b      	ldrb	r3, [r3, #0]
 8000302:	09db      	lsrs	r3, r3, #7
 8000304:	b2da      	uxtb	r2, r3
 8000306:	2380      	movs	r3, #128	@ 0x80
 8000308:	021b      	lsls	r3, r3, #8
 800030a:	481a      	ldr	r0, [pc, #104]	@ (8000374 <comm_write+0xa8>)
 800030c:	0019      	movs	r1, r3
 800030e:	f000 fd63 	bl	8000dd8 <HAL_GPIO_WritePin>
        d <<= 1;
 8000312:	1dfa      	adds	r2, r7, #7
 8000314:	1dfb      	adds	r3, r7, #7
 8000316:	781b      	ldrb	r3, [r3, #0]
 8000318:	18db      	adds	r3, r3, r3
 800031a:	7013      	strb	r3, [r2, #0]
        HAL_GPIO_WritePin(SC_GPIO_Port, SC_Pin, GPIO_PIN_RESET);
 800031c:	2380      	movs	r3, #128	@ 0x80
 800031e:	019b      	lsls	r3, r3, #6
 8000320:	4814      	ldr	r0, [pc, #80]	@ (8000374 <comm_write+0xa8>)
 8000322:	2200      	movs	r2, #0
 8000324:	0019      	movs	r1, r3
 8000326:	f000 fd57 	bl	8000dd8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SC_GPIO_Port, SC_Pin, GPIO_PIN_SET);
 800032a:	2380      	movs	r3, #128	@ 0x80
 800032c:	019b      	lsls	r3, r3, #6
 800032e:	4811      	ldr	r0, [pc, #68]	@ (8000374 <comm_write+0xa8>)
 8000330:	2201      	movs	r2, #1
 8000332:	0019      	movs	r1, r3
 8000334:	f000 fd50 	bl	8000dd8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(SC_GPIO_Port, SC_Pin, GPIO_PIN_RESET);
 8000338:	2380      	movs	r3, #128	@ 0x80
 800033a:	019b      	lsls	r3, r3, #6
 800033c:	480d      	ldr	r0, [pc, #52]	@ (8000374 <comm_write+0xa8>)
 800033e:	2200      	movs	r2, #0
 8000340:	0019      	movs	r1, r3
 8000342:	f000 fd49 	bl	8000dd8 <HAL_GPIO_WritePin>
    for (uint8_t n = 0; n < 8; n++) {
 8000346:	210f      	movs	r1, #15
 8000348:	187b      	adds	r3, r7, r1
 800034a:	781a      	ldrb	r2, [r3, #0]
 800034c:	187b      	adds	r3, r7, r1
 800034e:	3201      	adds	r2, #1
 8000350:	701a      	strb	r2, [r3, #0]
 8000352:	230f      	movs	r3, #15
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	2b07      	cmp	r3, #7
 800035a:	d9d0      	bls.n	80002fe <comm_write+0x32>
    }

    HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 800035c:	2380      	movs	r3, #128	@ 0x80
 800035e:	015b      	lsls	r3, r3, #5
 8000360:	4804      	ldr	r0, [pc, #16]	@ (8000374 <comm_write+0xa8>)
 8000362:	2201      	movs	r2, #1
 8000364:	0019      	movs	r1, r3
 8000366:	f000 fd37 	bl	8000dd8 <HAL_GPIO_WritePin>
}
 800036a:	46c0      	nop			@ (mov r8, r8)
 800036c:	46bd      	mov	sp, r7
 800036e:	b004      	add	sp, #16
 8000370:	bd80      	pop	{r7, pc}
 8000372:	46c0      	nop			@ (mov r8, r8)
 8000374:	48000400 	.word	0x48000400

08000378 <init_LCD>:

void init_LCD(void) {
 8000378:	b580      	push	{r7, lr}
 800037a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET);
 800037c:	2380      	movs	r3, #128	@ 0x80
 800037e:	011b      	lsls	r3, r3, #4
 8000380:	4817      	ldr	r0, [pc, #92]	@ (80003e0 <init_LCD+0x68>)
 8000382:	2200      	movs	r2, #0
 8000384:	0019      	movs	r1, r3
 8000386:	f000 fd27 	bl	8000dd8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800038a:	2064      	movs	r0, #100	@ 0x64
 800038c:	f000 fadc 	bl	8000948 <HAL_Delay>
	HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET);
 8000390:	2380      	movs	r3, #128	@ 0x80
 8000392:	011b      	lsls	r3, r3, #4
 8000394:	4812      	ldr	r0, [pc, #72]	@ (80003e0 <init_LCD+0x68>)
 8000396:	2201      	movs	r2, #1
 8000398:	0019      	movs	r1, r3
 800039a:	f000 fd1d 	bl	8000dd8 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800039e:	2064      	movs	r0, #100	@ 0x64
 80003a0:	f000 fad2 	bl	8000948 <HAL_Delay>
    comm_write(0xA0); // ADC select
 80003a4:	20a0      	movs	r0, #160	@ 0xa0
 80003a6:	f7ff ff91 	bl	80002cc <comm_write>
    comm_write(0xAE); // Display OFF
 80003aa:	20ae      	movs	r0, #174	@ 0xae
 80003ac:	f7ff ff8e 	bl	80002cc <comm_write>
    comm_write(0xC8); // COM direction scan
 80003b0:	20c8      	movs	r0, #200	@ 0xc8
 80003b2:	f7ff ff8b 	bl	80002cc <comm_write>
    comm_write(0xA2); // LCD bias set
 80003b6:	20a2      	movs	r0, #162	@ 0xa2
 80003b8:	f7ff ff88 	bl	80002cc <comm_write>
    comm_write(0x2F); // Power Control set
 80003bc:	202f      	movs	r0, #47	@ 0x2f
 80003be:	f7ff ff85 	bl	80002cc <comm_write>
    comm_write(0x21); // Resistor Ratio Set
 80003c2:	2021      	movs	r0, #33	@ 0x21
 80003c4:	f7ff ff82 	bl	80002cc <comm_write>
    comm_write(0x81); // Electronic Volume Command (contrast)
 80003c8:	2081      	movs	r0, #129	@ 0x81
 80003ca:	f7ff ff7f 	bl	80002cc <comm_write>
    comm_write(0x20); // Volume value
 80003ce:	2020      	movs	r0, #32
 80003d0:	f7ff ff7c 	bl	80002cc <comm_write>
    comm_write(0xAF); // Display ON
 80003d4:	20af      	movs	r0, #175	@ 0xaf
 80003d6:	f7ff ff79 	bl	80002cc <comm_write>
}
 80003da:	46c0      	nop			@ (mov r8, r8)
 80003dc:	46bd      	mov	sp, r7
 80003de:	bd80      	pop	{r7, pc}
 80003e0:	48000400 	.word	0x48000400

080003e4 <ClearLCD>:

void ClearLCD(void) {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
    for (uint8_t page = 0xB0; page < 0xB4; page++) {
 80003ea:	1dfb      	adds	r3, r7, #7
 80003ec:	22b0      	movs	r2, #176	@ 0xb0
 80003ee:	701a      	strb	r2, [r3, #0]
 80003f0:	e020      	b.n	8000434 <ClearLCD+0x50>
        comm_write(page);
 80003f2:	1dfb      	adds	r3, r7, #7
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	0018      	movs	r0, r3
 80003f8:	f7ff ff68 	bl	80002cc <comm_write>
        comm_write(0x10);
 80003fc:	2010      	movs	r0, #16
 80003fe:	f7ff ff65 	bl	80002cc <comm_write>
        comm_write(0x00);
 8000402:	2000      	movs	r0, #0
 8000404:	f7ff ff62 	bl	80002cc <comm_write>
        for (uint8_t col = 0; col < 128; col++)
 8000408:	1dbb      	adds	r3, r7, #6
 800040a:	2200      	movs	r2, #0
 800040c:	701a      	strb	r2, [r3, #0]
 800040e:	e007      	b.n	8000420 <ClearLCD+0x3c>
            data_write(0x00);
 8000410:	2000      	movs	r0, #0
 8000412:	f7ff ff05 	bl	8000220 <data_write>
        for (uint8_t col = 0; col < 128; col++)
 8000416:	1dbb      	adds	r3, r7, #6
 8000418:	781a      	ldrb	r2, [r3, #0]
 800041a:	1dbb      	adds	r3, r7, #6
 800041c:	3201      	adds	r2, #1
 800041e:	701a      	strb	r2, [r3, #0]
 8000420:	1dbb      	adds	r3, r7, #6
 8000422:	781b      	ldrb	r3, [r3, #0]
 8000424:	b25b      	sxtb	r3, r3
 8000426:	2b00      	cmp	r3, #0
 8000428:	daf2      	bge.n	8000410 <ClearLCD+0x2c>
    for (uint8_t page = 0xB0; page < 0xB4; page++) {
 800042a:	1dfb      	adds	r3, r7, #7
 800042c:	781a      	ldrb	r2, [r3, #0]
 800042e:	1dfb      	adds	r3, r7, #7
 8000430:	3201      	adds	r2, #1
 8000432:	701a      	strb	r2, [r3, #0]
 8000434:	1dfb      	adds	r3, r7, #7
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2bb3      	cmp	r3, #179	@ 0xb3
 800043a:	d9da      	bls.n	80003f2 <ClearLCD+0xe>
    }
    comm_write(0xAF);
 800043c:	20af      	movs	r0, #175	@ 0xaf
 800043e:	f7ff ff45 	bl	80002cc <comm_write>
}
 8000442:	46c0      	nop			@ (mov r8, r8)
 8000444:	46bd      	mov	sp, r7
 8000446:	b002      	add	sp, #8
 8000448:	bd80      	pop	{r7, pc}
	...

0800044c <ProgramWave>:
		case (SAWTOOTH):
			break;
	}
}

void ProgramWave() {
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
	uint16_t txBuf[5] = {
 8000452:	1d3b      	adds	r3, r7, #4
 8000454:	4a0e      	ldr	r2, [pc, #56]	@ (8000490 <ProgramWave+0x44>)
 8000456:	ca03      	ldmia	r2!, {r0, r1}
 8000458:	c303      	stmia	r3!, {r0, r1}
 800045a:	8812      	ldrh	r2, [r2, #0]
 800045c:	801a      	strh	r2, [r3, #0]
	    0x4000,   // FREQ0 MSB
	    0xC000,   // PHASE0
	    0x2020    // Exit reset, triangle
	};

	HAL_GPIO_WritePin(FSYNC_GPIO_Port, FSYNC_Pin, GPIO_PIN_RESET);
 800045e:	2390      	movs	r3, #144	@ 0x90
 8000460:	05db      	lsls	r3, r3, #23
 8000462:	2200      	movs	r2, #0
 8000464:	2110      	movs	r1, #16
 8000466:	0018      	movs	r0, r3
 8000468:	f000 fcb6 	bl	8000dd8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (uint8_t*)txBuf, 5, HAL_MAX_DELAY);
 800046c:	2301      	movs	r3, #1
 800046e:	425b      	negs	r3, r3
 8000470:	1d39      	adds	r1, r7, #4
 8000472:	4808      	ldr	r0, [pc, #32]	@ (8000494 <ProgramWave+0x48>)
 8000474:	2205      	movs	r2, #5
 8000476:	f001 f9c3 	bl	8001800 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(FSYNC_GPIO_Port, FSYNC_Pin, GPIO_PIN_SET);
 800047a:	2390      	movs	r3, #144	@ 0x90
 800047c:	05db      	lsls	r3, r3, #23
 800047e:	2201      	movs	r2, #1
 8000480:	2110      	movs	r1, #16
 8000482:	0018      	movs	r0, r3
 8000484:	f000 fca8 	bl	8000dd8 <HAL_GPIO_WritePin>
}
 8000488:	46c0      	nop			@ (mov r8, r8)
 800048a:	46bd      	mov	sp, r7
 800048c:	b004      	add	sp, #16
 800048e:	bd80      	pop	{r7, pc}
 8000490:	08001e1c 	.word	0x08001e1c
 8000494:	20000028 	.word	0x20000028

08000498 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  hspi1.Instance = SPI1;                       // SPI peripheral
 800049c:	4b1c      	ldr	r3, [pc, #112]	@ (8000510 <main+0x78>)
 800049e:	4a1d      	ldr	r2, [pc, #116]	@ (8000514 <main+0x7c>)
 80004a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;           // MASTER or SLAVE
 80004a2:	4b1b      	ldr	r3, [pc, #108]	@ (8000510 <main+0x78>)
 80004a4:	2282      	movs	r2, #130	@ 0x82
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;  // Full-duplex
 80004aa:	4b19      	ldr	r3, [pc, #100]	@ (8000510 <main+0x78>)
 80004ac:	2280      	movs	r2, #128	@ 0x80
 80004ae:	0212      	lsls	r2, r2, #8
 80004b0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;     // 8-bit data
 80004b2:	4b17      	ldr	r3, [pc, #92]	@ (8000510 <main+0x78>)
 80004b4:	22f0      	movs	r2, #240	@ 0xf0
 80004b6:	0112      	lsls	r2, r2, #4
 80004b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;   // Clock idle state
 80004ba:	4b15      	ldr	r3, [pc, #84]	@ (8000510 <main+0x78>)
 80004bc:	2200      	movs	r2, #0
 80004be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;       // Clock capture edge
 80004c0:	4b13      	ldr	r3, [pc, #76]	@ (8000510 <main+0x78>)
 80004c2:	2200      	movs	r2, #0
 80004c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;               // Software-controlled CS
 80004c6:	4b12      	ldr	r3, [pc, #72]	@ (8000510 <main+0x78>)
 80004c8:	2280      	movs	r2, #128	@ 0x80
 80004ca:	0092      	lsls	r2, r2, #2
 80004cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; // 8 MHz
 80004ce:	4b10      	ldr	r3, [pc, #64]	@ (8000510 <main+0x78>)
 80004d0:	2210      	movs	r2, #16
 80004d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000510 <main+0x78>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004da:	4b0d      	ldr	r3, [pc, #52]	@ (8000510 <main+0x78>)
 80004dc:	2200      	movs	r2, #0
 80004de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000510 <main+0x78>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	629a      	str	r2, [r3, #40]	@ 0x28

  // Initialize SPI
  HAL_SPI_Init(&hspi1);
 80004e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000510 <main+0x78>)
 80004e8:	0018      	movs	r0, r3
 80004ea:	f001 f8d1 	bl	8001690 <HAL_SPI_Init>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ee:	f000 f9c7 	bl	8000880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f2:	f000 f811 	bl	8000518 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f6:	f000 f88d 	bl	8000614 <MX_GPIO_Init>
  MX_SPI1_Init();
 80004fa:	f000 f84d 	bl	8000598 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  init_LCD();
 80004fe:	f7ff ff3b 	bl	8000378 <init_LCD>
  ClearLCD();
 8000502:	f7ff ff6f 	bl	80003e4 <ClearLCD>
  ProgramWave();
 8000506:	f7ff ffa1 	bl	800044c <ProgramWave>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800050a:	46c0      	nop			@ (mov r8, r8)
 800050c:	e7fd      	b.n	800050a <main+0x72>
 800050e:	46c0      	nop			@ (mov r8, r8)
 8000510:	20000028 	.word	0x20000028
 8000514:	40013000 	.word	0x40013000

08000518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000518:	b590      	push	{r4, r7, lr}
 800051a:	b091      	sub	sp, #68	@ 0x44
 800051c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051e:	2410      	movs	r4, #16
 8000520:	193b      	adds	r3, r7, r4
 8000522:	0018      	movs	r0, r3
 8000524:	2330      	movs	r3, #48	@ 0x30
 8000526:	001a      	movs	r2, r3
 8000528:	2100      	movs	r1, #0
 800052a:	f001 fc3f 	bl	8001dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800052e:	003b      	movs	r3, r7
 8000530:	0018      	movs	r0, r3
 8000532:	2310      	movs	r3, #16
 8000534:	001a      	movs	r2, r3
 8000536:	2100      	movs	r1, #0
 8000538:	f001 fc38 	bl	8001dac <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800053c:	0021      	movs	r1, r4
 800053e:	187b      	adds	r3, r7, r1
 8000540:	2202      	movs	r2, #2
 8000542:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000544:	187b      	adds	r3, r7, r1
 8000546:	2201      	movs	r2, #1
 8000548:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800054a:	187b      	adds	r3, r7, r1
 800054c:	2210      	movs	r2, #16
 800054e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000550:	187b      	adds	r3, r7, r1
 8000552:	2200      	movs	r2, #0
 8000554:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000556:	187b      	adds	r3, r7, r1
 8000558:	0018      	movs	r0, r3
 800055a:	f000 fc5b 	bl	8000e14 <HAL_RCC_OscConfig>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000562:	f000 f8cf 	bl	8000704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000566:	003b      	movs	r3, r7
 8000568:	2207      	movs	r2, #7
 800056a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800056c:	003b      	movs	r3, r7
 800056e:	2200      	movs	r2, #0
 8000570:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000572:	003b      	movs	r3, r7
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000578:	003b      	movs	r3, r7
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800057e:	003b      	movs	r3, r7
 8000580:	2100      	movs	r1, #0
 8000582:	0018      	movs	r0, r3
 8000584:	f000 ff60 	bl	8001448 <HAL_RCC_ClockConfig>
 8000588:	1e03      	subs	r3, r0, #0
 800058a:	d001      	beq.n	8000590 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800058c:	f000 f8ba 	bl	8000704 <Error_Handler>
  }
}
 8000590:	46c0      	nop			@ (mov r8, r8)
 8000592:	46bd      	mov	sp, r7
 8000594:	b011      	add	sp, #68	@ 0x44
 8000596:	bd90      	pop	{r4, r7, pc}

08000598 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800059c:	4b1b      	ldr	r3, [pc, #108]	@ (800060c <MX_SPI1_Init+0x74>)
 800059e:	4a1c      	ldr	r2, [pc, #112]	@ (8000610 <MX_SPI1_Init+0x78>)
 80005a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80005a2:	4b1a      	ldr	r3, [pc, #104]	@ (800060c <MX_SPI1_Init+0x74>)
 80005a4:	2282      	movs	r2, #130	@ 0x82
 80005a6:	0052      	lsls	r2, r2, #1
 80005a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80005aa:	4b18      	ldr	r3, [pc, #96]	@ (800060c <MX_SPI1_Init+0x74>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80005b0:	4b16      	ldr	r3, [pc, #88]	@ (800060c <MX_SPI1_Init+0x74>)
 80005b2:	22c0      	movs	r2, #192	@ 0xc0
 80005b4:	0092      	lsls	r2, r2, #2
 80005b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005b8:	4b14      	ldr	r3, [pc, #80]	@ (800060c <MX_SPI1_Init+0x74>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005be:	4b13      	ldr	r3, [pc, #76]	@ (800060c <MX_SPI1_Init+0x74>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80005c4:	4b11      	ldr	r3, [pc, #68]	@ (800060c <MX_SPI1_Init+0x74>)
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	0092      	lsls	r2, r2, #2
 80005ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <MX_SPI1_Init+0x74>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005d2:	4b0e      	ldr	r3, [pc, #56]	@ (800060c <MX_SPI1_Init+0x74>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80005d8:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <MX_SPI1_Init+0x74>)
 80005da:	2200      	movs	r2, #0
 80005dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005de:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <MX_SPI1_Init+0x74>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <MX_SPI1_Init+0x74>)
 80005e6:	2207      	movs	r2, #7
 80005e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80005ea:	4b08      	ldr	r3, [pc, #32]	@ (800060c <MX_SPI1_Init+0x74>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80005f0:	4b06      	ldr	r3, [pc, #24]	@ (800060c <MX_SPI1_Init+0x74>)
 80005f2:	2208      	movs	r2, #8
 80005f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80005f6:	4b05      	ldr	r3, [pc, #20]	@ (800060c <MX_SPI1_Init+0x74>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 f849 	bl	8001690 <HAL_SPI_Init>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000602:	f000 f87f 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000606:	46c0      	nop			@ (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000028 	.word	0x20000028
 8000610:	40013000 	.word	0x40013000

08000614 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000614:	b590      	push	{r4, r7, lr}
 8000616:	b089      	sub	sp, #36	@ 0x24
 8000618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061a:	240c      	movs	r4, #12
 800061c:	193b      	adds	r3, r7, r4
 800061e:	0018      	movs	r0, r3
 8000620:	2314      	movs	r3, #20
 8000622:	001a      	movs	r2, r3
 8000624:	2100      	movs	r1, #0
 8000626:	f001 fbc1 	bl	8001dac <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	4b34      	ldr	r3, [pc, #208]	@ (80006fc <MX_GPIO_Init+0xe8>)
 800062c:	695a      	ldr	r2, [r3, #20]
 800062e:	4b33      	ldr	r3, [pc, #204]	@ (80006fc <MX_GPIO_Init+0xe8>)
 8000630:	2180      	movs	r1, #128	@ 0x80
 8000632:	0289      	lsls	r1, r1, #10
 8000634:	430a      	orrs	r2, r1
 8000636:	615a      	str	r2, [r3, #20]
 8000638:	4b30      	ldr	r3, [pc, #192]	@ (80006fc <MX_GPIO_Init+0xe8>)
 800063a:	695a      	ldr	r2, [r3, #20]
 800063c:	2380      	movs	r3, #128	@ 0x80
 800063e:	029b      	lsls	r3, r3, #10
 8000640:	4013      	ands	r3, r2
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000646:	4b2d      	ldr	r3, [pc, #180]	@ (80006fc <MX_GPIO_Init+0xe8>)
 8000648:	695a      	ldr	r2, [r3, #20]
 800064a:	4b2c      	ldr	r3, [pc, #176]	@ (80006fc <MX_GPIO_Init+0xe8>)
 800064c:	2180      	movs	r1, #128	@ 0x80
 800064e:	02c9      	lsls	r1, r1, #11
 8000650:	430a      	orrs	r2, r1
 8000652:	615a      	str	r2, [r3, #20]
 8000654:	4b29      	ldr	r3, [pc, #164]	@ (80006fc <MX_GPIO_Init+0xe8>)
 8000656:	695a      	ldr	r2, [r3, #20]
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	02db      	lsls	r3, r3, #11
 800065c:	4013      	ands	r3, r2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000662:	2390      	movs	r3, #144	@ 0x90
 8000664:	05db      	lsls	r3, r3, #23
 8000666:	2200      	movs	r2, #0
 8000668:	2110      	movs	r1, #16
 800066a:	0018      	movs	r0, r3
 800066c:	f000 fbb4 	bl	8000dd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000670:	23f8      	movs	r3, #248	@ 0xf8
 8000672:	021b      	lsls	r3, r3, #8
 8000674:	4822      	ldr	r0, [pc, #136]	@ (8000700 <MX_GPIO_Init+0xec>)
 8000676:	2200      	movs	r2, #0
 8000678:	0019      	movs	r1, r3
 800067a:	f000 fbad 	bl	8000dd8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800067e:	193b      	adds	r3, r7, r4
 8000680:	2210      	movs	r2, #16
 8000682:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	193b      	adds	r3, r7, r4
 8000686:	2201      	movs	r2, #1
 8000688:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800068a:	193b      	adds	r3, r7, r4
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000690:	193b      	adds	r3, r7, r4
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	193a      	adds	r2, r7, r4
 8000698:	2390      	movs	r3, #144	@ 0x90
 800069a:	05db      	lsls	r3, r3, #23
 800069c:	0011      	movs	r1, r2
 800069e:	0018      	movs	r0, r3
 80006a0:	f000 fa2a 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80006a4:	0021      	movs	r1, r4
 80006a6:	187b      	adds	r3, r7, r1
 80006a8:	22f8      	movs	r2, #248	@ 0xf8
 80006aa:	0212      	lsls	r2, r2, #8
 80006ac:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ae:	000c      	movs	r4, r1
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2201      	movs	r2, #1
 80006b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	4a0e      	ldr	r2, [pc, #56]	@ (8000700 <MX_GPIO_Init+0xec>)
 80006c6:	0019      	movs	r1, r3
 80006c8:	0010      	movs	r0, r2
 80006ca:	f000 fa15 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 80006ce:	0021      	movs	r1, r4
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	22f0      	movs	r2, #240	@ 0xf0
 80006d4:	0112      	lsls	r2, r2, #4
 80006d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006d8:	187b      	adds	r3, r7, r1
 80006da:	2200      	movs	r2, #0
 80006dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006de:	187b      	adds	r3, r7, r1
 80006e0:	2201      	movs	r2, #1
 80006e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e4:	187a      	adds	r2, r7, r1
 80006e6:	2390      	movs	r3, #144	@ 0x90
 80006e8:	05db      	lsls	r3, r3, #23
 80006ea:	0011      	movs	r1, r2
 80006ec:	0018      	movs	r0, r3
 80006ee:	f000 fa03 	bl	8000af8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	46bd      	mov	sp, r7
 80006f6:	b009      	add	sp, #36	@ 0x24
 80006f8:	bd90      	pop	{r4, r7, pc}
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	40021000 	.word	0x40021000
 8000700:	48000400 	.word	0x48000400

08000704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000708:	b672      	cpsid	i
}
 800070a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070c:	46c0      	nop			@ (mov r8, r8)
 800070e:	e7fd      	b.n	800070c <Error_Handler+0x8>

08000710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000716:	4b0f      	ldr	r3, [pc, #60]	@ (8000754 <HAL_MspInit+0x44>)
 8000718:	699a      	ldr	r2, [r3, #24]
 800071a:	4b0e      	ldr	r3, [pc, #56]	@ (8000754 <HAL_MspInit+0x44>)
 800071c:	2101      	movs	r1, #1
 800071e:	430a      	orrs	r2, r1
 8000720:	619a      	str	r2, [r3, #24]
 8000722:	4b0c      	ldr	r3, [pc, #48]	@ (8000754 <HAL_MspInit+0x44>)
 8000724:	699b      	ldr	r3, [r3, #24]
 8000726:	2201      	movs	r2, #1
 8000728:	4013      	ands	r3, r2
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800072e:	4b09      	ldr	r3, [pc, #36]	@ (8000754 <HAL_MspInit+0x44>)
 8000730:	69da      	ldr	r2, [r3, #28]
 8000732:	4b08      	ldr	r3, [pc, #32]	@ (8000754 <HAL_MspInit+0x44>)
 8000734:	2180      	movs	r1, #128	@ 0x80
 8000736:	0549      	lsls	r1, r1, #21
 8000738:	430a      	orrs	r2, r1
 800073a:	61da      	str	r2, [r3, #28]
 800073c:	4b05      	ldr	r3, [pc, #20]	@ (8000754 <HAL_MspInit+0x44>)
 800073e:	69da      	ldr	r2, [r3, #28]
 8000740:	2380      	movs	r3, #128	@ 0x80
 8000742:	055b      	lsls	r3, r3, #21
 8000744:	4013      	ands	r3, r2
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074a:	46c0      	nop			@ (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	b002      	add	sp, #8
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			@ (mov r8, r8)
 8000754:	40021000 	.word	0x40021000

08000758 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b08b      	sub	sp, #44	@ 0x2c
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000760:	2414      	movs	r4, #20
 8000762:	193b      	adds	r3, r7, r4
 8000764:	0018      	movs	r0, r3
 8000766:	2314      	movs	r3, #20
 8000768:	001a      	movs	r2, r3
 800076a:	2100      	movs	r1, #0
 800076c:	f001 fb1e 	bl	8001dac <memset>
  if(hspi->Instance==SPI1)
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a1c      	ldr	r2, [pc, #112]	@ (80007e8 <HAL_SPI_MspInit+0x90>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d132      	bne.n	80007e0 <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800077a:	4b1c      	ldr	r3, [pc, #112]	@ (80007ec <HAL_SPI_MspInit+0x94>)
 800077c:	699a      	ldr	r2, [r3, #24]
 800077e:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <HAL_SPI_MspInit+0x94>)
 8000780:	2180      	movs	r1, #128	@ 0x80
 8000782:	0149      	lsls	r1, r1, #5
 8000784:	430a      	orrs	r2, r1
 8000786:	619a      	str	r2, [r3, #24]
 8000788:	4b18      	ldr	r3, [pc, #96]	@ (80007ec <HAL_SPI_MspInit+0x94>)
 800078a:	699a      	ldr	r2, [r3, #24]
 800078c:	2380      	movs	r3, #128	@ 0x80
 800078e:	015b      	lsls	r3, r3, #5
 8000790:	4013      	ands	r3, r2
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_SPI_MspInit+0x94>)
 8000798:	695a      	ldr	r2, [r3, #20]
 800079a:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <HAL_SPI_MspInit+0x94>)
 800079c:	2180      	movs	r1, #128	@ 0x80
 800079e:	0289      	lsls	r1, r1, #10
 80007a0:	430a      	orrs	r2, r1
 80007a2:	615a      	str	r2, [r3, #20]
 80007a4:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <HAL_SPI_MspInit+0x94>)
 80007a6:	695a      	ldr	r2, [r3, #20]
 80007a8:	2380      	movs	r3, #128	@ 0x80
 80007aa:	029b      	lsls	r3, r3, #10
 80007ac:	4013      	ands	r3, r2
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80007b2:	0021      	movs	r1, r4
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	22a0      	movs	r2, #160	@ 0xa0
 80007b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ba:	187b      	adds	r3, r7, r1
 80007bc:	2202      	movs	r2, #2
 80007be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2203      	movs	r2, #3
 80007ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2200      	movs	r2, #0
 80007d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d2:	187a      	adds	r2, r7, r1
 80007d4:	2390      	movs	r3, #144	@ 0x90
 80007d6:	05db      	lsls	r3, r3, #23
 80007d8:	0011      	movs	r1, r2
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 f98c 	bl	8000af8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80007e0:	46c0      	nop			@ (mov r8, r8)
 80007e2:	46bd      	mov	sp, r7
 80007e4:	b00b      	add	sp, #44	@ 0x2c
 80007e6:	bd90      	pop	{r4, r7, pc}
 80007e8:	40013000 	.word	0x40013000
 80007ec:	40021000 	.word	0x40021000

080007f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	e7fd      	b.n	80007f4 <NMI_Handler+0x4>

080007f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007fc:	46c0      	nop			@ (mov r8, r8)
 80007fe:	e7fd      	b.n	80007fc <HardFault_Handler+0x4>

08000800 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000804:	46c0      	nop			@ (mov r8, r8)
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800080a:	b580      	push	{r7, lr}
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}

08000814 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000818:	f000 f87a 	bl	8000910 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081c:	46c0      	nop			@ (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}

08000822 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000822:	b580      	push	{r7, lr}
 8000824:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800082c:	480d      	ldr	r0, [pc, #52]	@ (8000864 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800082e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000830:	f7ff fff7 	bl	8000822 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000834:	480c      	ldr	r0, [pc, #48]	@ (8000868 <LoopForever+0x6>)
  ldr r1, =_edata
 8000836:	490d      	ldr	r1, [pc, #52]	@ (800086c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000838:	4a0d      	ldr	r2, [pc, #52]	@ (8000870 <LoopForever+0xe>)
  movs r3, #0
 800083a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800083c:	e002      	b.n	8000844 <LoopCopyDataInit>

0800083e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800083e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000842:	3304      	adds	r3, #4

08000844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000848:	d3f9      	bcc.n	800083e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800084a:	4a0a      	ldr	r2, [pc, #40]	@ (8000874 <LoopForever+0x12>)
  ldr r4, =_ebss
 800084c:	4c0a      	ldr	r4, [pc, #40]	@ (8000878 <LoopForever+0x16>)
  movs r3, #0
 800084e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000850:	e001      	b.n	8000856 <LoopFillZerobss>

08000852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000854:	3204      	adds	r2, #4

08000856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000858:	d3fb      	bcc.n	8000852 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800085a:	f001 faaf 	bl	8001dbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800085e:	f7ff fe1b 	bl	8000498 <main>

08000862 <LoopForever>:

LoopForever:
    b LoopForever
 8000862:	e7fe      	b.n	8000862 <LoopForever>
  ldr   r0, =_estack
 8000864:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800086c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000870:	08001e60 	.word	0x08001e60
  ldr r2, =_sbss
 8000874:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000878:	20000090 	.word	0x20000090

0800087c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800087c:	e7fe      	b.n	800087c <ADC1_IRQHandler>
	...

08000880 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000884:	4b07      	ldr	r3, [pc, #28]	@ (80008a4 <HAL_Init+0x24>)
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <HAL_Init+0x24>)
 800088a:	2110      	movs	r1, #16
 800088c:	430a      	orrs	r2, r1
 800088e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000890:	2003      	movs	r0, #3
 8000892:	f000 f809 	bl	80008a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000896:	f7ff ff3b 	bl	8000710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800089a:	2300      	movs	r3, #0
}
 800089c:	0018      	movs	r0, r3
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	40022000 	.word	0x40022000

080008a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a8:	b590      	push	{r4, r7, lr}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <HAL_InitTick+0x5c>)
 80008b2:	681c      	ldr	r4, [r3, #0]
 80008b4:	4b14      	ldr	r3, [pc, #80]	@ (8000908 <HAL_InitTick+0x60>)
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	0019      	movs	r1, r3
 80008ba:	23fa      	movs	r3, #250	@ 0xfa
 80008bc:	0098      	lsls	r0, r3, #2
 80008be:	f7ff fc23 	bl	8000108 <__udivsi3>
 80008c2:	0003      	movs	r3, r0
 80008c4:	0019      	movs	r1, r3
 80008c6:	0020      	movs	r0, r4
 80008c8:	f7ff fc1e 	bl	8000108 <__udivsi3>
 80008cc:	0003      	movs	r3, r0
 80008ce:	0018      	movs	r0, r3
 80008d0:	f000 f905 	bl	8000ade <HAL_SYSTICK_Config>
 80008d4:	1e03      	subs	r3, r0, #0
 80008d6:	d001      	beq.n	80008dc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008d8:	2301      	movs	r3, #1
 80008da:	e00f      	b.n	80008fc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b03      	cmp	r3, #3
 80008e0:	d80b      	bhi.n	80008fa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e2:	6879      	ldr	r1, [r7, #4]
 80008e4:	2301      	movs	r3, #1
 80008e6:	425b      	negs	r3, r3
 80008e8:	2200      	movs	r2, #0
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 f8e2 	bl	8000ab4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f0:	4b06      	ldr	r3, [pc, #24]	@ (800090c <HAL_InitTick+0x64>)
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008f6:	2300      	movs	r3, #0
 80008f8:	e000      	b.n	80008fc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008fa:	2301      	movs	r3, #1
}
 80008fc:	0018      	movs	r0, r3
 80008fe:	46bd      	mov	sp, r7
 8000900:	b003      	add	sp, #12
 8000902:	bd90      	pop	{r4, r7, pc}
 8000904:	20000000 	.word	0x20000000
 8000908:	20000008 	.word	0x20000008
 800090c:	20000004 	.word	0x20000004

08000910 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000914:	4b05      	ldr	r3, [pc, #20]	@ (800092c <HAL_IncTick+0x1c>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	001a      	movs	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <HAL_IncTick+0x20>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	18d2      	adds	r2, r2, r3
 8000920:	4b03      	ldr	r3, [pc, #12]	@ (8000930 <HAL_IncTick+0x20>)
 8000922:	601a      	str	r2, [r3, #0]
}
 8000924:	46c0      	nop			@ (mov r8, r8)
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	46c0      	nop			@ (mov r8, r8)
 800092c:	20000008 	.word	0x20000008
 8000930:	2000008c 	.word	0x2000008c

08000934 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  return uwTick;
 8000938:	4b02      	ldr	r3, [pc, #8]	@ (8000944 <HAL_GetTick+0x10>)
 800093a:	681b      	ldr	r3, [r3, #0]
}
 800093c:	0018      	movs	r0, r3
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	2000008c 	.word	0x2000008c

08000948 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b084      	sub	sp, #16
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000950:	f7ff fff0 	bl	8000934 <HAL_GetTick>
 8000954:	0003      	movs	r3, r0
 8000956:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	3301      	adds	r3, #1
 8000960:	d005      	beq.n	800096e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000962:	4b0a      	ldr	r3, [pc, #40]	@ (800098c <HAL_Delay+0x44>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	001a      	movs	r2, r3
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	189b      	adds	r3, r3, r2
 800096c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800096e:	46c0      	nop			@ (mov r8, r8)
 8000970:	f7ff ffe0 	bl	8000934 <HAL_GetTick>
 8000974:	0002      	movs	r2, r0
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	68fa      	ldr	r2, [r7, #12]
 800097c:	429a      	cmp	r2, r3
 800097e:	d8f7      	bhi.n	8000970 <HAL_Delay+0x28>
  {
  }
}
 8000980:	46c0      	nop			@ (mov r8, r8)
 8000982:	46c0      	nop			@ (mov r8, r8)
 8000984:	46bd      	mov	sp, r7
 8000986:	b004      	add	sp, #16
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			@ (mov r8, r8)
 800098c:	20000008 	.word	0x20000008

08000990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000990:	b590      	push	{r4, r7, lr}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	0002      	movs	r2, r0
 8000998:	6039      	str	r1, [r7, #0]
 800099a:	1dfb      	adds	r3, r7, #7
 800099c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80009a4:	d828      	bhi.n	80009f8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009a6:	4a2f      	ldr	r2, [pc, #188]	@ (8000a64 <__NVIC_SetPriority+0xd4>)
 80009a8:	1dfb      	adds	r3, r7, #7
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	b25b      	sxtb	r3, r3
 80009ae:	089b      	lsrs	r3, r3, #2
 80009b0:	33c0      	adds	r3, #192	@ 0xc0
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	589b      	ldr	r3, [r3, r2]
 80009b6:	1dfa      	adds	r2, r7, #7
 80009b8:	7812      	ldrb	r2, [r2, #0]
 80009ba:	0011      	movs	r1, r2
 80009bc:	2203      	movs	r2, #3
 80009be:	400a      	ands	r2, r1
 80009c0:	00d2      	lsls	r2, r2, #3
 80009c2:	21ff      	movs	r1, #255	@ 0xff
 80009c4:	4091      	lsls	r1, r2
 80009c6:	000a      	movs	r2, r1
 80009c8:	43d2      	mvns	r2, r2
 80009ca:	401a      	ands	r2, r3
 80009cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	019b      	lsls	r3, r3, #6
 80009d2:	22ff      	movs	r2, #255	@ 0xff
 80009d4:	401a      	ands	r2, r3
 80009d6:	1dfb      	adds	r3, r7, #7
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	0018      	movs	r0, r3
 80009dc:	2303      	movs	r3, #3
 80009de:	4003      	ands	r3, r0
 80009e0:	00db      	lsls	r3, r3, #3
 80009e2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009e4:	481f      	ldr	r0, [pc, #124]	@ (8000a64 <__NVIC_SetPriority+0xd4>)
 80009e6:	1dfb      	adds	r3, r7, #7
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	b25b      	sxtb	r3, r3
 80009ec:	089b      	lsrs	r3, r3, #2
 80009ee:	430a      	orrs	r2, r1
 80009f0:	33c0      	adds	r3, #192	@ 0xc0
 80009f2:	009b      	lsls	r3, r3, #2
 80009f4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009f6:	e031      	b.n	8000a5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a68 <__NVIC_SetPriority+0xd8>)
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	0019      	movs	r1, r3
 8000a00:	230f      	movs	r3, #15
 8000a02:	400b      	ands	r3, r1
 8000a04:	3b08      	subs	r3, #8
 8000a06:	089b      	lsrs	r3, r3, #2
 8000a08:	3306      	adds	r3, #6
 8000a0a:	009b      	lsls	r3, r3, #2
 8000a0c:	18d3      	adds	r3, r2, r3
 8000a0e:	3304      	adds	r3, #4
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	1dfa      	adds	r2, r7, #7
 8000a14:	7812      	ldrb	r2, [r2, #0]
 8000a16:	0011      	movs	r1, r2
 8000a18:	2203      	movs	r2, #3
 8000a1a:	400a      	ands	r2, r1
 8000a1c:	00d2      	lsls	r2, r2, #3
 8000a1e:	21ff      	movs	r1, #255	@ 0xff
 8000a20:	4091      	lsls	r1, r2
 8000a22:	000a      	movs	r2, r1
 8000a24:	43d2      	mvns	r2, r2
 8000a26:	401a      	ands	r2, r3
 8000a28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	019b      	lsls	r3, r3, #6
 8000a2e:	22ff      	movs	r2, #255	@ 0xff
 8000a30:	401a      	ands	r2, r3
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	0018      	movs	r0, r3
 8000a38:	2303      	movs	r3, #3
 8000a3a:	4003      	ands	r3, r0
 8000a3c:	00db      	lsls	r3, r3, #3
 8000a3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a40:	4809      	ldr	r0, [pc, #36]	@ (8000a68 <__NVIC_SetPriority+0xd8>)
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	001c      	movs	r4, r3
 8000a48:	230f      	movs	r3, #15
 8000a4a:	4023      	ands	r3, r4
 8000a4c:	3b08      	subs	r3, #8
 8000a4e:	089b      	lsrs	r3, r3, #2
 8000a50:	430a      	orrs	r2, r1
 8000a52:	3306      	adds	r3, #6
 8000a54:	009b      	lsls	r3, r3, #2
 8000a56:	18c3      	adds	r3, r0, r3
 8000a58:	3304      	adds	r3, #4
 8000a5a:	601a      	str	r2, [r3, #0]
}
 8000a5c:	46c0      	nop			@ (mov r8, r8)
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	b003      	add	sp, #12
 8000a62:	bd90      	pop	{r4, r7, pc}
 8000a64:	e000e100 	.word	0xe000e100
 8000a68:	e000ed00 	.word	0xe000ed00

08000a6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	1e5a      	subs	r2, r3, #1
 8000a78:	2380      	movs	r3, #128	@ 0x80
 8000a7a:	045b      	lsls	r3, r3, #17
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	d301      	bcc.n	8000a84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a80:	2301      	movs	r3, #1
 8000a82:	e010      	b.n	8000aa6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a84:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab0 <SysTick_Config+0x44>)
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	3a01      	subs	r2, #1
 8000a8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	425b      	negs	r3, r3
 8000a90:	2103      	movs	r1, #3
 8000a92:	0018      	movs	r0, r3
 8000a94:	f7ff ff7c 	bl	8000990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a98:	4b05      	ldr	r3, [pc, #20]	@ (8000ab0 <SysTick_Config+0x44>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a9e:	4b04      	ldr	r3, [pc, #16]	@ (8000ab0 <SysTick_Config+0x44>)
 8000aa0:	2207      	movs	r2, #7
 8000aa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aa4:	2300      	movs	r3, #0
}
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	b002      	add	sp, #8
 8000aac:	bd80      	pop	{r7, pc}
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	e000e010 	.word	0xe000e010

08000ab4 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	60b9      	str	r1, [r7, #8]
 8000abc:	607a      	str	r2, [r7, #4]
 8000abe:	210f      	movs	r1, #15
 8000ac0:	187b      	adds	r3, r7, r1
 8000ac2:	1c02      	adds	r2, r0, #0
 8000ac4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	187b      	adds	r3, r7, r1
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	b25b      	sxtb	r3, r3
 8000ace:	0011      	movs	r1, r2
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f7ff ff5d 	bl	8000990 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b004      	add	sp, #16
 8000adc:	bd80      	pop	{r7, pc}

08000ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	0018      	movs	r0, r3
 8000aea:	f7ff ffbf 	bl	8000a6c <SysTick_Config>
 8000aee:	0003      	movs	r3, r0
}
 8000af0:	0018      	movs	r0, r3
 8000af2:	46bd      	mov	sp, r7
 8000af4:	b002      	add	sp, #8
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b086      	sub	sp, #24
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b06:	e14f      	b.n	8000da8 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2101      	movs	r1, #1
 8000b0e:	697a      	ldr	r2, [r7, #20]
 8000b10:	4091      	lsls	r1, r2
 8000b12:	000a      	movs	r2, r1
 8000b14:	4013      	ands	r3, r2
 8000b16:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d100      	bne.n	8000b20 <HAL_GPIO_Init+0x28>
 8000b1e:	e140      	b.n	8000da2 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	685b      	ldr	r3, [r3, #4]
 8000b24:	2203      	movs	r2, #3
 8000b26:	4013      	ands	r3, r2
 8000b28:	2b01      	cmp	r3, #1
 8000b2a:	d005      	beq.n	8000b38 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	685b      	ldr	r3, [r3, #4]
 8000b30:	2203      	movs	r2, #3
 8000b32:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b34:	2b02      	cmp	r3, #2
 8000b36:	d130      	bne.n	8000b9a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000b3e:	697b      	ldr	r3, [r7, #20]
 8000b40:	005b      	lsls	r3, r3, #1
 8000b42:	2203      	movs	r2, #3
 8000b44:	409a      	lsls	r2, r3
 8000b46:	0013      	movs	r3, r2
 8000b48:	43da      	mvns	r2, r3
 8000b4a:	693b      	ldr	r3, [r7, #16]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	68da      	ldr	r2, [r3, #12]
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	409a      	lsls	r2, r3
 8000b5a:	0013      	movs	r3, r2
 8000b5c:	693a      	ldr	r2, [r7, #16]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b6e:	2201      	movs	r2, #1
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
 8000b74:	0013      	movs	r3, r2
 8000b76:	43da      	mvns	r2, r3
 8000b78:	693b      	ldr	r3, [r7, #16]
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	091b      	lsrs	r3, r3, #4
 8000b84:	2201      	movs	r2, #1
 8000b86:	401a      	ands	r2, r3
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	409a      	lsls	r2, r3
 8000b8c:	0013      	movs	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	2203      	movs	r2, #3
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	2b03      	cmp	r3, #3
 8000ba4:	d017      	beq.n	8000bd6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000bac:	697b      	ldr	r3, [r7, #20]
 8000bae:	005b      	lsls	r3, r3, #1
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	409a      	lsls	r2, r3
 8000bb4:	0013      	movs	r3, r2
 8000bb6:	43da      	mvns	r2, r3
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	409a      	lsls	r2, r3
 8000bc8:	0013      	movs	r3, r2
 8000bca:	693a      	ldr	r2, [r7, #16]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	685b      	ldr	r3, [r3, #4]
 8000bda:	2203      	movs	r2, #3
 8000bdc:	4013      	ands	r3, r2
 8000bde:	2b02      	cmp	r3, #2
 8000be0:	d123      	bne.n	8000c2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	08da      	lsrs	r2, r3, #3
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3208      	adds	r2, #8
 8000bea:	0092      	lsls	r2, r2, #2
 8000bec:	58d3      	ldr	r3, [r2, r3]
 8000bee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	2207      	movs	r2, #7
 8000bf4:	4013      	ands	r3, r2
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	220f      	movs	r2, #15
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	43da      	mvns	r2, r3
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	691a      	ldr	r2, [r3, #16]
 8000c0a:	697b      	ldr	r3, [r7, #20]
 8000c0c:	2107      	movs	r1, #7
 8000c0e:	400b      	ands	r3, r1
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	409a      	lsls	r2, r3
 8000c14:	0013      	movs	r3, r2
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	08da      	lsrs	r2, r3, #3
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	3208      	adds	r2, #8
 8000c24:	0092      	lsls	r2, r2, #2
 8000c26:	6939      	ldr	r1, [r7, #16]
 8000c28:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	2203      	movs	r2, #3
 8000c36:	409a      	lsls	r2, r3
 8000c38:	0013      	movs	r3, r2
 8000c3a:	43da      	mvns	r2, r3
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	2203      	movs	r2, #3
 8000c48:	401a      	ands	r2, r3
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	005b      	lsls	r3, r3, #1
 8000c4e:	409a      	lsls	r2, r3
 8000c50:	0013      	movs	r3, r2
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	685a      	ldr	r2, [r3, #4]
 8000c62:	23c0      	movs	r3, #192	@ 0xc0
 8000c64:	029b      	lsls	r3, r3, #10
 8000c66:	4013      	ands	r3, r2
 8000c68:	d100      	bne.n	8000c6c <HAL_GPIO_Init+0x174>
 8000c6a:	e09a      	b.n	8000da2 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6c:	4b54      	ldr	r3, [pc, #336]	@ (8000dc0 <HAL_GPIO_Init+0x2c8>)
 8000c6e:	699a      	ldr	r2, [r3, #24]
 8000c70:	4b53      	ldr	r3, [pc, #332]	@ (8000dc0 <HAL_GPIO_Init+0x2c8>)
 8000c72:	2101      	movs	r1, #1
 8000c74:	430a      	orrs	r2, r1
 8000c76:	619a      	str	r2, [r3, #24]
 8000c78:	4b51      	ldr	r3, [pc, #324]	@ (8000dc0 <HAL_GPIO_Init+0x2c8>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	4013      	ands	r3, r2
 8000c80:	60bb      	str	r3, [r7, #8]
 8000c82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c84:	4a4f      	ldr	r2, [pc, #316]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000c86:	697b      	ldr	r3, [r7, #20]
 8000c88:	089b      	lsrs	r3, r3, #2
 8000c8a:	3302      	adds	r3, #2
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	589b      	ldr	r3, [r3, r2]
 8000c90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c92:	697b      	ldr	r3, [r7, #20]
 8000c94:	2203      	movs	r2, #3
 8000c96:	4013      	ands	r3, r2
 8000c98:	009b      	lsls	r3, r3, #2
 8000c9a:	220f      	movs	r2, #15
 8000c9c:	409a      	lsls	r2, r3
 8000c9e:	0013      	movs	r3, r2
 8000ca0:	43da      	mvns	r2, r3
 8000ca2:	693b      	ldr	r3, [r7, #16]
 8000ca4:	4013      	ands	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	2390      	movs	r3, #144	@ 0x90
 8000cac:	05db      	lsls	r3, r3, #23
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d013      	beq.n	8000cda <HAL_GPIO_Init+0x1e2>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	4a44      	ldr	r2, [pc, #272]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000cb6:	4293      	cmp	r3, r2
 8000cb8:	d00d      	beq.n	8000cd6 <HAL_GPIO_Init+0x1de>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	4a43      	ldr	r2, [pc, #268]	@ (8000dcc <HAL_GPIO_Init+0x2d4>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d007      	beq.n	8000cd2 <HAL_GPIO_Init+0x1da>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4a42      	ldr	r2, [pc, #264]	@ (8000dd0 <HAL_GPIO_Init+0x2d8>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d101      	bne.n	8000cce <HAL_GPIO_Init+0x1d6>
 8000cca:	2303      	movs	r3, #3
 8000ccc:	e006      	b.n	8000cdc <HAL_GPIO_Init+0x1e4>
 8000cce:	2305      	movs	r3, #5
 8000cd0:	e004      	b.n	8000cdc <HAL_GPIO_Init+0x1e4>
 8000cd2:	2302      	movs	r3, #2
 8000cd4:	e002      	b.n	8000cdc <HAL_GPIO_Init+0x1e4>
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e000      	b.n	8000cdc <HAL_GPIO_Init+0x1e4>
 8000cda:	2300      	movs	r3, #0
 8000cdc:	697a      	ldr	r2, [r7, #20]
 8000cde:	2103      	movs	r1, #3
 8000ce0:	400a      	ands	r2, r1
 8000ce2:	0092      	lsls	r2, r2, #2
 8000ce4:	4093      	lsls	r3, r2
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cec:	4935      	ldr	r1, [pc, #212]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	089b      	lsrs	r3, r3, #2
 8000cf2:	3302      	adds	r3, #2
 8000cf4:	009b      	lsls	r3, r3, #2
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cfa:	4b36      	ldr	r3, [pc, #216]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	43da      	mvns	r2, r3
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	4013      	ands	r3, r2
 8000d08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	2380      	movs	r3, #128	@ 0x80
 8000d10:	035b      	lsls	r3, r3, #13
 8000d12:	4013      	ands	r3, r2
 8000d14:	d003      	beq.n	8000d1e <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000d24:	4b2b      	ldr	r3, [pc, #172]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d26:	68db      	ldr	r3, [r3, #12]
 8000d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	43da      	mvns	r2, r3
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	2380      	movs	r3, #128	@ 0x80
 8000d3a:	039b      	lsls	r3, r3, #14
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	d003      	beq.n	8000d48 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d48:	4b22      	ldr	r3, [pc, #136]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000d4e:	4b21      	ldr	r3, [pc, #132]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	43da      	mvns	r2, r3
 8000d58:	693b      	ldr	r3, [r7, #16]
 8000d5a:	4013      	ands	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685a      	ldr	r2, [r3, #4]
 8000d62:	2380      	movs	r3, #128	@ 0x80
 8000d64:	029b      	lsls	r3, r3, #10
 8000d66:	4013      	ands	r3, r2
 8000d68:	d003      	beq.n	8000d72 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d72:	4b18      	ldr	r3, [pc, #96]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000d78:	4b16      	ldr	r3, [pc, #88]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d7e:	68fb      	ldr	r3, [r7, #12]
 8000d80:	43da      	mvns	r2, r3
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	4013      	ands	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	2380      	movs	r3, #128	@ 0x80
 8000d8e:	025b      	lsls	r3, r3, #9
 8000d90:	4013      	ands	r3, r2
 8000d92:	d003      	beq.n	8000d9c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	68fb      	ldr	r3, [r7, #12]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd4 <HAL_GPIO_Init+0x2dc>)
 8000d9e:	693a      	ldr	r2, [r7, #16]
 8000da0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	3301      	adds	r3, #1
 8000da6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	40da      	lsrs	r2, r3
 8000db0:	1e13      	subs	r3, r2, #0
 8000db2:	d000      	beq.n	8000db6 <HAL_GPIO_Init+0x2be>
 8000db4:	e6a8      	b.n	8000b08 <HAL_GPIO_Init+0x10>
  } 
}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	46c0      	nop			@ (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	b006      	add	sp, #24
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	40021000 	.word	0x40021000
 8000dc4:	40010000 	.word	0x40010000
 8000dc8:	48000400 	.word	0x48000400
 8000dcc:	48000800 	.word	0x48000800
 8000dd0:	48000c00 	.word	0x48000c00
 8000dd4:	40010400 	.word	0x40010400

08000dd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
 8000de0:	0008      	movs	r0, r1
 8000de2:	0011      	movs	r1, r2
 8000de4:	1cbb      	adds	r3, r7, #2
 8000de6:	1c02      	adds	r2, r0, #0
 8000de8:	801a      	strh	r2, [r3, #0]
 8000dea:	1c7b      	adds	r3, r7, #1
 8000dec:	1c0a      	adds	r2, r1, #0
 8000dee:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000df0:	1c7b      	adds	r3, r7, #1
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d004      	beq.n	8000e02 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000df8:	1cbb      	adds	r3, r7, #2
 8000dfa:	881a      	ldrh	r2, [r3, #0]
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e00:	e003      	b.n	8000e0a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e02:	1cbb      	adds	r3, r7, #2
 8000e04:	881a      	ldrh	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	b002      	add	sp, #8
 8000e10:	bd80      	pop	{r7, pc}
	...

08000e14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b088      	sub	sp, #32
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d101      	bne.n	8000e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e301      	b.n	800142a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d100      	bne.n	8000e32 <HAL_RCC_OscConfig+0x1e>
 8000e30:	e08d      	b.n	8000f4e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e32:	4bc3      	ldr	r3, [pc, #780]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	220c      	movs	r2, #12
 8000e38:	4013      	ands	r3, r2
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	d00e      	beq.n	8000e5c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e3e:	4bc0      	ldr	r3, [pc, #768]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	220c      	movs	r2, #12
 8000e44:	4013      	ands	r3, r2
 8000e46:	2b08      	cmp	r3, #8
 8000e48:	d116      	bne.n	8000e78 <HAL_RCC_OscConfig+0x64>
 8000e4a:	4bbd      	ldr	r3, [pc, #756]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e4c:	685a      	ldr	r2, [r3, #4]
 8000e4e:	2380      	movs	r3, #128	@ 0x80
 8000e50:	025b      	lsls	r3, r3, #9
 8000e52:	401a      	ands	r2, r3
 8000e54:	2380      	movs	r3, #128	@ 0x80
 8000e56:	025b      	lsls	r3, r3, #9
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d10d      	bne.n	8000e78 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e5c:	4bb8      	ldr	r3, [pc, #736]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	2380      	movs	r3, #128	@ 0x80
 8000e62:	029b      	lsls	r3, r3, #10
 8000e64:	4013      	ands	r3, r2
 8000e66:	d100      	bne.n	8000e6a <HAL_RCC_OscConfig+0x56>
 8000e68:	e070      	b.n	8000f4c <HAL_RCC_OscConfig+0x138>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d000      	beq.n	8000e74 <HAL_RCC_OscConfig+0x60>
 8000e72:	e06b      	b.n	8000f4c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000e74:	2301      	movs	r3, #1
 8000e76:	e2d8      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	2b01      	cmp	r3, #1
 8000e7e:	d107      	bne.n	8000e90 <HAL_RCC_OscConfig+0x7c>
 8000e80:	4baf      	ldr	r3, [pc, #700]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4bae      	ldr	r3, [pc, #696]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e86:	2180      	movs	r1, #128	@ 0x80
 8000e88:	0249      	lsls	r1, r1, #9
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	e02f      	b.n	8000ef0 <HAL_RCC_OscConfig+0xdc>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d10c      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x9e>
 8000e98:	4ba9      	ldr	r3, [pc, #676]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e9a:	681a      	ldr	r2, [r3, #0]
 8000e9c:	4ba8      	ldr	r3, [pc, #672]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000e9e:	49a9      	ldr	r1, [pc, #676]	@ (8001144 <HAL_RCC_OscConfig+0x330>)
 8000ea0:	400a      	ands	r2, r1
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	4ba6      	ldr	r3, [pc, #664]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4ba5      	ldr	r3, [pc, #660]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000eaa:	49a7      	ldr	r1, [pc, #668]	@ (8001148 <HAL_RCC_OscConfig+0x334>)
 8000eac:	400a      	ands	r2, r1
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	e01e      	b.n	8000ef0 <HAL_RCC_OscConfig+0xdc>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b05      	cmp	r3, #5
 8000eb8:	d10e      	bne.n	8000ed8 <HAL_RCC_OscConfig+0xc4>
 8000eba:	4ba1      	ldr	r3, [pc, #644]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ebc:	681a      	ldr	r2, [r3, #0]
 8000ebe:	4ba0      	ldr	r3, [pc, #640]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ec0:	2180      	movs	r1, #128	@ 0x80
 8000ec2:	02c9      	lsls	r1, r1, #11
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	4b9d      	ldr	r3, [pc, #628]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ece:	2180      	movs	r1, #128	@ 0x80
 8000ed0:	0249      	lsls	r1, r1, #9
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	e00b      	b.n	8000ef0 <HAL_RCC_OscConfig+0xdc>
 8000ed8:	4b99      	ldr	r3, [pc, #612]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b98      	ldr	r3, [pc, #608]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ede:	4999      	ldr	r1, [pc, #612]	@ (8001144 <HAL_RCC_OscConfig+0x330>)
 8000ee0:	400a      	ands	r2, r1
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	4b96      	ldr	r3, [pc, #600]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ee6:	681a      	ldr	r2, [r3, #0]
 8000ee8:	4b95      	ldr	r3, [pc, #596]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000eea:	4997      	ldr	r1, [pc, #604]	@ (8001148 <HAL_RCC_OscConfig+0x334>)
 8000eec:	400a      	ands	r2, r1
 8000eee:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d014      	beq.n	8000f22 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef8:	f7ff fd1c 	bl	8000934 <HAL_GetTick>
 8000efc:	0003      	movs	r3, r0
 8000efe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f00:	e008      	b.n	8000f14 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f02:	f7ff fd17 	bl	8000934 <HAL_GetTick>
 8000f06:	0002      	movs	r2, r0
 8000f08:	69bb      	ldr	r3, [r7, #24]
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	2b64      	cmp	r3, #100	@ 0x64
 8000f0e:	d901      	bls.n	8000f14 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000f10:	2303      	movs	r3, #3
 8000f12:	e28a      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f14:	4b8a      	ldr	r3, [pc, #552]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f16:	681a      	ldr	r2, [r3, #0]
 8000f18:	2380      	movs	r3, #128	@ 0x80
 8000f1a:	029b      	lsls	r3, r3, #10
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	d0f0      	beq.n	8000f02 <HAL_RCC_OscConfig+0xee>
 8000f20:	e015      	b.n	8000f4e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f22:	f7ff fd07 	bl	8000934 <HAL_GetTick>
 8000f26:	0003      	movs	r3, r0
 8000f28:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f2a:	e008      	b.n	8000f3e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f2c:	f7ff fd02 	bl	8000934 <HAL_GetTick>
 8000f30:	0002      	movs	r2, r0
 8000f32:	69bb      	ldr	r3, [r7, #24]
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	2b64      	cmp	r3, #100	@ 0x64
 8000f38:	d901      	bls.n	8000f3e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	e275      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f3e:	4b80      	ldr	r3, [pc, #512]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	2380      	movs	r3, #128	@ 0x80
 8000f44:	029b      	lsls	r3, r3, #10
 8000f46:	4013      	ands	r3, r2
 8000f48:	d1f0      	bne.n	8000f2c <HAL_RCC_OscConfig+0x118>
 8000f4a:	e000      	b.n	8000f4e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f4c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2202      	movs	r2, #2
 8000f54:	4013      	ands	r3, r2
 8000f56:	d100      	bne.n	8000f5a <HAL_RCC_OscConfig+0x146>
 8000f58:	e069      	b.n	800102e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f5a:	4b79      	ldr	r3, [pc, #484]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	220c      	movs	r2, #12
 8000f60:	4013      	ands	r3, r2
 8000f62:	d00b      	beq.n	8000f7c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f64:	4b76      	ldr	r3, [pc, #472]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	220c      	movs	r2, #12
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	2b08      	cmp	r3, #8
 8000f6e:	d11c      	bne.n	8000faa <HAL_RCC_OscConfig+0x196>
 8000f70:	4b73      	ldr	r3, [pc, #460]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f72:	685a      	ldr	r2, [r3, #4]
 8000f74:	2380      	movs	r3, #128	@ 0x80
 8000f76:	025b      	lsls	r3, r3, #9
 8000f78:	4013      	ands	r3, r2
 8000f7a:	d116      	bne.n	8000faa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f7c:	4b70      	ldr	r3, [pc, #448]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2202      	movs	r2, #2
 8000f82:	4013      	ands	r3, r2
 8000f84:	d005      	beq.n	8000f92 <HAL_RCC_OscConfig+0x17e>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d001      	beq.n	8000f92 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e24b      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f92:	4b6b      	ldr	r3, [pc, #428]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	22f8      	movs	r2, #248	@ 0xf8
 8000f98:	4393      	bics	r3, r2
 8000f9a:	0019      	movs	r1, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	691b      	ldr	r3, [r3, #16]
 8000fa0:	00da      	lsls	r2, r3, #3
 8000fa2:	4b67      	ldr	r3, [pc, #412]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000fa4:	430a      	orrs	r2, r1
 8000fa6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000fa8:	e041      	b.n	800102e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d024      	beq.n	8000ffc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fb2:	4b63      	ldr	r3, [pc, #396]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	4b62      	ldr	r3, [pc, #392]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000fb8:	2101      	movs	r1, #1
 8000fba:	430a      	orrs	r2, r1
 8000fbc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fbe:	f7ff fcb9 	bl	8000934 <HAL_GetTick>
 8000fc2:	0003      	movs	r3, r0
 8000fc4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fc6:	e008      	b.n	8000fda <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fc8:	f7ff fcb4 	bl	8000934 <HAL_GetTick>
 8000fcc:	0002      	movs	r2, r0
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	1ad3      	subs	r3, r2, r3
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d901      	bls.n	8000fda <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e227      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fda:	4b59      	ldr	r3, [pc, #356]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2202      	movs	r2, #2
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	d0f1      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fe4:	4b56      	ldr	r3, [pc, #344]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	22f8      	movs	r2, #248	@ 0xf8
 8000fea:	4393      	bics	r3, r2
 8000fec:	0019      	movs	r1, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	691b      	ldr	r3, [r3, #16]
 8000ff2:	00da      	lsls	r2, r3, #3
 8000ff4:	4b52      	ldr	r3, [pc, #328]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	e018      	b.n	800102e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ffc:	4b50      	ldr	r3, [pc, #320]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b4f      	ldr	r3, [pc, #316]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001002:	2101      	movs	r1, #1
 8001004:	438a      	bics	r2, r1
 8001006:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001008:	f7ff fc94 	bl	8000934 <HAL_GetTick>
 800100c:	0003      	movs	r3, r0
 800100e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001010:	e008      	b.n	8001024 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001012:	f7ff fc8f 	bl	8000934 <HAL_GetTick>
 8001016:	0002      	movs	r2, r0
 8001018:	69bb      	ldr	r3, [r7, #24]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	2b02      	cmp	r3, #2
 800101e:	d901      	bls.n	8001024 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e202      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001024:	4b46      	ldr	r3, [pc, #280]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2202      	movs	r2, #2
 800102a:	4013      	ands	r3, r2
 800102c:	d1f1      	bne.n	8001012 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2208      	movs	r2, #8
 8001034:	4013      	ands	r3, r2
 8001036:	d036      	beq.n	80010a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	69db      	ldr	r3, [r3, #28]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d019      	beq.n	8001074 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001040:	4b3f      	ldr	r3, [pc, #252]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001042:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001044:	4b3e      	ldr	r3, [pc, #248]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001046:	2101      	movs	r1, #1
 8001048:	430a      	orrs	r2, r1
 800104a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800104c:	f7ff fc72 	bl	8000934 <HAL_GetTick>
 8001050:	0003      	movs	r3, r0
 8001052:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001054:	e008      	b.n	8001068 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001056:	f7ff fc6d 	bl	8000934 <HAL_GetTick>
 800105a:	0002      	movs	r2, r0
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b02      	cmp	r3, #2
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e1e0      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001068:	4b35      	ldr	r3, [pc, #212]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	2202      	movs	r2, #2
 800106e:	4013      	ands	r3, r2
 8001070:	d0f1      	beq.n	8001056 <HAL_RCC_OscConfig+0x242>
 8001072:	e018      	b.n	80010a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001074:	4b32      	ldr	r3, [pc, #200]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001076:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001078:	4b31      	ldr	r3, [pc, #196]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 800107a:	2101      	movs	r1, #1
 800107c:	438a      	bics	r2, r1
 800107e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001080:	f7ff fc58 	bl	8000934 <HAL_GetTick>
 8001084:	0003      	movs	r3, r0
 8001086:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001088:	e008      	b.n	800109c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800108a:	f7ff fc53 	bl	8000934 <HAL_GetTick>
 800108e:	0002      	movs	r2, r0
 8001090:	69bb      	ldr	r3, [r7, #24]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	2b02      	cmp	r3, #2
 8001096:	d901      	bls.n	800109c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001098:	2303      	movs	r3, #3
 800109a:	e1c6      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800109c:	4b28      	ldr	r3, [pc, #160]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 800109e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a0:	2202      	movs	r2, #2
 80010a2:	4013      	ands	r3, r2
 80010a4:	d1f1      	bne.n	800108a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2204      	movs	r2, #4
 80010ac:	4013      	ands	r3, r2
 80010ae:	d100      	bne.n	80010b2 <HAL_RCC_OscConfig+0x29e>
 80010b0:	e0b4      	b.n	800121c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010b2:	201f      	movs	r0, #31
 80010b4:	183b      	adds	r3, r7, r0
 80010b6:	2200      	movs	r2, #0
 80010b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010ba:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 80010bc:	69da      	ldr	r2, [r3, #28]
 80010be:	2380      	movs	r3, #128	@ 0x80
 80010c0:	055b      	lsls	r3, r3, #21
 80010c2:	4013      	ands	r3, r2
 80010c4:	d110      	bne.n	80010e8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 80010c8:	69da      	ldr	r2, [r3, #28]
 80010ca:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 80010cc:	2180      	movs	r1, #128	@ 0x80
 80010ce:	0549      	lsls	r1, r1, #21
 80010d0:	430a      	orrs	r2, r1
 80010d2:	61da      	str	r2, [r3, #28]
 80010d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 80010d6:	69da      	ldr	r2, [r3, #28]
 80010d8:	2380      	movs	r3, #128	@ 0x80
 80010da:	055b      	lsls	r3, r3, #21
 80010dc:	4013      	ands	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80010e2:	183b      	adds	r3, r7, r0
 80010e4:	2201      	movs	r2, #1
 80010e6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010e8:	4b18      	ldr	r3, [pc, #96]	@ (800114c <HAL_RCC_OscConfig+0x338>)
 80010ea:	681a      	ldr	r2, [r3, #0]
 80010ec:	2380      	movs	r3, #128	@ 0x80
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	4013      	ands	r3, r2
 80010f2:	d11a      	bne.n	800112a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010f4:	4b15      	ldr	r3, [pc, #84]	@ (800114c <HAL_RCC_OscConfig+0x338>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b14      	ldr	r3, [pc, #80]	@ (800114c <HAL_RCC_OscConfig+0x338>)
 80010fa:	2180      	movs	r1, #128	@ 0x80
 80010fc:	0049      	lsls	r1, r1, #1
 80010fe:	430a      	orrs	r2, r1
 8001100:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001102:	f7ff fc17 	bl	8000934 <HAL_GetTick>
 8001106:	0003      	movs	r3, r0
 8001108:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800110c:	f7ff fc12 	bl	8000934 <HAL_GetTick>
 8001110:	0002      	movs	r2, r0
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b64      	cmp	r3, #100	@ 0x64
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e185      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800111e:	4b0b      	ldr	r3, [pc, #44]	@ (800114c <HAL_RCC_OscConfig+0x338>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	2380      	movs	r3, #128	@ 0x80
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	4013      	ands	r3, r2
 8001128:	d0f0      	beq.n	800110c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	689b      	ldr	r3, [r3, #8]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d10e      	bne.n	8001150 <HAL_RCC_OscConfig+0x33c>
 8001132:	4b03      	ldr	r3, [pc, #12]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001134:	6a1a      	ldr	r2, [r3, #32]
 8001136:	4b02      	ldr	r3, [pc, #8]	@ (8001140 <HAL_RCC_OscConfig+0x32c>)
 8001138:	2101      	movs	r1, #1
 800113a:	430a      	orrs	r2, r1
 800113c:	621a      	str	r2, [r3, #32]
 800113e:	e035      	b.n	80011ac <HAL_RCC_OscConfig+0x398>
 8001140:	40021000 	.word	0x40021000
 8001144:	fffeffff 	.word	0xfffeffff
 8001148:	fffbffff 	.word	0xfffbffff
 800114c:	40007000 	.word	0x40007000
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d10c      	bne.n	8001172 <HAL_RCC_OscConfig+0x35e>
 8001158:	4bb6      	ldr	r3, [pc, #728]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800115a:	6a1a      	ldr	r2, [r3, #32]
 800115c:	4bb5      	ldr	r3, [pc, #724]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800115e:	2101      	movs	r1, #1
 8001160:	438a      	bics	r2, r1
 8001162:	621a      	str	r2, [r3, #32]
 8001164:	4bb3      	ldr	r3, [pc, #716]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001166:	6a1a      	ldr	r2, [r3, #32]
 8001168:	4bb2      	ldr	r3, [pc, #712]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800116a:	2104      	movs	r1, #4
 800116c:	438a      	bics	r2, r1
 800116e:	621a      	str	r2, [r3, #32]
 8001170:	e01c      	b.n	80011ac <HAL_RCC_OscConfig+0x398>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	2b05      	cmp	r3, #5
 8001178:	d10c      	bne.n	8001194 <HAL_RCC_OscConfig+0x380>
 800117a:	4bae      	ldr	r3, [pc, #696]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800117c:	6a1a      	ldr	r2, [r3, #32]
 800117e:	4bad      	ldr	r3, [pc, #692]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001180:	2104      	movs	r1, #4
 8001182:	430a      	orrs	r2, r1
 8001184:	621a      	str	r2, [r3, #32]
 8001186:	4bab      	ldr	r3, [pc, #684]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001188:	6a1a      	ldr	r2, [r3, #32]
 800118a:	4baa      	ldr	r3, [pc, #680]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800118c:	2101      	movs	r1, #1
 800118e:	430a      	orrs	r2, r1
 8001190:	621a      	str	r2, [r3, #32]
 8001192:	e00b      	b.n	80011ac <HAL_RCC_OscConfig+0x398>
 8001194:	4ba7      	ldr	r3, [pc, #668]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001196:	6a1a      	ldr	r2, [r3, #32]
 8001198:	4ba6      	ldr	r3, [pc, #664]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800119a:	2101      	movs	r1, #1
 800119c:	438a      	bics	r2, r1
 800119e:	621a      	str	r2, [r3, #32]
 80011a0:	4ba4      	ldr	r3, [pc, #656]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80011a2:	6a1a      	ldr	r2, [r3, #32]
 80011a4:	4ba3      	ldr	r3, [pc, #652]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80011a6:	2104      	movs	r1, #4
 80011a8:	438a      	bics	r2, r1
 80011aa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d014      	beq.n	80011de <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b4:	f7ff fbbe 	bl	8000934 <HAL_GetTick>
 80011b8:	0003      	movs	r3, r0
 80011ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011bc:	e009      	b.n	80011d2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011be:	f7ff fbb9 	bl	8000934 <HAL_GetTick>
 80011c2:	0002      	movs	r2, r0
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	4a9b      	ldr	r2, [pc, #620]	@ (8001438 <HAL_RCC_OscConfig+0x624>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d901      	bls.n	80011d2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80011ce:	2303      	movs	r3, #3
 80011d0:	e12b      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011d2:	4b98      	ldr	r3, [pc, #608]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80011d4:	6a1b      	ldr	r3, [r3, #32]
 80011d6:	2202      	movs	r2, #2
 80011d8:	4013      	ands	r3, r2
 80011da:	d0f0      	beq.n	80011be <HAL_RCC_OscConfig+0x3aa>
 80011dc:	e013      	b.n	8001206 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011de:	f7ff fba9 	bl	8000934 <HAL_GetTick>
 80011e2:	0003      	movs	r3, r0
 80011e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011e6:	e009      	b.n	80011fc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011e8:	f7ff fba4 	bl	8000934 <HAL_GetTick>
 80011ec:	0002      	movs	r2, r0
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	4a91      	ldr	r2, [pc, #580]	@ (8001438 <HAL_RCC_OscConfig+0x624>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d901      	bls.n	80011fc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e116      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011fc:	4b8d      	ldr	r3, [pc, #564]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	2202      	movs	r2, #2
 8001202:	4013      	ands	r3, r2
 8001204:	d1f0      	bne.n	80011e8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001206:	231f      	movs	r3, #31
 8001208:	18fb      	adds	r3, r7, r3
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d105      	bne.n	800121c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001210:	4b88      	ldr	r3, [pc, #544]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001212:	69da      	ldr	r2, [r3, #28]
 8001214:	4b87      	ldr	r3, [pc, #540]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001216:	4989      	ldr	r1, [pc, #548]	@ (800143c <HAL_RCC_OscConfig+0x628>)
 8001218:	400a      	ands	r2, r1
 800121a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2210      	movs	r2, #16
 8001222:	4013      	ands	r3, r2
 8001224:	d063      	beq.n	80012ee <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	695b      	ldr	r3, [r3, #20]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d12a      	bne.n	8001284 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800122e:	4b81      	ldr	r3, [pc, #516]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001230:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001232:	4b80      	ldr	r3, [pc, #512]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001234:	2104      	movs	r1, #4
 8001236:	430a      	orrs	r2, r1
 8001238:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800123a:	4b7e      	ldr	r3, [pc, #504]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800123c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800123e:	4b7d      	ldr	r3, [pc, #500]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001240:	2101      	movs	r1, #1
 8001242:	430a      	orrs	r2, r1
 8001244:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001246:	f7ff fb75 	bl	8000934 <HAL_GetTick>
 800124a:	0003      	movs	r3, r0
 800124c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001250:	f7ff fb70 	bl	8000934 <HAL_GetTick>
 8001254:	0002      	movs	r2, r0
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e0e3      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001262:	4b74      	ldr	r3, [pc, #464]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001264:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001266:	2202      	movs	r2, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d0f1      	beq.n	8001250 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800126c:	4b71      	ldr	r3, [pc, #452]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800126e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001270:	22f8      	movs	r2, #248	@ 0xf8
 8001272:	4393      	bics	r3, r2
 8001274:	0019      	movs	r1, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	00da      	lsls	r2, r3, #3
 800127c:	4b6d      	ldr	r3, [pc, #436]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800127e:	430a      	orrs	r2, r1
 8001280:	635a      	str	r2, [r3, #52]	@ 0x34
 8001282:	e034      	b.n	80012ee <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	695b      	ldr	r3, [r3, #20]
 8001288:	3305      	adds	r3, #5
 800128a:	d111      	bne.n	80012b0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800128c:	4b69      	ldr	r3, [pc, #420]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800128e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001290:	4b68      	ldr	r3, [pc, #416]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001292:	2104      	movs	r1, #4
 8001294:	438a      	bics	r2, r1
 8001296:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001298:	4b66      	ldr	r3, [pc, #408]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800129a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800129c:	22f8      	movs	r2, #248	@ 0xf8
 800129e:	4393      	bics	r3, r2
 80012a0:	0019      	movs	r1, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	00da      	lsls	r2, r3, #3
 80012a8:	4b62      	ldr	r3, [pc, #392]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012aa:	430a      	orrs	r2, r1
 80012ac:	635a      	str	r2, [r3, #52]	@ 0x34
 80012ae:	e01e      	b.n	80012ee <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80012b0:	4b60      	ldr	r3, [pc, #384]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012b4:	4b5f      	ldr	r3, [pc, #380]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012b6:	2104      	movs	r1, #4
 80012b8:	430a      	orrs	r2, r1
 80012ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80012bc:	4b5d      	ldr	r3, [pc, #372]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012c0:	4b5c      	ldr	r3, [pc, #368]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012c2:	2101      	movs	r1, #1
 80012c4:	438a      	bics	r2, r1
 80012c6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012c8:	f7ff fb34 	bl	8000934 <HAL_GetTick>
 80012cc:	0003      	movs	r3, r0
 80012ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012d0:	e008      	b.n	80012e4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80012d2:	f7ff fb2f 	bl	8000934 <HAL_GetTick>
 80012d6:	0002      	movs	r2, r0
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	1ad3      	subs	r3, r2, r3
 80012dc:	2b02      	cmp	r3, #2
 80012de:	d901      	bls.n	80012e4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80012e0:	2303      	movs	r3, #3
 80012e2:	e0a2      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012e4:	4b53      	ldr	r3, [pc, #332]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012e8:	2202      	movs	r2, #2
 80012ea:	4013      	ands	r3, r2
 80012ec:	d1f1      	bne.n	80012d2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6a1b      	ldr	r3, [r3, #32]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d100      	bne.n	80012f8 <HAL_RCC_OscConfig+0x4e4>
 80012f6:	e097      	b.n	8001428 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	220c      	movs	r2, #12
 80012fe:	4013      	ands	r3, r2
 8001300:	2b08      	cmp	r3, #8
 8001302:	d100      	bne.n	8001306 <HAL_RCC_OscConfig+0x4f2>
 8001304:	e06b      	b.n	80013de <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6a1b      	ldr	r3, [r3, #32]
 800130a:	2b02      	cmp	r3, #2
 800130c:	d14c      	bne.n	80013a8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800130e:	4b49      	ldr	r3, [pc, #292]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001310:	681a      	ldr	r2, [r3, #0]
 8001312:	4b48      	ldr	r3, [pc, #288]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001314:	494a      	ldr	r1, [pc, #296]	@ (8001440 <HAL_RCC_OscConfig+0x62c>)
 8001316:	400a      	ands	r2, r1
 8001318:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800131a:	f7ff fb0b 	bl	8000934 <HAL_GetTick>
 800131e:	0003      	movs	r3, r0
 8001320:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001322:	e008      	b.n	8001336 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001324:	f7ff fb06 	bl	8000934 <HAL_GetTick>
 8001328:	0002      	movs	r2, r0
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	1ad3      	subs	r3, r2, r3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e079      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001336:	4b3f      	ldr	r3, [pc, #252]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	2380      	movs	r3, #128	@ 0x80
 800133c:	049b      	lsls	r3, r3, #18
 800133e:	4013      	ands	r3, r2
 8001340:	d1f0      	bne.n	8001324 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001342:	4b3c      	ldr	r3, [pc, #240]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001346:	220f      	movs	r2, #15
 8001348:	4393      	bics	r3, r2
 800134a:	0019      	movs	r1, r3
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001350:	4b38      	ldr	r3, [pc, #224]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001352:	430a      	orrs	r2, r1
 8001354:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001356:	4b37      	ldr	r3, [pc, #220]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	4a3a      	ldr	r2, [pc, #232]	@ (8001444 <HAL_RCC_OscConfig+0x630>)
 800135c:	4013      	ands	r3, r2
 800135e:	0019      	movs	r1, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001368:	431a      	orrs	r2, r3
 800136a:	4b32      	ldr	r3, [pc, #200]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800136c:	430a      	orrs	r2, r1
 800136e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001370:	4b30      	ldr	r3, [pc, #192]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4b2f      	ldr	r3, [pc, #188]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 8001376:	2180      	movs	r1, #128	@ 0x80
 8001378:	0449      	lsls	r1, r1, #17
 800137a:	430a      	orrs	r2, r1
 800137c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800137e:	f7ff fad9 	bl	8000934 <HAL_GetTick>
 8001382:	0003      	movs	r3, r0
 8001384:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001388:	f7ff fad4 	bl	8000934 <HAL_GetTick>
 800138c:	0002      	movs	r2, r0
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e047      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800139a:	4b26      	ldr	r3, [pc, #152]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	2380      	movs	r3, #128	@ 0x80
 80013a0:	049b      	lsls	r3, r3, #18
 80013a2:	4013      	ands	r3, r2
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0x574>
 80013a6:	e03f      	b.n	8001428 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013a8:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	4b21      	ldr	r3, [pc, #132]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80013ae:	4924      	ldr	r1, [pc, #144]	@ (8001440 <HAL_RCC_OscConfig+0x62c>)
 80013b0:	400a      	ands	r2, r1
 80013b2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b4:	f7ff fabe 	bl	8000934 <HAL_GetTick>
 80013b8:	0003      	movs	r3, r0
 80013ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013bc:	e008      	b.n	80013d0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013be:	f7ff fab9 	bl	8000934 <HAL_GetTick>
 80013c2:	0002      	movs	r2, r0
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e02c      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013d0:	4b18      	ldr	r3, [pc, #96]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	2380      	movs	r3, #128	@ 0x80
 80013d6:	049b      	lsls	r3, r3, #18
 80013d8:	4013      	ands	r3, r2
 80013da:	d1f0      	bne.n	80013be <HAL_RCC_OscConfig+0x5aa>
 80013dc:	e024      	b.n	8001428 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d101      	bne.n	80013ea <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e01f      	b.n	800142a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80013ea:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80013f0:	4b10      	ldr	r3, [pc, #64]	@ (8001434 <HAL_RCC_OscConfig+0x620>)
 80013f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013f4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013f6:	697a      	ldr	r2, [r7, #20]
 80013f8:	2380      	movs	r3, #128	@ 0x80
 80013fa:	025b      	lsls	r3, r3, #9
 80013fc:	401a      	ands	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001402:	429a      	cmp	r2, r3
 8001404:	d10e      	bne.n	8001424 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	220f      	movs	r2, #15
 800140a:	401a      	ands	r2, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001410:	429a      	cmp	r2, r3
 8001412:	d107      	bne.n	8001424 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	23f0      	movs	r3, #240	@ 0xf0
 8001418:	039b      	lsls	r3, r3, #14
 800141a:	401a      	ands	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001420:	429a      	cmp	r2, r3
 8001422:	d001      	beq.n	8001428 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e000      	b.n	800142a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001428:	2300      	movs	r3, #0
}
 800142a:	0018      	movs	r0, r3
 800142c:	46bd      	mov	sp, r7
 800142e:	b008      	add	sp, #32
 8001430:	bd80      	pop	{r7, pc}
 8001432:	46c0      	nop			@ (mov r8, r8)
 8001434:	40021000 	.word	0x40021000
 8001438:	00001388 	.word	0x00001388
 800143c:	efffffff 	.word	0xefffffff
 8001440:	feffffff 	.word	0xfeffffff
 8001444:	ffc2ffff 	.word	0xffc2ffff

08001448 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d101      	bne.n	800145c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e0b3      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800145c:	4b5b      	ldr	r3, [pc, #364]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	2201      	movs	r2, #1
 8001462:	4013      	ands	r3, r2
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	429a      	cmp	r2, r3
 8001468:	d911      	bls.n	800148e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800146a:	4b58      	ldr	r3, [pc, #352]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2201      	movs	r2, #1
 8001470:	4393      	bics	r3, r2
 8001472:	0019      	movs	r1, r3
 8001474:	4b55      	ldr	r3, [pc, #340]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 8001476:	683a      	ldr	r2, [r7, #0]
 8001478:	430a      	orrs	r2, r1
 800147a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800147c:	4b53      	ldr	r3, [pc, #332]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2201      	movs	r2, #1
 8001482:	4013      	ands	r3, r2
 8001484:	683a      	ldr	r2, [r7, #0]
 8001486:	429a      	cmp	r2, r3
 8001488:	d001      	beq.n	800148e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e09a      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2202      	movs	r2, #2
 8001494:	4013      	ands	r3, r2
 8001496:	d015      	beq.n	80014c4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	2204      	movs	r2, #4
 800149e:	4013      	ands	r3, r2
 80014a0:	d006      	beq.n	80014b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80014a2:	4b4b      	ldr	r3, [pc, #300]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80014a4:	685a      	ldr	r2, [r3, #4]
 80014a6:	4b4a      	ldr	r3, [pc, #296]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80014a8:	21e0      	movs	r1, #224	@ 0xe0
 80014aa:	00c9      	lsls	r1, r1, #3
 80014ac:	430a      	orrs	r2, r1
 80014ae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b0:	4b47      	ldr	r3, [pc, #284]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	22f0      	movs	r2, #240	@ 0xf0
 80014b6:	4393      	bics	r3, r2
 80014b8:	0019      	movs	r1, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	689a      	ldr	r2, [r3, #8]
 80014be:	4b44      	ldr	r3, [pc, #272]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80014c0:	430a      	orrs	r2, r1
 80014c2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2201      	movs	r2, #1
 80014ca:	4013      	ands	r3, r2
 80014cc:	d040      	beq.n	8001550 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d107      	bne.n	80014e6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014d6:	4b3e      	ldr	r3, [pc, #248]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	2380      	movs	r3, #128	@ 0x80
 80014dc:	029b      	lsls	r3, r3, #10
 80014de:	4013      	ands	r3, r2
 80014e0:	d114      	bne.n	800150c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e06e      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d107      	bne.n	80014fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ee:	4b38      	ldr	r3, [pc, #224]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	049b      	lsls	r3, r3, #18
 80014f6:	4013      	ands	r3, r2
 80014f8:	d108      	bne.n	800150c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e062      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014fe:	4b34      	ldr	r3, [pc, #208]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2202      	movs	r2, #2
 8001504:	4013      	ands	r3, r2
 8001506:	d101      	bne.n	800150c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001508:	2301      	movs	r3, #1
 800150a:	e05b      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800150c:	4b30      	ldr	r3, [pc, #192]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2203      	movs	r2, #3
 8001512:	4393      	bics	r3, r2
 8001514:	0019      	movs	r1, r3
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	4b2d      	ldr	r3, [pc, #180]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 800151c:	430a      	orrs	r2, r1
 800151e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001520:	f7ff fa08 	bl	8000934 <HAL_GetTick>
 8001524:	0003      	movs	r3, r0
 8001526:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001528:	e009      	b.n	800153e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800152a:	f7ff fa03 	bl	8000934 <HAL_GetTick>
 800152e:	0002      	movs	r2, r0
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	4a27      	ldr	r2, [pc, #156]	@ (80015d4 <HAL_RCC_ClockConfig+0x18c>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d901      	bls.n	800153e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e042      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800153e:	4b24      	ldr	r3, [pc, #144]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	220c      	movs	r2, #12
 8001544:	401a      	ands	r2, r3
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	009b      	lsls	r3, r3, #2
 800154c:	429a      	cmp	r2, r3
 800154e:	d1ec      	bne.n	800152a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001550:	4b1e      	ldr	r3, [pc, #120]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2201      	movs	r2, #1
 8001556:	4013      	ands	r3, r2
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	d211      	bcs.n	8001582 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800155e:	4b1b      	ldr	r3, [pc, #108]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	2201      	movs	r2, #1
 8001564:	4393      	bics	r3, r2
 8001566:	0019      	movs	r1, r3
 8001568:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001570:	4b16      	ldr	r3, [pc, #88]	@ (80015cc <HAL_RCC_ClockConfig+0x184>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2201      	movs	r2, #1
 8001576:	4013      	ands	r3, r2
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d001      	beq.n	8001582 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e020      	b.n	80015c4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2204      	movs	r2, #4
 8001588:	4013      	ands	r3, r2
 800158a:	d009      	beq.n	80015a0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800158c:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	4a11      	ldr	r2, [pc, #68]	@ (80015d8 <HAL_RCC_ClockConfig+0x190>)
 8001592:	4013      	ands	r3, r2
 8001594:	0019      	movs	r1, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	68da      	ldr	r2, [r3, #12]
 800159a:	4b0d      	ldr	r3, [pc, #52]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 800159c:	430a      	orrs	r2, r1
 800159e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80015a0:	f000 f820 	bl	80015e4 <HAL_RCC_GetSysClockFreq>
 80015a4:	0001      	movs	r1, r0
 80015a6:	4b0a      	ldr	r3, [pc, #40]	@ (80015d0 <HAL_RCC_ClockConfig+0x188>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	091b      	lsrs	r3, r3, #4
 80015ac:	220f      	movs	r2, #15
 80015ae:	4013      	ands	r3, r2
 80015b0:	4a0a      	ldr	r2, [pc, #40]	@ (80015dc <HAL_RCC_ClockConfig+0x194>)
 80015b2:	5cd3      	ldrb	r3, [r2, r3]
 80015b4:	000a      	movs	r2, r1
 80015b6:	40da      	lsrs	r2, r3
 80015b8:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <HAL_RCC_ClockConfig+0x198>)
 80015ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80015bc:	2003      	movs	r0, #3
 80015be:	f7ff f973 	bl	80008a8 <HAL_InitTick>
  
  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	0018      	movs	r0, r3
 80015c6:	46bd      	mov	sp, r7
 80015c8:	b004      	add	sp, #16
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40022000 	.word	0x40022000
 80015d0:	40021000 	.word	0x40021000
 80015d4:	00001388 	.word	0x00001388
 80015d8:	fffff8ff 	.word	0xfffff8ff
 80015dc:	08001e28 	.word	0x08001e28
 80015e0:	20000000 	.word	0x20000000

080015e4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015ea:	2300      	movs	r3, #0
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	2300      	movs	r3, #0
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
 80015f6:	2300      	movs	r3, #0
 80015f8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80015fe:	4b20      	ldr	r3, [pc, #128]	@ (8001680 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	220c      	movs	r2, #12
 8001608:	4013      	ands	r3, r2
 800160a:	2b04      	cmp	r3, #4
 800160c:	d002      	beq.n	8001614 <HAL_RCC_GetSysClockFreq+0x30>
 800160e:	2b08      	cmp	r3, #8
 8001610:	d003      	beq.n	800161a <HAL_RCC_GetSysClockFreq+0x36>
 8001612:	e02c      	b.n	800166e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001614:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001616:	613b      	str	r3, [r7, #16]
      break;
 8001618:	e02c      	b.n	8001674 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	0c9b      	lsrs	r3, r3, #18
 800161e:	220f      	movs	r2, #15
 8001620:	4013      	ands	r3, r2
 8001622:	4a19      	ldr	r2, [pc, #100]	@ (8001688 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001624:	5cd3      	ldrb	r3, [r2, r3]
 8001626:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001628:	4b15      	ldr	r3, [pc, #84]	@ (8001680 <HAL_RCC_GetSysClockFreq+0x9c>)
 800162a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800162c:	220f      	movs	r2, #15
 800162e:	4013      	ands	r3, r2
 8001630:	4a16      	ldr	r2, [pc, #88]	@ (800168c <HAL_RCC_GetSysClockFreq+0xa8>)
 8001632:	5cd3      	ldrb	r3, [r2, r3]
 8001634:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001636:	68fa      	ldr	r2, [r7, #12]
 8001638:	2380      	movs	r3, #128	@ 0x80
 800163a:	025b      	lsls	r3, r3, #9
 800163c:	4013      	ands	r3, r2
 800163e:	d009      	beq.n	8001654 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001640:	68b9      	ldr	r1, [r7, #8]
 8001642:	4810      	ldr	r0, [pc, #64]	@ (8001684 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001644:	f7fe fd60 	bl	8000108 <__udivsi3>
 8001648:	0003      	movs	r3, r0
 800164a:	001a      	movs	r2, r3
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	4353      	muls	r3, r2
 8001650:	617b      	str	r3, [r7, #20]
 8001652:	e009      	b.n	8001668 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001654:	6879      	ldr	r1, [r7, #4]
 8001656:	000a      	movs	r2, r1
 8001658:	0152      	lsls	r2, r2, #5
 800165a:	1a52      	subs	r2, r2, r1
 800165c:	0193      	lsls	r3, r2, #6
 800165e:	1a9b      	subs	r3, r3, r2
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	185b      	adds	r3, r3, r1
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	613b      	str	r3, [r7, #16]
      break;
 800166c:	e002      	b.n	8001674 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800166e:	4b05      	ldr	r3, [pc, #20]	@ (8001684 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001670:	613b      	str	r3, [r7, #16]
      break;
 8001672:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001674:	693b      	ldr	r3, [r7, #16]
}
 8001676:	0018      	movs	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	b006      	add	sp, #24
 800167c:	bd80      	pop	{r7, pc}
 800167e:	46c0      	nop			@ (mov r8, r8)
 8001680:	40021000 	.word	0x40021000
 8001684:	007a1200 	.word	0x007a1200
 8001688:	08001e38 	.word	0x08001e38
 800168c:	08001e48 	.word	0x08001e48

08001690 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d101      	bne.n	80016a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e0a8      	b.n	80017f4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d109      	bne.n	80016be <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685a      	ldr	r2, [r3, #4]
 80016ae:	2382      	movs	r3, #130	@ 0x82
 80016b0:	005b      	lsls	r3, r3, #1
 80016b2:	429a      	cmp	r2, r3
 80016b4:	d009      	beq.n	80016ca <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2200      	movs	r2, #0
 80016ba:	61da      	str	r2, [r3, #28]
 80016bc:	e005      	b.n	80016ca <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2200      	movs	r2, #0
 80016c2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2200      	movs	r2, #0
 80016ce:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	225d      	movs	r2, #93	@ 0x5d
 80016d4:	5c9b      	ldrb	r3, [r3, r2]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d107      	bne.n	80016ec <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	225c      	movs	r2, #92	@ 0x5c
 80016e0:	2100      	movs	r1, #0
 80016e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	0018      	movs	r0, r3
 80016e8:	f7ff f836 	bl	8000758 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	225d      	movs	r2, #93	@ 0x5d
 80016f0:	2102      	movs	r1, #2
 80016f2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2140      	movs	r1, #64	@ 0x40
 8001700:	438a      	bics	r2, r1
 8001702:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	68da      	ldr	r2, [r3, #12]
 8001708:	23e0      	movs	r3, #224	@ 0xe0
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	429a      	cmp	r2, r3
 800170e:	d902      	bls.n	8001716 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	e002      	b.n	800171c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001716:	2380      	movs	r3, #128	@ 0x80
 8001718:	015b      	lsls	r3, r3, #5
 800171a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	68da      	ldr	r2, [r3, #12]
 8001720:	23f0      	movs	r3, #240	@ 0xf0
 8001722:	011b      	lsls	r3, r3, #4
 8001724:	429a      	cmp	r2, r3
 8001726:	d008      	beq.n	800173a <HAL_SPI_Init+0xaa>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68da      	ldr	r2, [r3, #12]
 800172c:	23e0      	movs	r3, #224	@ 0xe0
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	429a      	cmp	r2, r3
 8001732:	d002      	beq.n	800173a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2200      	movs	r2, #0
 8001738:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	2382      	movs	r3, #130	@ 0x82
 8001740:	005b      	lsls	r3, r3, #1
 8001742:	401a      	ands	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6899      	ldr	r1, [r3, #8]
 8001748:	2384      	movs	r3, #132	@ 0x84
 800174a:	021b      	lsls	r3, r3, #8
 800174c:	400b      	ands	r3, r1
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	691b      	ldr	r3, [r3, #16]
 8001754:	2102      	movs	r1, #2
 8001756:	400b      	ands	r3, r1
 8001758:	431a      	orrs	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	2101      	movs	r1, #1
 8001760:	400b      	ands	r3, r1
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6999      	ldr	r1, [r3, #24]
 8001768:	2380      	movs	r3, #128	@ 0x80
 800176a:	009b      	lsls	r3, r3, #2
 800176c:	400b      	ands	r3, r1
 800176e:	431a      	orrs	r2, r3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	69db      	ldr	r3, [r3, #28]
 8001774:	2138      	movs	r1, #56	@ 0x38
 8001776:	400b      	ands	r3, r1
 8001778:	431a      	orrs	r2, r3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1b      	ldr	r3, [r3, #32]
 800177e:	2180      	movs	r1, #128	@ 0x80
 8001780:	400b      	ands	r3, r1
 8001782:	431a      	orrs	r2, r3
 8001784:	0011      	movs	r1, r2
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800178a:	2380      	movs	r3, #128	@ 0x80
 800178c:	019b      	lsls	r3, r3, #6
 800178e:	401a      	ands	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	430a      	orrs	r2, r1
 8001796:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	0c1b      	lsrs	r3, r3, #16
 800179e:	2204      	movs	r2, #4
 80017a0:	401a      	ands	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a6:	2110      	movs	r1, #16
 80017a8:	400b      	ands	r3, r1
 80017aa:	431a      	orrs	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80017b0:	2108      	movs	r1, #8
 80017b2:	400b      	ands	r3, r1
 80017b4:	431a      	orrs	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	68d9      	ldr	r1, [r3, #12]
 80017ba:	23f0      	movs	r3, #240	@ 0xf0
 80017bc:	011b      	lsls	r3, r3, #4
 80017be:	400b      	ands	r3, r1
 80017c0:	431a      	orrs	r2, r3
 80017c2:	0011      	movs	r1, r2
 80017c4:	68fa      	ldr	r2, [r7, #12]
 80017c6:	2380      	movs	r3, #128	@ 0x80
 80017c8:	015b      	lsls	r3, r3, #5
 80017ca:	401a      	ands	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	430a      	orrs	r2, r1
 80017d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	69da      	ldr	r2, [r3, #28]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4907      	ldr	r1, [pc, #28]	@ (80017fc <HAL_SPI_Init+0x16c>)
 80017e0:	400a      	ands	r2, r1
 80017e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	225d      	movs	r2, #93	@ 0x5d
 80017ee:	2101      	movs	r1, #1
 80017f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80017f2:	2300      	movs	r3, #0
}
 80017f4:	0018      	movs	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b004      	add	sp, #16
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	fffff7ff 	.word	0xfffff7ff

08001800 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b088      	sub	sp, #32
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	603b      	str	r3, [r7, #0]
 800180c:	1dbb      	adds	r3, r7, #6
 800180e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001810:	231f      	movs	r3, #31
 8001812:	18fb      	adds	r3, r7, r3
 8001814:	2200      	movs	r2, #0
 8001816:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	225c      	movs	r2, #92	@ 0x5c
 800181c:	5c9b      	ldrb	r3, [r3, r2]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d101      	bne.n	8001826 <HAL_SPI_Transmit+0x26>
 8001822:	2302      	movs	r3, #2
 8001824:	e147      	b.n	8001ab6 <HAL_SPI_Transmit+0x2b6>
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	225c      	movs	r2, #92	@ 0x5c
 800182a:	2101      	movs	r1, #1
 800182c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800182e:	f7ff f881 	bl	8000934 <HAL_GetTick>
 8001832:	0003      	movs	r3, r0
 8001834:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8001836:	2316      	movs	r3, #22
 8001838:	18fb      	adds	r3, r7, r3
 800183a:	1dba      	adds	r2, r7, #6
 800183c:	8812      	ldrh	r2, [r2, #0]
 800183e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	225d      	movs	r2, #93	@ 0x5d
 8001844:	5c9b      	ldrb	r3, [r3, r2]
 8001846:	b2db      	uxtb	r3, r3
 8001848:	2b01      	cmp	r3, #1
 800184a:	d004      	beq.n	8001856 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800184c:	231f      	movs	r3, #31
 800184e:	18fb      	adds	r3, r7, r3
 8001850:	2202      	movs	r2, #2
 8001852:	701a      	strb	r2, [r3, #0]
    goto error;
 8001854:	e128      	b.n	8001aa8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <HAL_SPI_Transmit+0x64>
 800185c:	1dbb      	adds	r3, r7, #6
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d104      	bne.n	800186e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8001864:	231f      	movs	r3, #31
 8001866:	18fb      	adds	r3, r7, r3
 8001868:	2201      	movs	r2, #1
 800186a:	701a      	strb	r2, [r3, #0]
    goto error;
 800186c:	e11c      	b.n	8001aa8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	225d      	movs	r2, #93	@ 0x5d
 8001872:	2103      	movs	r1, #3
 8001874:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2200      	movs	r2, #0
 800187a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	68ba      	ldr	r2, [r7, #8]
 8001880:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	1dba      	adds	r2, r7, #6
 8001886:	8812      	ldrh	r2, [r2, #0]
 8001888:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	1dba      	adds	r2, r7, #6
 800188e:	8812      	ldrh	r2, [r2, #0]
 8001890:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	2200      	movs	r2, #0
 8001896:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2244      	movs	r2, #68	@ 0x44
 800189c:	2100      	movs	r1, #0
 800189e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	2246      	movs	r2, #70	@ 0x46
 80018a4:	2100      	movs	r1, #0
 80018a6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	2200      	movs	r2, #0
 80018ac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	2200      	movs	r2, #0
 80018b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	2380      	movs	r3, #128	@ 0x80
 80018ba:	021b      	lsls	r3, r3, #8
 80018bc:	429a      	cmp	r2, r3
 80018be:	d110      	bne.n	80018e2 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	681a      	ldr	r2, [r3, #0]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2140      	movs	r1, #64	@ 0x40
 80018cc:	438a      	bics	r2, r1
 80018ce:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2180      	movs	r1, #128	@ 0x80
 80018dc:	01c9      	lsls	r1, r1, #7
 80018de:	430a      	orrs	r2, r1
 80018e0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	2240      	movs	r2, #64	@ 0x40
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b40      	cmp	r3, #64	@ 0x40
 80018ee:	d007      	beq.n	8001900 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2140      	movs	r1, #64	@ 0x40
 80018fc:	430a      	orrs	r2, r1
 80018fe:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	68da      	ldr	r2, [r3, #12]
 8001904:	23e0      	movs	r3, #224	@ 0xe0
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	429a      	cmp	r2, r3
 800190a:	d952      	bls.n	80019b2 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d004      	beq.n	800191e <HAL_SPI_Transmit+0x11e>
 8001914:	2316      	movs	r3, #22
 8001916:	18fb      	adds	r3, r7, r3
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d143      	bne.n	80019a6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001922:	881a      	ldrh	r2, [r3, #0]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800192e:	1c9a      	adds	r2, r3, #2
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001938:	b29b      	uxth	r3, r3
 800193a:	3b01      	subs	r3, #1
 800193c:	b29a      	uxth	r2, r3
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001942:	e030      	b.n	80019a6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	2202      	movs	r2, #2
 800194c:	4013      	ands	r3, r2
 800194e:	2b02      	cmp	r3, #2
 8001950:	d112      	bne.n	8001978 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001956:	881a      	ldrh	r2, [r3, #0]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001962:	1c9a      	adds	r2, r3, #2
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800196c:	b29b      	uxth	r3, r3
 800196e:	3b01      	subs	r3, #1
 8001970:	b29a      	uxth	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001976:	e016      	b.n	80019a6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001978:	f7fe ffdc 	bl	8000934 <HAL_GetTick>
 800197c:	0002      	movs	r2, r0
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	683a      	ldr	r2, [r7, #0]
 8001984:	429a      	cmp	r2, r3
 8001986:	d802      	bhi.n	800198e <HAL_SPI_Transmit+0x18e>
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	3301      	adds	r3, #1
 800198c:	d102      	bne.n	8001994 <HAL_SPI_Transmit+0x194>
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d108      	bne.n	80019a6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8001994:	231f      	movs	r3, #31
 8001996:	18fb      	adds	r3, r7, r3
 8001998:	2203      	movs	r2, #3
 800199a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	225d      	movs	r2, #93	@ 0x5d
 80019a0:	2101      	movs	r1, #1
 80019a2:	5499      	strb	r1, [r3, r2]
          goto error;
 80019a4:	e080      	b.n	8001aa8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d1c9      	bne.n	8001944 <HAL_SPI_Transmit+0x144>
 80019b0:	e053      	b.n	8001a5a <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d004      	beq.n	80019c4 <HAL_SPI_Transmit+0x1c4>
 80019ba:	2316      	movs	r3, #22
 80019bc:	18fb      	adds	r3, r7, r3
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d145      	bne.n	8001a50 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	330c      	adds	r3, #12
 80019ce:	7812      	ldrb	r2, [r2, #0]
 80019d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d6:	1c5a      	adds	r2, r3, #1
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	3b01      	subs	r3, #1
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80019ea:	e031      	b.n	8001a50 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	2202      	movs	r2, #2
 80019f4:	4013      	ands	r3, r2
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d113      	bne.n	8001a22 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	330c      	adds	r3, #12
 8001a04:	7812      	ldrb	r2, [r2, #0]
 8001a06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a0c:	1c5a      	adds	r2, r3, #1
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a16:	b29b      	uxth	r3, r3
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8001a20:	e016      	b.n	8001a50 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001a22:	f7fe ff87 	bl	8000934 <HAL_GetTick>
 8001a26:	0002      	movs	r2, r0
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d802      	bhi.n	8001a38 <HAL_SPI_Transmit+0x238>
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	3301      	adds	r3, #1
 8001a36:	d102      	bne.n	8001a3e <HAL_SPI_Transmit+0x23e>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d108      	bne.n	8001a50 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8001a3e:	231f      	movs	r3, #31
 8001a40:	18fb      	adds	r3, r7, r3
 8001a42:	2203      	movs	r2, #3
 8001a44:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	225d      	movs	r2, #93	@ 0x5d
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	5499      	strb	r1, [r3, r2]
          goto error;
 8001a4e:	e02b      	b.n	8001aa8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1c8      	bne.n	80019ec <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a5a:	69ba      	ldr	r2, [r7, #24]
 8001a5c:	6839      	ldr	r1, [r7, #0]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	0018      	movs	r0, r3
 8001a62:	f000 f95d 	bl	8001d20 <SPI_EndRxTxTransaction>
 8001a66:	1e03      	subs	r3, r0, #0
 8001a68:	d002      	beq.n	8001a70 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	2220      	movs	r2, #32
 8001a6e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d10a      	bne.n	8001a8e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d004      	beq.n	8001aa0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8001a96:	231f      	movs	r3, #31
 8001a98:	18fb      	adds	r3, r7, r3
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	701a      	strb	r2, [r3, #0]
 8001a9e:	e003      	b.n	8001aa8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	225d      	movs	r2, #93	@ 0x5d
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	225c      	movs	r2, #92	@ 0x5c
 8001aac:	2100      	movs	r1, #0
 8001aae:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001ab0:	231f      	movs	r3, #31
 8001ab2:	18fb      	adds	r3, r7, r3
 8001ab4:	781b      	ldrb	r3, [r3, #0]
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b008      	add	sp, #32
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	60f8      	str	r0, [r7, #12]
 8001ac8:	60b9      	str	r1, [r7, #8]
 8001aca:	603b      	str	r3, [r7, #0]
 8001acc:	1dfb      	adds	r3, r7, #7
 8001ace:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001ad0:	f7fe ff30 	bl	8000934 <HAL_GetTick>
 8001ad4:	0002      	movs	r2, r0
 8001ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ad8:	1a9b      	subs	r3, r3, r2
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	18d3      	adds	r3, r2, r3
 8001ade:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001ae0:	f7fe ff28 	bl	8000934 <HAL_GetTick>
 8001ae4:	0003      	movs	r3, r0
 8001ae6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001ae8:	4b3a      	ldr	r3, [pc, #232]	@ (8001bd4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	015b      	lsls	r3, r3, #5
 8001aee:	0d1b      	lsrs	r3, r3, #20
 8001af0:	69fa      	ldr	r2, [r7, #28]
 8001af2:	4353      	muls	r3, r2
 8001af4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001af6:	e058      	b.n	8001baa <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	3301      	adds	r3, #1
 8001afc:	d055      	beq.n	8001baa <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001afe:	f7fe ff19 	bl	8000934 <HAL_GetTick>
 8001b02:	0002      	movs	r2, r0
 8001b04:	69bb      	ldr	r3, [r7, #24]
 8001b06:	1ad3      	subs	r3, r2, r3
 8001b08:	69fa      	ldr	r2, [r7, #28]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d902      	bls.n	8001b14 <SPI_WaitFlagStateUntilTimeout+0x54>
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d142      	bne.n	8001b9a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	21e0      	movs	r1, #224	@ 0xe0
 8001b20:	438a      	bics	r2, r1
 8001b22:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	685a      	ldr	r2, [r3, #4]
 8001b28:	2382      	movs	r3, #130	@ 0x82
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d113      	bne.n	8001b58 <SPI_WaitFlagStateUntilTimeout+0x98>
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	2380      	movs	r3, #128	@ 0x80
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d005      	beq.n	8001b48 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	689a      	ldr	r2, [r3, #8]
 8001b40:	2380      	movs	r3, #128	@ 0x80
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	429a      	cmp	r2, r3
 8001b46:	d107      	bne.n	8001b58 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2140      	movs	r1, #64	@ 0x40
 8001b54:	438a      	bics	r2, r1
 8001b56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b5c:	2380      	movs	r3, #128	@ 0x80
 8001b5e:	019b      	lsls	r3, r3, #6
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d110      	bne.n	8001b86 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	491a      	ldr	r1, [pc, #104]	@ (8001bd8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8001b70:	400a      	ands	r2, r1
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2180      	movs	r1, #128	@ 0x80
 8001b80:	0189      	lsls	r1, r1, #6
 8001b82:	430a      	orrs	r2, r1
 8001b84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	225d      	movs	r2, #93	@ 0x5d
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	225c      	movs	r2, #92	@ 0x5c
 8001b92:	2100      	movs	r1, #0
 8001b94:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e017      	b.n	8001bca <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	68ba      	ldr	r2, [r7, #8]
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	68ba      	ldr	r2, [r7, #8]
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	425a      	negs	r2, r3
 8001bba:	4153      	adcs	r3, r2
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	001a      	movs	r2, r3
 8001bc0:	1dfb      	adds	r3, r7, #7
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d197      	bne.n	8001af8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	0018      	movs	r0, r3
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	b008      	add	sp, #32
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	46c0      	nop			@ (mov r8, r8)
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	ffffdfff 	.word	0xffffdfff

08001bdc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b08a      	sub	sp, #40	@ 0x28
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
 8001be8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8001bea:	2317      	movs	r3, #23
 8001bec:	18fb      	adds	r3, r7, r3
 8001bee:	2200      	movs	r2, #0
 8001bf0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8001bf2:	f7fe fe9f 	bl	8000934 <HAL_GetTick>
 8001bf6:	0002      	movs	r2, r0
 8001bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001bfa:	1a9b      	subs	r3, r3, r2
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	18d3      	adds	r3, r2, r3
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8001c02:	f7fe fe97 	bl	8000934 <HAL_GetTick>
 8001c06:	0003      	movs	r3, r0
 8001c08:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	330c      	adds	r3, #12
 8001c10:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8001c12:	4b41      	ldr	r3, [pc, #260]	@ (8001d18 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	0013      	movs	r3, r2
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	189b      	adds	r3, r3, r2
 8001c1c:	00da      	lsls	r2, r3, #3
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	0d1b      	lsrs	r3, r3, #20
 8001c22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c24:	4353      	muls	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8001c28:	e068      	b.n	8001cfc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	23c0      	movs	r3, #192	@ 0xc0
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d10a      	bne.n	8001c4a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d107      	bne.n	8001c4a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	2117      	movs	r1, #23
 8001c42:	187b      	adds	r3, r7, r1
 8001c44:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8001c46:	187b      	adds	r3, r7, r1
 8001c48:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	d055      	beq.n	8001cfc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c50:	f7fe fe70 	bl	8000934 <HAL_GetTick>
 8001c54:	0002      	movs	r2, r0
 8001c56:	6a3b      	ldr	r3, [r7, #32]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d902      	bls.n	8001c66 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d142      	bne.n	8001cec <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	21e0      	movs	r1, #224	@ 0xe0
 8001c72:	438a      	bics	r2, r1
 8001c74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	2382      	movs	r3, #130	@ 0x82
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d113      	bne.n	8001caa <SPI_WaitFifoStateUntilTimeout+0xce>
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	689a      	ldr	r2, [r3, #8]
 8001c86:	2380      	movs	r3, #128	@ 0x80
 8001c88:	021b      	lsls	r3, r3, #8
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d005      	beq.n	8001c9a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	2380      	movs	r3, #128	@ 0x80
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d107      	bne.n	8001caa <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2140      	movs	r1, #64	@ 0x40
 8001ca6:	438a      	bics	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	019b      	lsls	r3, r3, #6
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d110      	bne.n	8001cd8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4916      	ldr	r1, [pc, #88]	@ (8001d1c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2180      	movs	r1, #128	@ 0x80
 8001cd2:	0189      	lsls	r1, r1, #6
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	225d      	movs	r2, #93	@ 0x5d
 8001cdc:	2101      	movs	r1, #1
 8001cde:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	225c      	movs	r2, #92	@ 0x5c
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001ce8:	2303      	movs	r3, #3
 8001cea:	e010      	b.n	8001d0e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	3b01      	subs	r3, #1
 8001cfa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	4013      	ands	r3, r2
 8001d06:	687a      	ldr	r2, [r7, #4]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d18e      	bne.n	8001c2a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8001d0c:	2300      	movs	r3, #0
}
 8001d0e:	0018      	movs	r0, r3
 8001d10:	46bd      	mov	sp, r7
 8001d12:	b00a      	add	sp, #40	@ 0x28
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	46c0      	nop			@ (mov r8, r8)
 8001d18:	20000000 	.word	0x20000000
 8001d1c:	ffffdfff 	.word	0xffffdfff

08001d20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af02      	add	r7, sp, #8
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d2c:	68ba      	ldr	r2, [r7, #8]
 8001d2e:	23c0      	movs	r3, #192	@ 0xc0
 8001d30:	0159      	lsls	r1, r3, #5
 8001d32:	68f8      	ldr	r0, [r7, #12]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	9300      	str	r3, [sp, #0]
 8001d38:	0013      	movs	r3, r2
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f7ff ff4e 	bl	8001bdc <SPI_WaitFifoStateUntilTimeout>
 8001d40:	1e03      	subs	r3, r0, #0
 8001d42:	d007      	beq.n	8001d54 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d48:	2220      	movs	r2, #32
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001d50:	2303      	movs	r3, #3
 8001d52:	e027      	b.n	8001da4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d54:	68ba      	ldr	r2, [r7, #8]
 8001d56:	68f8      	ldr	r0, [r7, #12]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	9300      	str	r3, [sp, #0]
 8001d5c:	0013      	movs	r3, r2
 8001d5e:	2200      	movs	r2, #0
 8001d60:	2180      	movs	r1, #128	@ 0x80
 8001d62:	f7ff fead 	bl	8001ac0 <SPI_WaitFlagStateUntilTimeout>
 8001d66:	1e03      	subs	r3, r0, #0
 8001d68:	d007      	beq.n	8001d7a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6e:	2220      	movs	r2, #32
 8001d70:	431a      	orrs	r2, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e014      	b.n	8001da4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	23c0      	movs	r3, #192	@ 0xc0
 8001d7e:	00d9      	lsls	r1, r3, #3
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	9300      	str	r3, [sp, #0]
 8001d86:	0013      	movs	r3, r2
 8001d88:	2200      	movs	r2, #0
 8001d8a:	f7ff ff27 	bl	8001bdc <SPI_WaitFifoStateUntilTimeout>
 8001d8e:	1e03      	subs	r3, r0, #0
 8001d90:	d007      	beq.n	8001da2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d96:	2220      	movs	r2, #32
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e000      	b.n	8001da4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	0018      	movs	r0, r3
 8001da6:	46bd      	mov	sp, r7
 8001da8:	b004      	add	sp, #16
 8001daa:	bd80      	pop	{r7, pc}

08001dac <memset>:
 8001dac:	0003      	movs	r3, r0
 8001dae:	1882      	adds	r2, r0, r2
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d100      	bne.n	8001db6 <memset+0xa>
 8001db4:	4770      	bx	lr
 8001db6:	7019      	strb	r1, [r3, #0]
 8001db8:	3301      	adds	r3, #1
 8001dba:	e7f9      	b.n	8001db0 <memset+0x4>

08001dbc <__libc_init_array>:
 8001dbc:	b570      	push	{r4, r5, r6, lr}
 8001dbe:	2600      	movs	r6, #0
 8001dc0:	4c0c      	ldr	r4, [pc, #48]	@ (8001df4 <__libc_init_array+0x38>)
 8001dc2:	4d0d      	ldr	r5, [pc, #52]	@ (8001df8 <__libc_init_array+0x3c>)
 8001dc4:	1b64      	subs	r4, r4, r5
 8001dc6:	10a4      	asrs	r4, r4, #2
 8001dc8:	42a6      	cmp	r6, r4
 8001dca:	d109      	bne.n	8001de0 <__libc_init_array+0x24>
 8001dcc:	2600      	movs	r6, #0
 8001dce:	f000 f819 	bl	8001e04 <_init>
 8001dd2:	4c0a      	ldr	r4, [pc, #40]	@ (8001dfc <__libc_init_array+0x40>)
 8001dd4:	4d0a      	ldr	r5, [pc, #40]	@ (8001e00 <__libc_init_array+0x44>)
 8001dd6:	1b64      	subs	r4, r4, r5
 8001dd8:	10a4      	asrs	r4, r4, #2
 8001dda:	42a6      	cmp	r6, r4
 8001ddc:	d105      	bne.n	8001dea <__libc_init_array+0x2e>
 8001dde:	bd70      	pop	{r4, r5, r6, pc}
 8001de0:	00b3      	lsls	r3, r6, #2
 8001de2:	58eb      	ldr	r3, [r5, r3]
 8001de4:	4798      	blx	r3
 8001de6:	3601      	adds	r6, #1
 8001de8:	e7ee      	b.n	8001dc8 <__libc_init_array+0xc>
 8001dea:	00b3      	lsls	r3, r6, #2
 8001dec:	58eb      	ldr	r3, [r5, r3]
 8001dee:	4798      	blx	r3
 8001df0:	3601      	adds	r6, #1
 8001df2:	e7f2      	b.n	8001dda <__libc_init_array+0x1e>
 8001df4:	08001e58 	.word	0x08001e58
 8001df8:	08001e58 	.word	0x08001e58
 8001dfc:	08001e5c 	.word	0x08001e5c
 8001e00:	08001e58 	.word	0x08001e58

08001e04 <_init>:
 8001e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e06:	46c0      	nop			@ (mov r8, r8)
 8001e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e0a:	bc08      	pop	{r3}
 8001e0c:	469e      	mov	lr, r3
 8001e0e:	4770      	bx	lr

08001e10 <_fini>:
 8001e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e12:	46c0      	nop			@ (mov r8, r8)
 8001e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e16:	bc08      	pop	{r3}
 8001e18:	469e      	mov	lr, r3
 8001e1a:	4770      	bx	lr
