// Seed: 2363443307
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output wire id_3
);
  assign id_3 = id_0;
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    input wire id_3,
    input wand module_1,
    output supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wire id_8
);
  wire id_10;
  and primCall (id_1, id_10, id_7, id_3);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_3,
      id_1
  );
endmodule
module module_2 (
    input  tri   id_0,
    input  wor   id_1,
    output logic id_2
);
  always @(posedge 1) begin : LABEL_0
    id_2 <= -1;
  end
  assign module_3.id_3 = 0;
endmodule
module module_3 (
    output logic id_0
    , id_11,
    input  wor   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  wor   id_7,
    input  uwire id_8,
    input  wor   id_9
);
  always @(1 !=? (1) or posedge id_7) id_0 = 'b0 * id_1 - 1;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_0
  );
endmodule
