version 3
C:/Xilinx/.MyProjects/BG3/BG_3.vhd
BG_3
VHDL
VHDL
BG3_TEST.xwv
Comb
50000000
50000000
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Y0_DIFF
Y1_DIFF
Y2_DIFF
Y3_DIFF
Y4_DIFF
Y5_DIFF
Y6_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-

