
---------- Begin Simulation Statistics ----------
final_tick                               128005898297                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 671572                       # Number of bytes of host memory used
host_op_rate                                   257024                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   389.83                       # Real time elapsed on the host
host_tick_rate                              328360769                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.128006                       # Number of seconds simulated
sim_ticks                                128005898297                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.919129                       # CPI: cycles per instruction
system.cpu.discardedOps                        191565                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        57700069                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.521070                       # IPC: instructions per cycle
system.cpu.numCycles                        191912891                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134212822                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       211955                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        424921                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         9331                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1321938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5007                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2644001                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5021                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4487062                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735579                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81007                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105220                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2103129                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.900675                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65463                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              399                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     50740963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50740963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50745448                       # number of overall hits
system.cpu.dcache.overall_hits::total        50745448                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1364040                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1364040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1367976                       # number of overall misses
system.cpu.dcache.overall_misses::total       1367976                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  58965333266                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58965333266                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  58965333266                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58965333266                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52105003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52105003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52113424                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52113424                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026179                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026250                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026250                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43228.448774                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43228.448774                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43104.070003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43104.070003                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1203574                       # number of writebacks
system.cpu.dcache.writebacks::total           1203574                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        43731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        43731                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        43731                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        43731                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1320309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1320309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1321332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1321332                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  54563264665                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  54563264665                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  54690897116                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  54690897116                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41326.132492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41326.132492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41390.730805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41390.730805                       # average overall mshr miss latency
system.cpu.dcache.replacements                1321268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40358930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40358930                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       797011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        797011                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24440187987                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24440187987                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41155941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41155941                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30664.806367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30664.806367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28925                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       768086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       768086                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  22012193930                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22012193930                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018663                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28658.501691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28658.501691                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10382033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10382033                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       567029                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       567029                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  34525145279                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  34525145279                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.051788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60887.794591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60887.794591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14806                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       552223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       552223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  32551070735                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  32551070735                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.050436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.050436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58945.517907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58945.517907                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4485                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4485                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3936                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3936                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.467403                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.467403                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1023                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1023                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    127632451                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    127632451                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.121482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.121482                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 124762.904203                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 124762.904203                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.612441                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52066856                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1321332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.404825                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            287477                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.612441                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434832                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434832                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42692800                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43481829                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11028109                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7248742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7248742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7248742                       # number of overall hits
system.cpu.icache.overall_hits::total         7248742                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          731                       # number of overall misses
system.cpu.icache.overall_misses::total           731                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45932288                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45932288                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45932288                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45932288                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7249473                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7249473                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7249473                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7249473                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000101                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000101                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62834.867305                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62834.867305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62834.867305                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62834.867305                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          670                       # number of writebacks
system.cpu.icache.writebacks::total               670                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          731                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          731                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          731                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          731                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44957134                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44957134                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44957134                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44957134                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61500.867305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61500.867305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61500.867305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61500.867305                       # average overall mshr miss latency
system.cpu.icache.replacements                    670                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7248742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7248742                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           731                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45932288                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45932288                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7249473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7249473                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62834.867305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62834.867305                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          731                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44957134                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44957134                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61500.867305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61500.867305                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            60.323506                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7249473                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               731                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9917.199726                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            129398                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    60.323506                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.942555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.942555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7250204                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7250204                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 128005898297                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1108543                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1109018                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 475                       # number of overall hits
system.l2.overall_hits::.cpu.data             1108543                       # number of overall hits
system.l2.overall_hits::total                 1109018                       # number of overall hits
system.l2.demand_misses::.cpu.inst                256                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             212789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 213045                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               256                       # number of overall misses
system.l2.overall_misses::.cpu.data            212789                       # number of overall misses
system.l2.overall_misses::total                213045                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34818067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  33580422487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33615240554                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34818067                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  33580422487                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33615240554                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              731                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1321332                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1322063                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             731                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1321332                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1322063                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.350205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.161041                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.161146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.350205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.161041                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.161146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 136008.074219                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 157810.894769                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 157784.695975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 136008.074219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 157810.894769                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 157784.695975                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              184891                       # number of writebacks
system.l2.writebacks::total                    184891                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        212783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            213039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       212783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           213039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31307412                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30665772805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30697080217                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31307412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30665772805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30697080217                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.350205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.161037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161141                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.350205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.161037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.161141                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 122294.578125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 144117.588365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144091.364572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 122294.578125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 144117.588365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144091.364572                       # average overall mshr miss latency
system.l2.replacements                         216670                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1203574                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1203574                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1203574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1203574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          622                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              622                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          622                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          622                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          233                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           233                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            402672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                402672                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          151925                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              151925                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24827821040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24827821040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        554597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            554597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.273938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.273938                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 163421.563535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 163421.563535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       151925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         151925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  22747870193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22747870193                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.273938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.273938                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 149730.921132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 149730.921132                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              256                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34818067                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34818067                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            731                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.350205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.350205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 136008.074219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 136008.074219                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31307412                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31307412                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.350205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.350205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 122294.578125                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 122294.578125                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        705871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            705871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        60864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8752601447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8752601447                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       766735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        766735                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.079381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 143805.886025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 143805.886025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        60858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7917902612                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7917902612                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.079373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 130104.548490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 130104.548490                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1010.820269                       # Cycle average of tags in use
system.l2.tags.total_refs                     2634431                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    217694                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.101532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    115000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.891281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.032943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       987.896044                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.964742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987129                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          670                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5487034                       # Number of tag accesses
system.l2.tags.data_accesses                  5487034                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1478881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1686257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024734318356                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        71674                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        71674                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2001305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1409331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      213039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     184891                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1704312                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1479128                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16007                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   247                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1704312                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1479128                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  162159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  163866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  167146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  168877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  170355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  175823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  177059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   49669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   48860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  47131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  43844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  42100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  40606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  35122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  33862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  39732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  49968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  69019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  77279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  85294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  87171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  85124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  84903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  83751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  76340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  65981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  59461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  55594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  49583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        71674                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.554887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.898649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.292716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         71657     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            6      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         71674                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        71674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.633117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.082312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.978710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28792     40.17%     40.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2355      3.29%     43.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3348      4.67%     48.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1882      2.63%     50.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2046      2.85%     53.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1490      2.08%     55.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2102      2.93%     58.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             2100      2.93%     61.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            18002     25.12%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             2146      2.99%     89.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              561      0.78%     90.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              399      0.56%     91.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              316      0.44%     91.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              356      0.50%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              350      0.49%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              443      0.62%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             4596      6.41%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33              233      0.33%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               10      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               15      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                5      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                6      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38               11      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40               91      0.13%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         71674                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1024448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               109075968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94664192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    852.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    739.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  128005673518                       # Total gap between requests
system.mem_ctrls.avgGap                     321678.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       131072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    107920448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     94646912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1023952.815798269119                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 843089650.053487300873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 739394928.352439761162                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2048                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1702264                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1479128                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    118907608                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 136455377597                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3134664701015                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     58060.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     80161.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2119265.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       131072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    108944896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     109075968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       131072                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94664192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94664192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          256                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       212783                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         213039                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       184891                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        184891                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1023953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    851092781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        852116734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1023953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1023953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    739529922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       739529922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    739529922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1023953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    851092781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1591646656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1688305                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1478858                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        91420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       109782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        92770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        93531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       111812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       108510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       108278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       117251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       129699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       117744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        82810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       122240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        90721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       111058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       101245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        99434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        77576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        96033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        78728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        80897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        97976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        96313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        94524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       103840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       116810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       106701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        70616                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       109707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        77368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        98433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        87568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        85768                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            104918566455                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8441525000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       136574285205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                62144.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           80894.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1512634                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1297015                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.70                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       357508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   566.967341                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   517.168404                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   215.423552                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        12153      3.40%      3.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4663      1.30%      4.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3669      1.03%      5.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12277      3.43%      9.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       267368     74.79%     83.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1036      0.29%     84.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1636      0.46%     84.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2129      0.60%     85.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        52577     14.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       357508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             108051520                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94646912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              844.113603                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              739.394928                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1255283400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       667191360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5950147560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3789130140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10104066960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26070821880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  27199888800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   75036530100                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   586.195879                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  70376632042                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4274140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53355126255                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1297366560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       689551500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     6104350140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3930508620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10104066960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26151182760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  27132216480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   75409243020                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   589.107565                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  70198838111                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4274140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53532920186                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61114                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       184891                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26991                       # Transaction distribution
system.membus.trans_dist::ReadExReq            151925                       # Transaction distribution
system.membus.trans_dist::ReadExResp           151925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61114                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       637960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 637960                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    203740160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               203740160                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            213039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  213039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              213039                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6506726146                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7145120806                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            767466                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1388465                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          670                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          149473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           554597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          554597                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           731                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       766735                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2132                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3963932                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3966064                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       717312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1292751872                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1293469184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          216670                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94664192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1538733                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009336                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.096267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1524381     99.07%     99.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14338      0.93%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1538733                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 128005898297                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        14615240635                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8288809                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14982587544                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
