# Tiny Tapeout project information
project:
  title:        "ALU 4 bits"      # Project title
  author:       "Francisco del angel"      # Your name
  discord:      "nule"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "ALU DE 4 BITS CON  banderas de carry, sobreflujo, cero y signo"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ALU"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "ALU.v"
    - "tt_um_ALU.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "BIT 0 PALABRA A"
  ui[1]: "BIT 1 PALABRA A"
  ui[2]: "BIT 2 PALABRA A"
  ui[3]: "BIT 3 PALABRA A"
  ui[4]: "BIT 0 PALABRA B"
  ui[5]: "BIT 1 PALABRA B"
  ui[6]: "BIT 2 PALABRA B"
  ui[7]: "BIT 3 PALABRA B"

  # Outputs
  uo[0]: "BIT 0 SALIDA ALU"
  uo[1]: "BIT 1 SALIDA ALU"
  uo[2]: "BIT 2 SALIDA ALU"
  uo[3]: "BIT 3 SALIDA ALU"
  uo[4]: "BANDERA DE CARRY"
  uo[5]: "BANDERA DE SOBREFLUJO"
  uo[6]: "BANDERA DE ZERO"
  uo[7]: "BANDERA DE SIGNO"

  # Bidirectional pins
  uio[0]: "BIT 0 SELECTOR"
  uio[1]: "BIT 1 SELECTOR"
  uio[2]: "BIT 2 SELECTOR"
  uio[3]: "NULE"
  uio[4]: "NULE"
  uio[5]: "NULE"
  uio[6]: "NULE"
  uio[7]: "NULE"

# Do not change!
yaml_version: 6
