Version 3.2 HI-TECH Software Intermediate Code
[v F5119 `(v ~T0 @X0 0 tf ]
"6960 /Applications/microchip/xc8/v1.45/include/pic16lf1708.h
[v _PR4 `Vuc ~T0 @X0 0 e@1046 ]
"6940
[v _TMR4 `Vuc ~T0 @X0 0 e@1045 ]
"655
[s S38 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . CCP2IF TMR4IF TMR6IF BCL1IF . C1IF C2IF OSFIF ]
"654
[u S37 `S38 1 ]
[n S37 . . ]
"666
[v _PIR2bits `VS37 ~T0 @X0 0 e@18 ]
"1294
[s S70 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S70 . CCP2IE TMR4IE TMR6IE BCL1IE . C1IE C2IE OSFIE ]
"1293
[u S69 `S70 1 ]
[n S69 . . ]
"1305
[v _PIE2bits `VS69 ~T0 @X0 0 e@146 ]
[v F5116 `(v ~T0 @X0 0 tf ]
"326 mcc_generated_files/tmr4.h
[v _TMR4_SetInterruptHandler `(v ~T0 @X0 0 ef1`*F5116 ]
"362
[v _TMR4_DefaultInterruptHandler `(v ~T0 @X0 0 ef ]
"6980 /Applications/microchip/xc8/v1.45/include/pic16lf1708.h
[v _T4CON `Vuc ~T0 @X0 0 e@1047 ]
"6986
[s S331 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S331 . T4CKPS TMR4ON T4OUTPS ]
"6991
[s S332 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S332 . T4CKPS0 T4CKPS1 . T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 ]
"6985
[u S330 `S331 1 `S332 1 ]
[n S330 . . . ]
"7001
[v _T4CONbits `VS330 ~T0 @X0 0 e@1047 ]
"143 mcc_generated_files/tmr4.c
[v _dc_frequency_flag `uc ~T0 @X0 0 e ]
"140 mcc_generated_files/dac.h
[v _DAC_SetOutput `(v ~T0 @X0 0 ef1`uc ]
"141 mcc_generated_files/tmr4.c
[v _dac_value `uc ~T0 @X0 0 e ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16lf1708.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 /Applications/microchip/xc8/v1.45/include/pic16lf1708.h
[; ;pic16lf1708.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16lf1708.h: 55: typedef union {
[; ;pic16lf1708.h: 56: struct {
[; ;pic16lf1708.h: 57: unsigned INDF0 :8;
[; ;pic16lf1708.h: 58: };
[; ;pic16lf1708.h: 59: } INDF0bits_t;
[; ;pic16lf1708.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16lf1708.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16lf1708.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16lf1708.h: 75: typedef union {
[; ;pic16lf1708.h: 76: struct {
[; ;pic16lf1708.h: 77: unsigned INDF1 :8;
[; ;pic16lf1708.h: 78: };
[; ;pic16lf1708.h: 79: } INDF1bits_t;
[; ;pic16lf1708.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16lf1708.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16lf1708.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16lf1708.h: 95: typedef union {
[; ;pic16lf1708.h: 96: struct {
[; ;pic16lf1708.h: 97: unsigned PCL :8;
[; ;pic16lf1708.h: 98: };
[; ;pic16lf1708.h: 99: } PCLbits_t;
[; ;pic16lf1708.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16lf1708.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16lf1708.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16lf1708.h: 115: typedef union {
[; ;pic16lf1708.h: 116: struct {
[; ;pic16lf1708.h: 117: unsigned C :1;
[; ;pic16lf1708.h: 118: unsigned DC :1;
[; ;pic16lf1708.h: 119: unsigned Z :1;
[; ;pic16lf1708.h: 120: unsigned nPD :1;
[; ;pic16lf1708.h: 121: unsigned nTO :1;
[; ;pic16lf1708.h: 122: };
[; ;pic16lf1708.h: 123: struct {
[; ;pic16lf1708.h: 124: unsigned CARRY :1;
[; ;pic16lf1708.h: 125: unsigned :1;
[; ;pic16lf1708.h: 126: unsigned ZERO :1;
[; ;pic16lf1708.h: 127: };
[; ;pic16lf1708.h: 128: } STATUSbits_t;
[; ;pic16lf1708.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16lf1708.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16lf1708.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16lf1708.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16lf1708.h: 178: typedef union {
[; ;pic16lf1708.h: 179: struct {
[; ;pic16lf1708.h: 180: unsigned FSR0L :8;
[; ;pic16lf1708.h: 181: };
[; ;pic16lf1708.h: 182: } FSR0Lbits_t;
[; ;pic16lf1708.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16lf1708.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16lf1708.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16lf1708.h: 198: typedef union {
[; ;pic16lf1708.h: 199: struct {
[; ;pic16lf1708.h: 200: unsigned FSR0H :8;
[; ;pic16lf1708.h: 201: };
[; ;pic16lf1708.h: 202: } FSR0Hbits_t;
[; ;pic16lf1708.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16lf1708.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16lf1708.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16lf1708.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16lf1708.h: 222: typedef union {
[; ;pic16lf1708.h: 223: struct {
[; ;pic16lf1708.h: 224: unsigned FSR1L :8;
[; ;pic16lf1708.h: 225: };
[; ;pic16lf1708.h: 226: } FSR1Lbits_t;
[; ;pic16lf1708.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16lf1708.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16lf1708.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16lf1708.h: 242: typedef union {
[; ;pic16lf1708.h: 243: struct {
[; ;pic16lf1708.h: 244: unsigned FSR1H :8;
[; ;pic16lf1708.h: 245: };
[; ;pic16lf1708.h: 246: } FSR1Hbits_t;
[; ;pic16lf1708.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16lf1708.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16lf1708.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16lf1708.h: 262: typedef union {
[; ;pic16lf1708.h: 263: struct {
[; ;pic16lf1708.h: 264: unsigned BSR :5;
[; ;pic16lf1708.h: 265: };
[; ;pic16lf1708.h: 266: struct {
[; ;pic16lf1708.h: 267: unsigned BSR0 :1;
[; ;pic16lf1708.h: 268: unsigned BSR1 :1;
[; ;pic16lf1708.h: 269: unsigned BSR2 :1;
[; ;pic16lf1708.h: 270: unsigned BSR3 :1;
[; ;pic16lf1708.h: 271: unsigned BSR4 :1;
[; ;pic16lf1708.h: 272: };
[; ;pic16lf1708.h: 273: } BSRbits_t;
[; ;pic16lf1708.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16lf1708.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16lf1708.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16lf1708.h: 314: typedef union {
[; ;pic16lf1708.h: 315: struct {
[; ;pic16lf1708.h: 316: unsigned WREG0 :8;
[; ;pic16lf1708.h: 317: };
[; ;pic16lf1708.h: 318: } WREGbits_t;
[; ;pic16lf1708.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16lf1708.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16lf1708.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16lf1708.h: 334: typedef union {
[; ;pic16lf1708.h: 335: struct {
[; ;pic16lf1708.h: 336: unsigned PCLATH :7;
[; ;pic16lf1708.h: 337: };
[; ;pic16lf1708.h: 338: } PCLATHbits_t;
[; ;pic16lf1708.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16lf1708.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16lf1708.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16lf1708.h: 354: typedef union {
[; ;pic16lf1708.h: 355: struct {
[; ;pic16lf1708.h: 356: unsigned IOCIF :1;
[; ;pic16lf1708.h: 357: unsigned INTF :1;
[; ;pic16lf1708.h: 358: unsigned TMR0IF :1;
[; ;pic16lf1708.h: 359: unsigned IOCIE :1;
[; ;pic16lf1708.h: 360: unsigned INTE :1;
[; ;pic16lf1708.h: 361: unsigned TMR0IE :1;
[; ;pic16lf1708.h: 362: unsigned PEIE :1;
[; ;pic16lf1708.h: 363: unsigned GIE :1;
[; ;pic16lf1708.h: 364: };
[; ;pic16lf1708.h: 365: struct {
[; ;pic16lf1708.h: 366: unsigned :2;
[; ;pic16lf1708.h: 367: unsigned T0IF :1;
[; ;pic16lf1708.h: 368: unsigned :2;
[; ;pic16lf1708.h: 369: unsigned T0IE :1;
[; ;pic16lf1708.h: 370: };
[; ;pic16lf1708.h: 371: } INTCONbits_t;
[; ;pic16lf1708.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16lf1708.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic16lf1708.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16lf1708.h: 432: typedef union {
[; ;pic16lf1708.h: 433: struct {
[; ;pic16lf1708.h: 434: unsigned RA0 :1;
[; ;pic16lf1708.h: 435: unsigned RA1 :1;
[; ;pic16lf1708.h: 436: unsigned RA2 :1;
[; ;pic16lf1708.h: 437: unsigned RA3 :1;
[; ;pic16lf1708.h: 438: unsigned RA4 :1;
[; ;pic16lf1708.h: 439: unsigned RA5 :1;
[; ;pic16lf1708.h: 440: };
[; ;pic16lf1708.h: 441: } PORTAbits_t;
[; ;pic16lf1708.h: 442: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16lf1708.h: 477: extern volatile unsigned char PORTB @ 0x00D;
"479
[; ;pic16lf1708.h: 479: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16lf1708.h: 482: typedef union {
[; ;pic16lf1708.h: 483: struct {
[; ;pic16lf1708.h: 484: unsigned :4;
[; ;pic16lf1708.h: 485: unsigned RB4 :1;
[; ;pic16lf1708.h: 486: unsigned RB5 :1;
[; ;pic16lf1708.h: 487: unsigned RB6 :1;
[; ;pic16lf1708.h: 488: unsigned RB7 :1;
[; ;pic16lf1708.h: 489: };
[; ;pic16lf1708.h: 490: } PORTBbits_t;
[; ;pic16lf1708.h: 491: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16lf1708.h: 516: extern volatile unsigned char PORTC @ 0x00E;
"518
[; ;pic16lf1708.h: 518: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16lf1708.h: 521: typedef union {
[; ;pic16lf1708.h: 522: struct {
[; ;pic16lf1708.h: 523: unsigned RC0 :1;
[; ;pic16lf1708.h: 524: unsigned RC1 :1;
[; ;pic16lf1708.h: 525: unsigned RC2 :1;
[; ;pic16lf1708.h: 526: unsigned RC3 :1;
[; ;pic16lf1708.h: 527: unsigned RC4 :1;
[; ;pic16lf1708.h: 528: unsigned RC5 :1;
[; ;pic16lf1708.h: 529: unsigned RC6 :1;
[; ;pic16lf1708.h: 530: unsigned RC7 :1;
[; ;pic16lf1708.h: 531: };
[; ;pic16lf1708.h: 532: } PORTCbits_t;
[; ;pic16lf1708.h: 533: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16lf1708.h: 578: extern volatile unsigned char PIR1 @ 0x011;
"580
[; ;pic16lf1708.h: 580: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16lf1708.h: 583: typedef union {
[; ;pic16lf1708.h: 584: struct {
[; ;pic16lf1708.h: 585: unsigned TMR1IF :1;
[; ;pic16lf1708.h: 586: unsigned TMR2IF :1;
[; ;pic16lf1708.h: 587: unsigned CCP1IF :1;
[; ;pic16lf1708.h: 588: unsigned SSP1IF :1;
[; ;pic16lf1708.h: 589: unsigned TXIF :1;
[; ;pic16lf1708.h: 590: unsigned RCIF :1;
[; ;pic16lf1708.h: 591: unsigned ADIF :1;
[; ;pic16lf1708.h: 592: unsigned TMR1GIF :1;
[; ;pic16lf1708.h: 593: };
[; ;pic16lf1708.h: 594: struct {
[; ;pic16lf1708.h: 595: unsigned :2;
[; ;pic16lf1708.h: 596: unsigned CCPIF :1;
[; ;pic16lf1708.h: 597: };
[; ;pic16lf1708.h: 598: } PIR1bits_t;
[; ;pic16lf1708.h: 599: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16lf1708.h: 649: extern volatile unsigned char PIR2 @ 0x012;
"651
[; ;pic16lf1708.h: 651: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16lf1708.h: 654: typedef union {
[; ;pic16lf1708.h: 655: struct {
[; ;pic16lf1708.h: 656: unsigned CCP2IF :1;
[; ;pic16lf1708.h: 657: unsigned TMR4IF :1;
[; ;pic16lf1708.h: 658: unsigned TMR6IF :1;
[; ;pic16lf1708.h: 659: unsigned BCL1IF :1;
[; ;pic16lf1708.h: 660: unsigned :1;
[; ;pic16lf1708.h: 661: unsigned C1IF :1;
[; ;pic16lf1708.h: 662: unsigned C2IF :1;
[; ;pic16lf1708.h: 663: unsigned OSFIF :1;
[; ;pic16lf1708.h: 664: };
[; ;pic16lf1708.h: 665: } PIR2bits_t;
[; ;pic16lf1708.h: 666: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16lf1708.h: 706: extern volatile unsigned char PIR3 @ 0x013;
"708
[; ;pic16lf1708.h: 708: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16lf1708.h: 711: typedef union {
[; ;pic16lf1708.h: 712: struct {
[; ;pic16lf1708.h: 713: unsigned CLC1IF :1;
[; ;pic16lf1708.h: 714: unsigned CLC2IF :1;
[; ;pic16lf1708.h: 715: unsigned CLC3IF :1;
[; ;pic16lf1708.h: 716: unsigned :1;
[; ;pic16lf1708.h: 717: unsigned ZCDIF :1;
[; ;pic16lf1708.h: 718: unsigned COGIF :1;
[; ;pic16lf1708.h: 719: };
[; ;pic16lf1708.h: 720: } PIR3bits_t;
[; ;pic16lf1708.h: 721: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16lf1708.h: 751: extern volatile unsigned char TMR0 @ 0x015;
"753
[; ;pic16lf1708.h: 753: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16lf1708.h: 756: typedef union {
[; ;pic16lf1708.h: 757: struct {
[; ;pic16lf1708.h: 758: unsigned TMR0 :8;
[; ;pic16lf1708.h: 759: };
[; ;pic16lf1708.h: 760: } TMR0bits_t;
[; ;pic16lf1708.h: 761: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16lf1708.h: 771: extern volatile unsigned short TMR1 @ 0x016;
"773
[; ;pic16lf1708.h: 773: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16lf1708.h: 778: extern volatile unsigned char TMR1L @ 0x016;
"780
[; ;pic16lf1708.h: 780: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16lf1708.h: 783: typedef union {
[; ;pic16lf1708.h: 784: struct {
[; ;pic16lf1708.h: 785: unsigned TMR1L :8;
[; ;pic16lf1708.h: 786: };
[; ;pic16lf1708.h: 787: } TMR1Lbits_t;
[; ;pic16lf1708.h: 788: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16lf1708.h: 798: extern volatile unsigned char TMR1H @ 0x017;
"800
[; ;pic16lf1708.h: 800: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16lf1708.h: 803: typedef union {
[; ;pic16lf1708.h: 804: struct {
[; ;pic16lf1708.h: 805: unsigned TMR1H :8;
[; ;pic16lf1708.h: 806: };
[; ;pic16lf1708.h: 807: } TMR1Hbits_t;
[; ;pic16lf1708.h: 808: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16lf1708.h: 818: extern volatile unsigned char T1CON @ 0x018;
"820
[; ;pic16lf1708.h: 820: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16lf1708.h: 823: typedef union {
[; ;pic16lf1708.h: 824: struct {
[; ;pic16lf1708.h: 825: unsigned TMR1ON :1;
[; ;pic16lf1708.h: 826: unsigned :1;
[; ;pic16lf1708.h: 827: unsigned nT1SYNC :1;
[; ;pic16lf1708.h: 828: unsigned T1OSCEN :1;
[; ;pic16lf1708.h: 829: unsigned T1CKPS :2;
[; ;pic16lf1708.h: 830: unsigned TMR1CS :2;
[; ;pic16lf1708.h: 831: };
[; ;pic16lf1708.h: 832: struct {
[; ;pic16lf1708.h: 833: unsigned :4;
[; ;pic16lf1708.h: 834: unsigned T1CKPS0 :1;
[; ;pic16lf1708.h: 835: unsigned T1CKPS1 :1;
[; ;pic16lf1708.h: 836: unsigned TMR1CS0 :1;
[; ;pic16lf1708.h: 837: unsigned TMR1CS1 :1;
[; ;pic16lf1708.h: 838: };
[; ;pic16lf1708.h: 839: } T1CONbits_t;
[; ;pic16lf1708.h: 840: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16lf1708.h: 890: extern volatile unsigned char T1GCON @ 0x019;
"892
[; ;pic16lf1708.h: 892: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16lf1708.h: 895: typedef union {
[; ;pic16lf1708.h: 896: struct {
[; ;pic16lf1708.h: 897: unsigned T1GSS :2;
[; ;pic16lf1708.h: 898: unsigned T1GVAL :1;
[; ;pic16lf1708.h: 899: unsigned T1GGO_nDONE :1;
[; ;pic16lf1708.h: 900: unsigned T1GSPM :1;
[; ;pic16lf1708.h: 901: unsigned T1GTM :1;
[; ;pic16lf1708.h: 902: unsigned T1GPOL :1;
[; ;pic16lf1708.h: 903: unsigned TMR1GE :1;
[; ;pic16lf1708.h: 904: };
[; ;pic16lf1708.h: 905: struct {
[; ;pic16lf1708.h: 906: unsigned T1GSS0 :1;
[; ;pic16lf1708.h: 907: unsigned T1GSS1 :1;
[; ;pic16lf1708.h: 908: };
[; ;pic16lf1708.h: 909: } T1GCONbits_t;
[; ;pic16lf1708.h: 910: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16lf1708.h: 960: extern volatile unsigned char TMR2 @ 0x01A;
"962
[; ;pic16lf1708.h: 962: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16lf1708.h: 965: typedef union {
[; ;pic16lf1708.h: 966: struct {
[; ;pic16lf1708.h: 967: unsigned TMR2 :8;
[; ;pic16lf1708.h: 968: };
[; ;pic16lf1708.h: 969: } TMR2bits_t;
[; ;pic16lf1708.h: 970: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16lf1708.h: 980: extern volatile unsigned char PR2 @ 0x01B;
"982
[; ;pic16lf1708.h: 982: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16lf1708.h: 985: typedef union {
[; ;pic16lf1708.h: 986: struct {
[; ;pic16lf1708.h: 987: unsigned PR2 :8;
[; ;pic16lf1708.h: 988: };
[; ;pic16lf1708.h: 989: } PR2bits_t;
[; ;pic16lf1708.h: 990: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16lf1708.h: 1000: extern volatile unsigned char T2CON @ 0x01C;
"1002
[; ;pic16lf1708.h: 1002: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16lf1708.h: 1005: typedef union {
[; ;pic16lf1708.h: 1006: struct {
[; ;pic16lf1708.h: 1007: unsigned T2CKPS :2;
[; ;pic16lf1708.h: 1008: unsigned TMR2ON :1;
[; ;pic16lf1708.h: 1009: unsigned T2OUTPS :4;
[; ;pic16lf1708.h: 1010: };
[; ;pic16lf1708.h: 1011: struct {
[; ;pic16lf1708.h: 1012: unsigned T2CKPS0 :1;
[; ;pic16lf1708.h: 1013: unsigned T2CKPS1 :1;
[; ;pic16lf1708.h: 1014: unsigned :1;
[; ;pic16lf1708.h: 1015: unsigned T2OUTPS0 :1;
[; ;pic16lf1708.h: 1016: unsigned T2OUTPS1 :1;
[; ;pic16lf1708.h: 1017: unsigned T2OUTPS2 :1;
[; ;pic16lf1708.h: 1018: unsigned T2OUTPS3 :1;
[; ;pic16lf1708.h: 1019: };
[; ;pic16lf1708.h: 1020: } T2CONbits_t;
[; ;pic16lf1708.h: 1021: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16lf1708.h: 1071: extern volatile unsigned char TRISA @ 0x08C;
"1073
[; ;pic16lf1708.h: 1073: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16lf1708.h: 1076: typedef union {
[; ;pic16lf1708.h: 1077: struct {
[; ;pic16lf1708.h: 1078: unsigned TRISA0 :1;
[; ;pic16lf1708.h: 1079: unsigned TRISA1 :1;
[; ;pic16lf1708.h: 1080: unsigned TRISA2 :1;
[; ;pic16lf1708.h: 1081: unsigned :1;
[; ;pic16lf1708.h: 1082: unsigned TRISA4 :1;
[; ;pic16lf1708.h: 1083: unsigned TRISA5 :1;
[; ;pic16lf1708.h: 1084: };
[; ;pic16lf1708.h: 1085: } TRISAbits_t;
[; ;pic16lf1708.h: 1086: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16lf1708.h: 1116: extern volatile unsigned char TRISB @ 0x08D;
"1118
[; ;pic16lf1708.h: 1118: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16lf1708.h: 1121: typedef union {
[; ;pic16lf1708.h: 1122: struct {
[; ;pic16lf1708.h: 1123: unsigned :4;
[; ;pic16lf1708.h: 1124: unsigned TRISB4 :1;
[; ;pic16lf1708.h: 1125: unsigned TRISB5 :1;
[; ;pic16lf1708.h: 1126: unsigned TRISB6 :1;
[; ;pic16lf1708.h: 1127: unsigned TRISB7 :1;
[; ;pic16lf1708.h: 1128: };
[; ;pic16lf1708.h: 1129: } TRISBbits_t;
[; ;pic16lf1708.h: 1130: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16lf1708.h: 1155: extern volatile unsigned char TRISC @ 0x08E;
"1157
[; ;pic16lf1708.h: 1157: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16lf1708.h: 1160: typedef union {
[; ;pic16lf1708.h: 1161: struct {
[; ;pic16lf1708.h: 1162: unsigned TRISC0 :1;
[; ;pic16lf1708.h: 1163: unsigned TRISC1 :1;
[; ;pic16lf1708.h: 1164: unsigned TRISC2 :1;
[; ;pic16lf1708.h: 1165: unsigned TRISC3 :1;
[; ;pic16lf1708.h: 1166: unsigned TRISC4 :1;
[; ;pic16lf1708.h: 1167: unsigned TRISC5 :1;
[; ;pic16lf1708.h: 1168: unsigned TRISC6 :1;
[; ;pic16lf1708.h: 1169: unsigned TRISC7 :1;
[; ;pic16lf1708.h: 1170: };
[; ;pic16lf1708.h: 1171: } TRISCbits_t;
[; ;pic16lf1708.h: 1172: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16lf1708.h: 1217: extern volatile unsigned char PIE1 @ 0x091;
"1219
[; ;pic16lf1708.h: 1219: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16lf1708.h: 1222: typedef union {
[; ;pic16lf1708.h: 1223: struct {
[; ;pic16lf1708.h: 1224: unsigned TMR1IE :1;
[; ;pic16lf1708.h: 1225: unsigned TMR2IE :1;
[; ;pic16lf1708.h: 1226: unsigned CCP1IE :1;
[; ;pic16lf1708.h: 1227: unsigned SSP1IE :1;
[; ;pic16lf1708.h: 1228: unsigned TXIE :1;
[; ;pic16lf1708.h: 1229: unsigned RCIE :1;
[; ;pic16lf1708.h: 1230: unsigned ADIE :1;
[; ;pic16lf1708.h: 1231: unsigned TMR1GIE :1;
[; ;pic16lf1708.h: 1232: };
[; ;pic16lf1708.h: 1233: struct {
[; ;pic16lf1708.h: 1234: unsigned :2;
[; ;pic16lf1708.h: 1235: unsigned CCPIE :1;
[; ;pic16lf1708.h: 1236: };
[; ;pic16lf1708.h: 1237: } PIE1bits_t;
[; ;pic16lf1708.h: 1238: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16lf1708.h: 1288: extern volatile unsigned char PIE2 @ 0x092;
"1290
[; ;pic16lf1708.h: 1290: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16lf1708.h: 1293: typedef union {
[; ;pic16lf1708.h: 1294: struct {
[; ;pic16lf1708.h: 1295: unsigned CCP2IE :1;
[; ;pic16lf1708.h: 1296: unsigned TMR4IE :1;
[; ;pic16lf1708.h: 1297: unsigned TMR6IE :1;
[; ;pic16lf1708.h: 1298: unsigned BCL1IE :1;
[; ;pic16lf1708.h: 1299: unsigned :1;
[; ;pic16lf1708.h: 1300: unsigned C1IE :1;
[; ;pic16lf1708.h: 1301: unsigned C2IE :1;
[; ;pic16lf1708.h: 1302: unsigned OSFIE :1;
[; ;pic16lf1708.h: 1303: };
[; ;pic16lf1708.h: 1304: } PIE2bits_t;
[; ;pic16lf1708.h: 1305: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16lf1708.h: 1345: extern volatile unsigned char PIE3 @ 0x093;
"1347
[; ;pic16lf1708.h: 1347: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16lf1708.h: 1350: typedef union {
[; ;pic16lf1708.h: 1351: struct {
[; ;pic16lf1708.h: 1352: unsigned CLC1IE :1;
[; ;pic16lf1708.h: 1353: unsigned CLC2IE :1;
[; ;pic16lf1708.h: 1354: unsigned CLC3IE :1;
[; ;pic16lf1708.h: 1355: unsigned :1;
[; ;pic16lf1708.h: 1356: unsigned ZCDIE :1;
[; ;pic16lf1708.h: 1357: unsigned COGIE :1;
[; ;pic16lf1708.h: 1358: };
[; ;pic16lf1708.h: 1359: } PIE3bits_t;
[; ;pic16lf1708.h: 1360: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16lf1708.h: 1390: extern volatile unsigned char OPTION_REG @ 0x095;
"1392
[; ;pic16lf1708.h: 1392: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16lf1708.h: 1395: typedef union {
[; ;pic16lf1708.h: 1396: struct {
[; ;pic16lf1708.h: 1397: unsigned PS :3;
[; ;pic16lf1708.h: 1398: unsigned PSA :1;
[; ;pic16lf1708.h: 1399: unsigned TMR0SE :1;
[; ;pic16lf1708.h: 1400: unsigned TMR0CS :1;
[; ;pic16lf1708.h: 1401: unsigned INTEDG :1;
[; ;pic16lf1708.h: 1402: unsigned nWPUEN :1;
[; ;pic16lf1708.h: 1403: };
[; ;pic16lf1708.h: 1404: struct {
[; ;pic16lf1708.h: 1405: unsigned PS0 :1;
[; ;pic16lf1708.h: 1406: unsigned PS1 :1;
[; ;pic16lf1708.h: 1407: unsigned PS2 :1;
[; ;pic16lf1708.h: 1408: unsigned :1;
[; ;pic16lf1708.h: 1409: unsigned T0SE :1;
[; ;pic16lf1708.h: 1410: unsigned T0CS :1;
[; ;pic16lf1708.h: 1411: };
[; ;pic16lf1708.h: 1412: } OPTION_REGbits_t;
[; ;pic16lf1708.h: 1413: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16lf1708.h: 1473: extern volatile unsigned char PCON @ 0x096;
"1475
[; ;pic16lf1708.h: 1475: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16lf1708.h: 1478: typedef union {
[; ;pic16lf1708.h: 1479: struct {
[; ;pic16lf1708.h: 1480: unsigned nBOR :1;
[; ;pic16lf1708.h: 1481: unsigned nPOR :1;
[; ;pic16lf1708.h: 1482: unsigned nRI :1;
[; ;pic16lf1708.h: 1483: unsigned nRMCLR :1;
[; ;pic16lf1708.h: 1484: unsigned nRWDT :1;
[; ;pic16lf1708.h: 1485: unsigned :1;
[; ;pic16lf1708.h: 1486: unsigned STKUNF :1;
[; ;pic16lf1708.h: 1487: unsigned STKOVF :1;
[; ;pic16lf1708.h: 1488: };
[; ;pic16lf1708.h: 1489: } PCONbits_t;
[; ;pic16lf1708.h: 1490: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16lf1708.h: 1530: extern volatile unsigned char WDTCON @ 0x097;
"1532
[; ;pic16lf1708.h: 1532: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16lf1708.h: 1535: typedef union {
[; ;pic16lf1708.h: 1536: struct {
[; ;pic16lf1708.h: 1537: unsigned SWDTEN :1;
[; ;pic16lf1708.h: 1538: unsigned WDTPS :5;
[; ;pic16lf1708.h: 1539: };
[; ;pic16lf1708.h: 1540: struct {
[; ;pic16lf1708.h: 1541: unsigned :1;
[; ;pic16lf1708.h: 1542: unsigned WDTPS0 :1;
[; ;pic16lf1708.h: 1543: unsigned WDTPS1 :1;
[; ;pic16lf1708.h: 1544: unsigned WDTPS2 :1;
[; ;pic16lf1708.h: 1545: unsigned WDTPS3 :1;
[; ;pic16lf1708.h: 1546: unsigned WDTPS4 :1;
[; ;pic16lf1708.h: 1547: };
[; ;pic16lf1708.h: 1548: } WDTCONbits_t;
[; ;pic16lf1708.h: 1549: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16lf1708.h: 1589: extern volatile unsigned char OSCTUNE @ 0x098;
"1591
[; ;pic16lf1708.h: 1591: asm("OSCTUNE equ 098h");
[; <" OSCTUNE equ 098h ;# ">
[; ;pic16lf1708.h: 1594: typedef union {
[; ;pic16lf1708.h: 1595: struct {
[; ;pic16lf1708.h: 1596: unsigned TUN :6;
[; ;pic16lf1708.h: 1597: };
[; ;pic16lf1708.h: 1598: struct {
[; ;pic16lf1708.h: 1599: unsigned TUN0 :1;
[; ;pic16lf1708.h: 1600: unsigned TUN1 :1;
[; ;pic16lf1708.h: 1601: unsigned TUN2 :1;
[; ;pic16lf1708.h: 1602: unsigned TUN3 :1;
[; ;pic16lf1708.h: 1603: unsigned TUN4 :1;
[; ;pic16lf1708.h: 1604: unsigned TUN5 :1;
[; ;pic16lf1708.h: 1605: };
[; ;pic16lf1708.h: 1606: } OSCTUNEbits_t;
[; ;pic16lf1708.h: 1607: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0x098;
[; ;pic16lf1708.h: 1647: extern volatile unsigned char OSCCON @ 0x099;
"1649
[; ;pic16lf1708.h: 1649: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16lf1708.h: 1652: typedef union {
[; ;pic16lf1708.h: 1653: struct {
[; ;pic16lf1708.h: 1654: unsigned SCS :2;
[; ;pic16lf1708.h: 1655: unsigned :1;
[; ;pic16lf1708.h: 1656: unsigned IRCF :4;
[; ;pic16lf1708.h: 1657: unsigned SPLLEN :1;
[; ;pic16lf1708.h: 1658: };
[; ;pic16lf1708.h: 1659: struct {
[; ;pic16lf1708.h: 1660: unsigned SCS0 :1;
[; ;pic16lf1708.h: 1661: unsigned SCS1 :1;
[; ;pic16lf1708.h: 1662: unsigned :1;
[; ;pic16lf1708.h: 1663: unsigned IRCF0 :1;
[; ;pic16lf1708.h: 1664: unsigned IRCF1 :1;
[; ;pic16lf1708.h: 1665: unsigned IRCF2 :1;
[; ;pic16lf1708.h: 1666: unsigned IRCF3 :1;
[; ;pic16lf1708.h: 1667: };
[; ;pic16lf1708.h: 1668: } OSCCONbits_t;
[; ;pic16lf1708.h: 1669: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16lf1708.h: 1719: extern volatile unsigned char OSCSTAT @ 0x09A;
"1721
[; ;pic16lf1708.h: 1721: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16lf1708.h: 1724: typedef union {
[; ;pic16lf1708.h: 1725: struct {
[; ;pic16lf1708.h: 1726: unsigned HFIOFS :1;
[; ;pic16lf1708.h: 1727: unsigned LFIOFR :1;
[; ;pic16lf1708.h: 1728: unsigned MFIOFR :1;
[; ;pic16lf1708.h: 1729: unsigned HFIOFL :1;
[; ;pic16lf1708.h: 1730: unsigned HFIOFR :1;
[; ;pic16lf1708.h: 1731: unsigned OSTS :1;
[; ;pic16lf1708.h: 1732: unsigned PLLR :1;
[; ;pic16lf1708.h: 1733: unsigned SOSCR :1;
[; ;pic16lf1708.h: 1734: };
[; ;pic16lf1708.h: 1735: } OSCSTATbits_t;
[; ;pic16lf1708.h: 1736: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16lf1708.h: 1781: extern volatile unsigned short ADRES @ 0x09B;
"1783
[; ;pic16lf1708.h: 1783: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16lf1708.h: 1788: extern volatile unsigned char ADRESL @ 0x09B;
"1790
[; ;pic16lf1708.h: 1790: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16lf1708.h: 1793: typedef union {
[; ;pic16lf1708.h: 1794: struct {
[; ;pic16lf1708.h: 1795: unsigned ADRESL :8;
[; ;pic16lf1708.h: 1796: };
[; ;pic16lf1708.h: 1797: } ADRESLbits_t;
[; ;pic16lf1708.h: 1798: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16lf1708.h: 1808: extern volatile unsigned char ADRESH @ 0x09C;
"1810
[; ;pic16lf1708.h: 1810: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16lf1708.h: 1813: typedef union {
[; ;pic16lf1708.h: 1814: struct {
[; ;pic16lf1708.h: 1815: unsigned ADRESH :8;
[; ;pic16lf1708.h: 1816: };
[; ;pic16lf1708.h: 1817: } ADRESHbits_t;
[; ;pic16lf1708.h: 1818: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16lf1708.h: 1828: extern volatile unsigned char ADCON0 @ 0x09D;
"1830
[; ;pic16lf1708.h: 1830: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16lf1708.h: 1833: typedef union {
[; ;pic16lf1708.h: 1834: struct {
[; ;pic16lf1708.h: 1835: unsigned ADON :1;
[; ;pic16lf1708.h: 1836: unsigned GO_nDONE :1;
[; ;pic16lf1708.h: 1837: unsigned CHS :5;
[; ;pic16lf1708.h: 1838: };
[; ;pic16lf1708.h: 1839: struct {
[; ;pic16lf1708.h: 1840: unsigned :1;
[; ;pic16lf1708.h: 1841: unsigned ADGO :1;
[; ;pic16lf1708.h: 1842: unsigned CHS0 :1;
[; ;pic16lf1708.h: 1843: unsigned CHS1 :1;
[; ;pic16lf1708.h: 1844: unsigned CHS2 :1;
[; ;pic16lf1708.h: 1845: unsigned CHS3 :1;
[; ;pic16lf1708.h: 1846: unsigned CHS4 :1;
[; ;pic16lf1708.h: 1847: };
[; ;pic16lf1708.h: 1848: struct {
[; ;pic16lf1708.h: 1849: unsigned :1;
[; ;pic16lf1708.h: 1850: unsigned GO :1;
[; ;pic16lf1708.h: 1851: };
[; ;pic16lf1708.h: 1852: } ADCON0bits_t;
[; ;pic16lf1708.h: 1853: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16lf1708.h: 1908: extern volatile unsigned char ADCON1 @ 0x09E;
"1910
[; ;pic16lf1708.h: 1910: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16lf1708.h: 1913: typedef union {
[; ;pic16lf1708.h: 1914: struct {
[; ;pic16lf1708.h: 1915: unsigned ADPREF :2;
[; ;pic16lf1708.h: 1916: unsigned ADNREF :1;
[; ;pic16lf1708.h: 1917: unsigned :1;
[; ;pic16lf1708.h: 1918: unsigned ADCS :3;
[; ;pic16lf1708.h: 1919: unsigned ADFM :1;
[; ;pic16lf1708.h: 1920: };
[; ;pic16lf1708.h: 1921: struct {
[; ;pic16lf1708.h: 1922: unsigned ADPREF0 :1;
[; ;pic16lf1708.h: 1923: unsigned ADPREF1 :1;
[; ;pic16lf1708.h: 1924: unsigned :2;
[; ;pic16lf1708.h: 1925: unsigned ADCS0 :1;
[; ;pic16lf1708.h: 1926: unsigned ADCS1 :1;
[; ;pic16lf1708.h: 1927: unsigned ADCS2 :1;
[; ;pic16lf1708.h: 1928: };
[; ;pic16lf1708.h: 1929: } ADCON1bits_t;
[; ;pic16lf1708.h: 1930: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16lf1708.h: 1980: extern volatile unsigned char ADCON2 @ 0x09F;
"1982
[; ;pic16lf1708.h: 1982: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16lf1708.h: 1985: typedef union {
[; ;pic16lf1708.h: 1986: struct {
[; ;pic16lf1708.h: 1987: unsigned :4;
[; ;pic16lf1708.h: 1988: unsigned TRIGSEL :4;
[; ;pic16lf1708.h: 1989: };
[; ;pic16lf1708.h: 1990: struct {
[; ;pic16lf1708.h: 1991: unsigned :4;
[; ;pic16lf1708.h: 1992: unsigned TRIGSEL0 :1;
[; ;pic16lf1708.h: 1993: unsigned TRIGSEL1 :1;
[; ;pic16lf1708.h: 1994: unsigned TRIGSEL2 :1;
[; ;pic16lf1708.h: 1995: unsigned TRIGSEL3 :1;
[; ;pic16lf1708.h: 1996: };
[; ;pic16lf1708.h: 1997: } ADCON2bits_t;
[; ;pic16lf1708.h: 1998: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16lf1708.h: 2028: extern volatile unsigned char LATA @ 0x10C;
"2030
[; ;pic16lf1708.h: 2030: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16lf1708.h: 2033: typedef union {
[; ;pic16lf1708.h: 2034: struct {
[; ;pic16lf1708.h: 2035: unsigned LATA0 :1;
[; ;pic16lf1708.h: 2036: unsigned LATA1 :1;
[; ;pic16lf1708.h: 2037: unsigned LATA2 :1;
[; ;pic16lf1708.h: 2038: unsigned :1;
[; ;pic16lf1708.h: 2039: unsigned LATA4 :1;
[; ;pic16lf1708.h: 2040: unsigned LATA5 :1;
[; ;pic16lf1708.h: 2041: };
[; ;pic16lf1708.h: 2042: } LATAbits_t;
[; ;pic16lf1708.h: 2043: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16lf1708.h: 2073: extern volatile unsigned char LATB @ 0x10D;
"2075
[; ;pic16lf1708.h: 2075: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16lf1708.h: 2078: typedef union {
[; ;pic16lf1708.h: 2079: struct {
[; ;pic16lf1708.h: 2080: unsigned :4;
[; ;pic16lf1708.h: 2081: unsigned LATB4 :1;
[; ;pic16lf1708.h: 2082: unsigned LATB5 :1;
[; ;pic16lf1708.h: 2083: unsigned LATB6 :1;
[; ;pic16lf1708.h: 2084: unsigned LATB7 :1;
[; ;pic16lf1708.h: 2085: };
[; ;pic16lf1708.h: 2086: } LATBbits_t;
[; ;pic16lf1708.h: 2087: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16lf1708.h: 2112: extern volatile unsigned char LATC @ 0x10E;
"2114
[; ;pic16lf1708.h: 2114: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16lf1708.h: 2117: typedef union {
[; ;pic16lf1708.h: 2118: struct {
[; ;pic16lf1708.h: 2119: unsigned LATC0 :1;
[; ;pic16lf1708.h: 2120: unsigned LATC1 :1;
[; ;pic16lf1708.h: 2121: unsigned LATC2 :1;
[; ;pic16lf1708.h: 2122: unsigned LATC3 :1;
[; ;pic16lf1708.h: 2123: unsigned LATC4 :1;
[; ;pic16lf1708.h: 2124: unsigned LATC5 :1;
[; ;pic16lf1708.h: 2125: unsigned LATC6 :1;
[; ;pic16lf1708.h: 2126: unsigned LATC7 :1;
[; ;pic16lf1708.h: 2127: };
[; ;pic16lf1708.h: 2128: } LATCbits_t;
[; ;pic16lf1708.h: 2129: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16lf1708.h: 2174: extern volatile unsigned char CM1CON0 @ 0x111;
"2176
[; ;pic16lf1708.h: 2176: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16lf1708.h: 2179: typedef union {
[; ;pic16lf1708.h: 2180: struct {
[; ;pic16lf1708.h: 2181: unsigned C1SYNC :1;
[; ;pic16lf1708.h: 2182: unsigned C1HYS :1;
[; ;pic16lf1708.h: 2183: unsigned C1SP :1;
[; ;pic16lf1708.h: 2184: unsigned C1ZLF :1;
[; ;pic16lf1708.h: 2185: unsigned C1POL :1;
[; ;pic16lf1708.h: 2186: unsigned :1;
[; ;pic16lf1708.h: 2187: unsigned C1OUT :1;
[; ;pic16lf1708.h: 2188: unsigned C1ON :1;
[; ;pic16lf1708.h: 2189: };
[; ;pic16lf1708.h: 2190: } CM1CON0bits_t;
[; ;pic16lf1708.h: 2191: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16lf1708.h: 2231: extern volatile unsigned char CM1CON1 @ 0x112;
"2233
[; ;pic16lf1708.h: 2233: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16lf1708.h: 2236: typedef union {
[; ;pic16lf1708.h: 2237: struct {
[; ;pic16lf1708.h: 2238: unsigned C1NCH :3;
[; ;pic16lf1708.h: 2239: unsigned C1PCH :3;
[; ;pic16lf1708.h: 2240: unsigned C1INTN :1;
[; ;pic16lf1708.h: 2241: unsigned C1INTP :1;
[; ;pic16lf1708.h: 2242: };
[; ;pic16lf1708.h: 2243: struct {
[; ;pic16lf1708.h: 2244: unsigned C1NCH0 :1;
[; ;pic16lf1708.h: 2245: unsigned C1NCH1 :1;
[; ;pic16lf1708.h: 2246: unsigned C1NCH2 :1;
[; ;pic16lf1708.h: 2247: unsigned C1PCH0 :1;
[; ;pic16lf1708.h: 2248: unsigned C1PCH1 :1;
[; ;pic16lf1708.h: 2249: unsigned C1PCH2 :1;
[; ;pic16lf1708.h: 2250: };
[; ;pic16lf1708.h: 2251: } CM1CON1bits_t;
[; ;pic16lf1708.h: 2252: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16lf1708.h: 2307: extern volatile unsigned char CM2CON0 @ 0x113;
"2309
[; ;pic16lf1708.h: 2309: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16lf1708.h: 2312: typedef union {
[; ;pic16lf1708.h: 2313: struct {
[; ;pic16lf1708.h: 2314: unsigned C2SYNC :1;
[; ;pic16lf1708.h: 2315: unsigned C2HYS :1;
[; ;pic16lf1708.h: 2316: unsigned C2SP :1;
[; ;pic16lf1708.h: 2317: unsigned C2ZLF :1;
[; ;pic16lf1708.h: 2318: unsigned C2POL :1;
[; ;pic16lf1708.h: 2319: unsigned :1;
[; ;pic16lf1708.h: 2320: unsigned C2OUT :1;
[; ;pic16lf1708.h: 2321: unsigned C2ON :1;
[; ;pic16lf1708.h: 2322: };
[; ;pic16lf1708.h: 2323: } CM2CON0bits_t;
[; ;pic16lf1708.h: 2324: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16lf1708.h: 2364: extern volatile unsigned char CM2CON1 @ 0x114;
"2366
[; ;pic16lf1708.h: 2366: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16lf1708.h: 2369: typedef union {
[; ;pic16lf1708.h: 2370: struct {
[; ;pic16lf1708.h: 2371: unsigned C2NCH :3;
[; ;pic16lf1708.h: 2372: unsigned C2PCH :3;
[; ;pic16lf1708.h: 2373: unsigned C2INTN :1;
[; ;pic16lf1708.h: 2374: unsigned C2INTP :1;
[; ;pic16lf1708.h: 2375: };
[; ;pic16lf1708.h: 2376: struct {
[; ;pic16lf1708.h: 2377: unsigned C2NCH0 :1;
[; ;pic16lf1708.h: 2378: unsigned C2NCH1 :1;
[; ;pic16lf1708.h: 2379: unsigned C2NCH2 :1;
[; ;pic16lf1708.h: 2380: unsigned C2PCH0 :1;
[; ;pic16lf1708.h: 2381: unsigned C2PCH1 :1;
[; ;pic16lf1708.h: 2382: unsigned C2PCH2 :1;
[; ;pic16lf1708.h: 2383: };
[; ;pic16lf1708.h: 2384: } CM2CON1bits_t;
[; ;pic16lf1708.h: 2385: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16lf1708.h: 2440: extern volatile unsigned char CMOUT @ 0x115;
"2442
[; ;pic16lf1708.h: 2442: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16lf1708.h: 2445: typedef union {
[; ;pic16lf1708.h: 2446: struct {
[; ;pic16lf1708.h: 2447: unsigned MC1OUT :1;
[; ;pic16lf1708.h: 2448: unsigned MC2OUT :1;
[; ;pic16lf1708.h: 2449: };
[; ;pic16lf1708.h: 2450: } CMOUTbits_t;
[; ;pic16lf1708.h: 2451: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16lf1708.h: 2466: extern volatile unsigned char BORCON @ 0x116;
"2468
[; ;pic16lf1708.h: 2468: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16lf1708.h: 2471: typedef union {
[; ;pic16lf1708.h: 2472: struct {
[; ;pic16lf1708.h: 2473: unsigned BORRDY :1;
[; ;pic16lf1708.h: 2474: unsigned :5;
[; ;pic16lf1708.h: 2475: unsigned BORFS :1;
[; ;pic16lf1708.h: 2476: unsigned SBOREN :1;
[; ;pic16lf1708.h: 2477: };
[; ;pic16lf1708.h: 2478: } BORCONbits_t;
[; ;pic16lf1708.h: 2479: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16lf1708.h: 2499: extern volatile unsigned char FVRCON @ 0x117;
"2501
[; ;pic16lf1708.h: 2501: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16lf1708.h: 2504: typedef union {
[; ;pic16lf1708.h: 2505: struct {
[; ;pic16lf1708.h: 2506: unsigned ADFVR :2;
[; ;pic16lf1708.h: 2507: unsigned CDAFVR :2;
[; ;pic16lf1708.h: 2508: unsigned TSRNG :1;
[; ;pic16lf1708.h: 2509: unsigned TSEN :1;
[; ;pic16lf1708.h: 2510: unsigned FVRRDY :1;
[; ;pic16lf1708.h: 2511: unsigned FVREN :1;
[; ;pic16lf1708.h: 2512: };
[; ;pic16lf1708.h: 2513: struct {
[; ;pic16lf1708.h: 2514: unsigned ADFVR0 :1;
[; ;pic16lf1708.h: 2515: unsigned ADFVR1 :1;
[; ;pic16lf1708.h: 2516: unsigned CDAFVR0 :1;
[; ;pic16lf1708.h: 2517: unsigned CDAFVR1 :1;
[; ;pic16lf1708.h: 2518: };
[; ;pic16lf1708.h: 2519: } FVRCONbits_t;
[; ;pic16lf1708.h: 2520: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16lf1708.h: 2575: extern volatile unsigned char DAC1CON0 @ 0x118;
"2577
[; ;pic16lf1708.h: 2577: asm("DAC1CON0 equ 0118h");
[; <" DAC1CON0 equ 0118h ;# ">
[; ;pic16lf1708.h: 2580: typedef union {
[; ;pic16lf1708.h: 2581: struct {
[; ;pic16lf1708.h: 2582: unsigned DAC1NSS :1;
[; ;pic16lf1708.h: 2583: unsigned :1;
[; ;pic16lf1708.h: 2584: unsigned DAC1PSS :2;
[; ;pic16lf1708.h: 2585: unsigned DAC1OE2 :1;
[; ;pic16lf1708.h: 2586: unsigned DAC1OE1 :1;
[; ;pic16lf1708.h: 2587: unsigned :1;
[; ;pic16lf1708.h: 2588: unsigned DAC1EN :1;
[; ;pic16lf1708.h: 2589: };
[; ;pic16lf1708.h: 2590: struct {
[; ;pic16lf1708.h: 2591: unsigned :2;
[; ;pic16lf1708.h: 2592: unsigned DAC1PSS0 :1;
[; ;pic16lf1708.h: 2593: unsigned DAC1PSS1 :1;
[; ;pic16lf1708.h: 2594: };
[; ;pic16lf1708.h: 2595: struct {
[; ;pic16lf1708.h: 2596: unsigned DACNSS :1;
[; ;pic16lf1708.h: 2597: unsigned :1;
[; ;pic16lf1708.h: 2598: unsigned DACPSS :2;
[; ;pic16lf1708.h: 2599: unsigned DACOE0 :1;
[; ;pic16lf1708.h: 2600: unsigned DACOE1 :1;
[; ;pic16lf1708.h: 2601: unsigned :1;
[; ;pic16lf1708.h: 2602: unsigned DACEN :1;
[; ;pic16lf1708.h: 2603: };
[; ;pic16lf1708.h: 2604: struct {
[; ;pic16lf1708.h: 2605: unsigned :2;
[; ;pic16lf1708.h: 2606: unsigned DACPSS0 :1;
[; ;pic16lf1708.h: 2607: unsigned DACPSS1 :1;
[; ;pic16lf1708.h: 2608: };
[; ;pic16lf1708.h: 2609: } DAC1CON0bits_t;
[; ;pic16lf1708.h: 2610: extern volatile DAC1CON0bits_t DAC1CON0bits @ 0x118;
[; ;pic16lf1708.h: 2685: extern volatile unsigned char DAC1CON1 @ 0x119;
"2687
[; ;pic16lf1708.h: 2687: asm("DAC1CON1 equ 0119h");
[; <" DAC1CON1 equ 0119h ;# ">
[; ;pic16lf1708.h: 2690: typedef union {
[; ;pic16lf1708.h: 2691: struct {
[; ;pic16lf1708.h: 2692: unsigned DAC1R :8;
[; ;pic16lf1708.h: 2693: };
[; ;pic16lf1708.h: 2694: struct {
[; ;pic16lf1708.h: 2695: unsigned DAC1R0 :1;
[; ;pic16lf1708.h: 2696: unsigned DAC1R1 :1;
[; ;pic16lf1708.h: 2697: unsigned DAC1R2 :1;
[; ;pic16lf1708.h: 2698: unsigned DAC1R3 :1;
[; ;pic16lf1708.h: 2699: unsigned DAC1R4 :1;
[; ;pic16lf1708.h: 2700: unsigned DAC1R5 :1;
[; ;pic16lf1708.h: 2701: unsigned DAC1R6 :1;
[; ;pic16lf1708.h: 2702: unsigned DAC1R7 :1;
[; ;pic16lf1708.h: 2703: };
[; ;pic16lf1708.h: 2704: struct {
[; ;pic16lf1708.h: 2705: unsigned DACR0 :1;
[; ;pic16lf1708.h: 2706: unsigned DACR1 :1;
[; ;pic16lf1708.h: 2707: unsigned DACR2 :1;
[; ;pic16lf1708.h: 2708: unsigned DACR3 :1;
[; ;pic16lf1708.h: 2709: unsigned DACR4 :1;
[; ;pic16lf1708.h: 2710: unsigned DACR5 :1;
[; ;pic16lf1708.h: 2711: unsigned DACR6 :1;
[; ;pic16lf1708.h: 2712: unsigned DACR7 :1;
[; ;pic16lf1708.h: 2713: };
[; ;pic16lf1708.h: 2714: } DAC1CON1bits_t;
[; ;pic16lf1708.h: 2715: extern volatile DAC1CON1bits_t DAC1CON1bits @ 0x119;
[; ;pic16lf1708.h: 2805: extern volatile unsigned char ZCD1CON @ 0x11C;
"2807
[; ;pic16lf1708.h: 2807: asm("ZCD1CON equ 011Ch");
[; <" ZCD1CON equ 011Ch ;# ">
[; ;pic16lf1708.h: 2810: typedef union {
[; ;pic16lf1708.h: 2811: struct {
[; ;pic16lf1708.h: 2812: unsigned ZCD1INTN :1;
[; ;pic16lf1708.h: 2813: unsigned ZCD1INTP :1;
[; ;pic16lf1708.h: 2814: unsigned :2;
[; ;pic16lf1708.h: 2815: unsigned ZCD1POL :1;
[; ;pic16lf1708.h: 2816: unsigned ZCD1OUT :1;
[; ;pic16lf1708.h: 2817: unsigned :1;
[; ;pic16lf1708.h: 2818: unsigned ZCD1EN :1;
[; ;pic16lf1708.h: 2819: };
[; ;pic16lf1708.h: 2820: } ZCD1CONbits_t;
[; ;pic16lf1708.h: 2821: extern volatile ZCD1CONbits_t ZCD1CONbits @ 0x11C;
[; ;pic16lf1708.h: 2851: extern volatile unsigned char ANSELA @ 0x18C;
"2853
[; ;pic16lf1708.h: 2853: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16lf1708.h: 2856: typedef union {
[; ;pic16lf1708.h: 2857: struct {
[; ;pic16lf1708.h: 2858: unsigned ANSA0 :1;
[; ;pic16lf1708.h: 2859: unsigned ANSA1 :1;
[; ;pic16lf1708.h: 2860: unsigned ANSA2 :1;
[; ;pic16lf1708.h: 2861: unsigned :1;
[; ;pic16lf1708.h: 2862: unsigned ANSA4 :1;
[; ;pic16lf1708.h: 2863: unsigned ANS5 :1;
[; ;pic16lf1708.h: 2864: };
[; ;pic16lf1708.h: 2865: } ANSELAbits_t;
[; ;pic16lf1708.h: 2866: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16lf1708.h: 2896: extern volatile unsigned char ANSELB @ 0x18D;
"2898
[; ;pic16lf1708.h: 2898: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16lf1708.h: 2901: typedef union {
[; ;pic16lf1708.h: 2902: struct {
[; ;pic16lf1708.h: 2903: unsigned :4;
[; ;pic16lf1708.h: 2904: unsigned ANSB4 :1;
[; ;pic16lf1708.h: 2905: unsigned ANSB5 :1;
[; ;pic16lf1708.h: 2906: unsigned ANSB6 :1;
[; ;pic16lf1708.h: 2907: unsigned ANSB7 :1;
[; ;pic16lf1708.h: 2908: };
[; ;pic16lf1708.h: 2909: } ANSELBbits_t;
[; ;pic16lf1708.h: 2910: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16lf1708.h: 2935: extern volatile unsigned char ANSELC @ 0x18E;
"2937
[; ;pic16lf1708.h: 2937: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16lf1708.h: 2940: typedef union {
[; ;pic16lf1708.h: 2941: struct {
[; ;pic16lf1708.h: 2942: unsigned ANSC0 :1;
[; ;pic16lf1708.h: 2943: unsigned ANSC1 :1;
[; ;pic16lf1708.h: 2944: unsigned ANSC2 :1;
[; ;pic16lf1708.h: 2945: unsigned ANSC3 :1;
[; ;pic16lf1708.h: 2946: unsigned :2;
[; ;pic16lf1708.h: 2947: unsigned ANSC6 :1;
[; ;pic16lf1708.h: 2948: unsigned ANSC7 :1;
[; ;pic16lf1708.h: 2949: };
[; ;pic16lf1708.h: 2950: } ANSELCbits_t;
[; ;pic16lf1708.h: 2951: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16lf1708.h: 2986: extern volatile unsigned short PMADR @ 0x191;
"2988
[; ;pic16lf1708.h: 2988: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16lf1708.h: 2993: extern volatile unsigned char PMADRL @ 0x191;
"2995
[; ;pic16lf1708.h: 2995: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16lf1708.h: 2998: typedef union {
[; ;pic16lf1708.h: 2999: struct {
[; ;pic16lf1708.h: 3000: unsigned PMADRL :8;
[; ;pic16lf1708.h: 3001: };
[; ;pic16lf1708.h: 3002: } PMADRLbits_t;
[; ;pic16lf1708.h: 3003: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16lf1708.h: 3013: extern volatile unsigned char PMADRH @ 0x192;
"3015
[; ;pic16lf1708.h: 3015: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16lf1708.h: 3018: typedef union {
[; ;pic16lf1708.h: 3019: struct {
[; ;pic16lf1708.h: 3020: unsigned PMADRH :7;
[; ;pic16lf1708.h: 3021: };
[; ;pic16lf1708.h: 3022: } PMADRHbits_t;
[; ;pic16lf1708.h: 3023: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16lf1708.h: 3033: extern volatile unsigned short PMDAT @ 0x193;
"3035
[; ;pic16lf1708.h: 3035: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16lf1708.h: 3040: extern volatile unsigned char PMDATL @ 0x193;
"3042
[; ;pic16lf1708.h: 3042: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16lf1708.h: 3045: typedef union {
[; ;pic16lf1708.h: 3046: struct {
[; ;pic16lf1708.h: 3047: unsigned PMDATL :8;
[; ;pic16lf1708.h: 3048: };
[; ;pic16lf1708.h: 3049: } PMDATLbits_t;
[; ;pic16lf1708.h: 3050: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16lf1708.h: 3060: extern volatile unsigned char PMDATH @ 0x194;
"3062
[; ;pic16lf1708.h: 3062: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16lf1708.h: 3065: typedef union {
[; ;pic16lf1708.h: 3066: struct {
[; ;pic16lf1708.h: 3067: unsigned PMDATH :6;
[; ;pic16lf1708.h: 3068: };
[; ;pic16lf1708.h: 3069: } PMDATHbits_t;
[; ;pic16lf1708.h: 3070: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16lf1708.h: 3080: extern volatile unsigned char PMCON1 @ 0x195;
"3082
[; ;pic16lf1708.h: 3082: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16lf1708.h: 3085: typedef union {
[; ;pic16lf1708.h: 3086: struct {
[; ;pic16lf1708.h: 3087: unsigned RD :1;
[; ;pic16lf1708.h: 3088: unsigned WR :1;
[; ;pic16lf1708.h: 3089: unsigned WREN :1;
[; ;pic16lf1708.h: 3090: unsigned WRERR :1;
[; ;pic16lf1708.h: 3091: unsigned FREE :1;
[; ;pic16lf1708.h: 3092: unsigned LWLO :1;
[; ;pic16lf1708.h: 3093: unsigned CFGS :1;
[; ;pic16lf1708.h: 3094: };
[; ;pic16lf1708.h: 3095: } PMCON1bits_t;
[; ;pic16lf1708.h: 3096: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16lf1708.h: 3136: extern volatile unsigned char PMCON2 @ 0x196;
"3138
[; ;pic16lf1708.h: 3138: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16lf1708.h: 3141: typedef union {
[; ;pic16lf1708.h: 3142: struct {
[; ;pic16lf1708.h: 3143: unsigned PMCON2 :8;
[; ;pic16lf1708.h: 3144: };
[; ;pic16lf1708.h: 3145: } PMCON2bits_t;
[; ;pic16lf1708.h: 3146: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16lf1708.h: 3156: extern volatile unsigned char RC1REG @ 0x199;
"3158
[; ;pic16lf1708.h: 3158: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16lf1708.h: 3161: extern volatile unsigned char RCREG @ 0x199;
"3163
[; ;pic16lf1708.h: 3163: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16lf1708.h: 3165: extern volatile unsigned char RCREG1 @ 0x199;
"3167
[; ;pic16lf1708.h: 3167: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16lf1708.h: 3170: typedef union {
[; ;pic16lf1708.h: 3171: struct {
[; ;pic16lf1708.h: 3172: unsigned RC1REG :8;
[; ;pic16lf1708.h: 3173: };
[; ;pic16lf1708.h: 3174: } RC1REGbits_t;
[; ;pic16lf1708.h: 3175: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16lf1708.h: 3183: typedef union {
[; ;pic16lf1708.h: 3184: struct {
[; ;pic16lf1708.h: 3185: unsigned RC1REG :8;
[; ;pic16lf1708.h: 3186: };
[; ;pic16lf1708.h: 3187: } RCREGbits_t;
[; ;pic16lf1708.h: 3188: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16lf1708.h: 3195: typedef union {
[; ;pic16lf1708.h: 3196: struct {
[; ;pic16lf1708.h: 3197: unsigned RC1REG :8;
[; ;pic16lf1708.h: 3198: };
[; ;pic16lf1708.h: 3199: } RCREG1bits_t;
[; ;pic16lf1708.h: 3200: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16lf1708.h: 3210: extern volatile unsigned char TX1REG @ 0x19A;
"3212
[; ;pic16lf1708.h: 3212: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16lf1708.h: 3215: extern volatile unsigned char TXREG1 @ 0x19A;
"3217
[; ;pic16lf1708.h: 3217: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16lf1708.h: 3219: extern volatile unsigned char TXREG @ 0x19A;
"3221
[; ;pic16lf1708.h: 3221: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16lf1708.h: 3224: typedef union {
[; ;pic16lf1708.h: 3225: struct {
[; ;pic16lf1708.h: 3226: unsigned TX1REG :8;
[; ;pic16lf1708.h: 3227: };
[; ;pic16lf1708.h: 3228: } TX1REGbits_t;
[; ;pic16lf1708.h: 3229: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16lf1708.h: 3237: typedef union {
[; ;pic16lf1708.h: 3238: struct {
[; ;pic16lf1708.h: 3239: unsigned TX1REG :8;
[; ;pic16lf1708.h: 3240: };
[; ;pic16lf1708.h: 3241: } TXREG1bits_t;
[; ;pic16lf1708.h: 3242: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16lf1708.h: 3249: typedef union {
[; ;pic16lf1708.h: 3250: struct {
[; ;pic16lf1708.h: 3251: unsigned TX1REG :8;
[; ;pic16lf1708.h: 3252: };
[; ;pic16lf1708.h: 3253: } TXREGbits_t;
[; ;pic16lf1708.h: 3254: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16lf1708.h: 3264: extern volatile unsigned short SP1BRG @ 0x19B;
"3266
[; ;pic16lf1708.h: 3266: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16lf1708.h: 3271: extern volatile unsigned char SP1BRGL @ 0x19B;
"3273
[; ;pic16lf1708.h: 3273: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16lf1708.h: 3276: extern volatile unsigned char SPBRG @ 0x19B;
"3278
[; ;pic16lf1708.h: 3278: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16lf1708.h: 3280: extern volatile unsigned char SPBRG1 @ 0x19B;
"3282
[; ;pic16lf1708.h: 3282: asm("SPBRG1 equ 019Bh");
[; <" SPBRG1 equ 019Bh ;# ">
[; ;pic16lf1708.h: 3284: extern volatile unsigned char SPBRGL @ 0x19B;
"3286
[; ;pic16lf1708.h: 3286: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16lf1708.h: 3289: typedef union {
[; ;pic16lf1708.h: 3290: struct {
[; ;pic16lf1708.h: 3291: unsigned SP1BRGL :8;
[; ;pic16lf1708.h: 3292: };
[; ;pic16lf1708.h: 3293: } SP1BRGLbits_t;
[; ;pic16lf1708.h: 3294: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16lf1708.h: 3302: typedef union {
[; ;pic16lf1708.h: 3303: struct {
[; ;pic16lf1708.h: 3304: unsigned SP1BRGL :8;
[; ;pic16lf1708.h: 3305: };
[; ;pic16lf1708.h: 3306: } SPBRGbits_t;
[; ;pic16lf1708.h: 3307: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16lf1708.h: 3314: typedef union {
[; ;pic16lf1708.h: 3315: struct {
[; ;pic16lf1708.h: 3316: unsigned SP1BRGL :8;
[; ;pic16lf1708.h: 3317: };
[; ;pic16lf1708.h: 3318: } SPBRG1bits_t;
[; ;pic16lf1708.h: 3319: extern volatile SPBRG1bits_t SPBRG1bits @ 0x19B;
[; ;pic16lf1708.h: 3326: typedef union {
[; ;pic16lf1708.h: 3327: struct {
[; ;pic16lf1708.h: 3328: unsigned SP1BRGL :8;
[; ;pic16lf1708.h: 3329: };
[; ;pic16lf1708.h: 3330: } SPBRGLbits_t;
[; ;pic16lf1708.h: 3331: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16lf1708.h: 3341: extern volatile unsigned char SP1BRGH @ 0x19C;
"3343
[; ;pic16lf1708.h: 3343: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16lf1708.h: 3346: extern volatile unsigned char SPBRGH @ 0x19C;
"3348
[; ;pic16lf1708.h: 3348: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16lf1708.h: 3350: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3352
[; ;pic16lf1708.h: 3352: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16lf1708.h: 3355: typedef union {
[; ;pic16lf1708.h: 3356: struct {
[; ;pic16lf1708.h: 3357: unsigned SP1BRGH :8;
[; ;pic16lf1708.h: 3358: };
[; ;pic16lf1708.h: 3359: } SP1BRGHbits_t;
[; ;pic16lf1708.h: 3360: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16lf1708.h: 3368: typedef union {
[; ;pic16lf1708.h: 3369: struct {
[; ;pic16lf1708.h: 3370: unsigned SP1BRGH :8;
[; ;pic16lf1708.h: 3371: };
[; ;pic16lf1708.h: 3372: } SPBRGHbits_t;
[; ;pic16lf1708.h: 3373: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16lf1708.h: 3380: typedef union {
[; ;pic16lf1708.h: 3381: struct {
[; ;pic16lf1708.h: 3382: unsigned SP1BRGH :8;
[; ;pic16lf1708.h: 3383: };
[; ;pic16lf1708.h: 3384: } SPBRGH1bits_t;
[; ;pic16lf1708.h: 3385: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16lf1708.h: 3395: extern volatile unsigned char RC1STA @ 0x19D;
"3397
[; ;pic16lf1708.h: 3397: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16lf1708.h: 3400: extern volatile unsigned char RCSTA1 @ 0x19D;
"3402
[; ;pic16lf1708.h: 3402: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16lf1708.h: 3404: extern volatile unsigned char RCSTA @ 0x19D;
"3406
[; ;pic16lf1708.h: 3406: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16lf1708.h: 3409: typedef union {
[; ;pic16lf1708.h: 3410: struct {
[; ;pic16lf1708.h: 3411: unsigned RX9D :1;
[; ;pic16lf1708.h: 3412: unsigned OERR :1;
[; ;pic16lf1708.h: 3413: unsigned FERR :1;
[; ;pic16lf1708.h: 3414: unsigned ADDEN :1;
[; ;pic16lf1708.h: 3415: unsigned CREN :1;
[; ;pic16lf1708.h: 3416: unsigned SREN :1;
[; ;pic16lf1708.h: 3417: unsigned RX9 :1;
[; ;pic16lf1708.h: 3418: unsigned SPEN :1;
[; ;pic16lf1708.h: 3419: };
[; ;pic16lf1708.h: 3420: } RC1STAbits_t;
[; ;pic16lf1708.h: 3421: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16lf1708.h: 3464: typedef union {
[; ;pic16lf1708.h: 3465: struct {
[; ;pic16lf1708.h: 3466: unsigned RX9D :1;
[; ;pic16lf1708.h: 3467: unsigned OERR :1;
[; ;pic16lf1708.h: 3468: unsigned FERR :1;
[; ;pic16lf1708.h: 3469: unsigned ADDEN :1;
[; ;pic16lf1708.h: 3470: unsigned CREN :1;
[; ;pic16lf1708.h: 3471: unsigned SREN :1;
[; ;pic16lf1708.h: 3472: unsigned RX9 :1;
[; ;pic16lf1708.h: 3473: unsigned SPEN :1;
[; ;pic16lf1708.h: 3474: };
[; ;pic16lf1708.h: 3475: } RCSTA1bits_t;
[; ;pic16lf1708.h: 3476: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16lf1708.h: 3518: typedef union {
[; ;pic16lf1708.h: 3519: struct {
[; ;pic16lf1708.h: 3520: unsigned RX9D :1;
[; ;pic16lf1708.h: 3521: unsigned OERR :1;
[; ;pic16lf1708.h: 3522: unsigned FERR :1;
[; ;pic16lf1708.h: 3523: unsigned ADDEN :1;
[; ;pic16lf1708.h: 3524: unsigned CREN :1;
[; ;pic16lf1708.h: 3525: unsigned SREN :1;
[; ;pic16lf1708.h: 3526: unsigned RX9 :1;
[; ;pic16lf1708.h: 3527: unsigned SPEN :1;
[; ;pic16lf1708.h: 3528: };
[; ;pic16lf1708.h: 3529: } RCSTAbits_t;
[; ;pic16lf1708.h: 3530: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16lf1708.h: 3575: extern volatile unsigned char TX1STA @ 0x19E;
"3577
[; ;pic16lf1708.h: 3577: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16lf1708.h: 3580: extern volatile unsigned char TXSTA1 @ 0x19E;
"3582
[; ;pic16lf1708.h: 3582: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16lf1708.h: 3584: extern volatile unsigned char TXSTA @ 0x19E;
"3586
[; ;pic16lf1708.h: 3586: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16lf1708.h: 3589: typedef union {
[; ;pic16lf1708.h: 3590: struct {
[; ;pic16lf1708.h: 3591: unsigned TX9D :1;
[; ;pic16lf1708.h: 3592: unsigned TRMT :1;
[; ;pic16lf1708.h: 3593: unsigned BRGH :1;
[; ;pic16lf1708.h: 3594: unsigned SENDB :1;
[; ;pic16lf1708.h: 3595: unsigned SYNC :1;
[; ;pic16lf1708.h: 3596: unsigned TXEN :1;
[; ;pic16lf1708.h: 3597: unsigned TX9 :1;
[; ;pic16lf1708.h: 3598: unsigned CSRC :1;
[; ;pic16lf1708.h: 3599: };
[; ;pic16lf1708.h: 3600: } TX1STAbits_t;
[; ;pic16lf1708.h: 3601: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16lf1708.h: 3644: typedef union {
[; ;pic16lf1708.h: 3645: struct {
[; ;pic16lf1708.h: 3646: unsigned TX9D :1;
[; ;pic16lf1708.h: 3647: unsigned TRMT :1;
[; ;pic16lf1708.h: 3648: unsigned BRGH :1;
[; ;pic16lf1708.h: 3649: unsigned SENDB :1;
[; ;pic16lf1708.h: 3650: unsigned SYNC :1;
[; ;pic16lf1708.h: 3651: unsigned TXEN :1;
[; ;pic16lf1708.h: 3652: unsigned TX9 :1;
[; ;pic16lf1708.h: 3653: unsigned CSRC :1;
[; ;pic16lf1708.h: 3654: };
[; ;pic16lf1708.h: 3655: } TXSTA1bits_t;
[; ;pic16lf1708.h: 3656: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16lf1708.h: 3698: typedef union {
[; ;pic16lf1708.h: 3699: struct {
[; ;pic16lf1708.h: 3700: unsigned TX9D :1;
[; ;pic16lf1708.h: 3701: unsigned TRMT :1;
[; ;pic16lf1708.h: 3702: unsigned BRGH :1;
[; ;pic16lf1708.h: 3703: unsigned SENDB :1;
[; ;pic16lf1708.h: 3704: unsigned SYNC :1;
[; ;pic16lf1708.h: 3705: unsigned TXEN :1;
[; ;pic16lf1708.h: 3706: unsigned TX9 :1;
[; ;pic16lf1708.h: 3707: unsigned CSRC :1;
[; ;pic16lf1708.h: 3708: };
[; ;pic16lf1708.h: 3709: } TXSTAbits_t;
[; ;pic16lf1708.h: 3710: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16lf1708.h: 3755: extern volatile unsigned char BAUD1CON @ 0x19F;
"3757
[; ;pic16lf1708.h: 3757: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16lf1708.h: 3760: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3762
[; ;pic16lf1708.h: 3762: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16lf1708.h: 3764: extern volatile unsigned char BAUDCTL1 @ 0x19F;
"3766
[; ;pic16lf1708.h: 3766: asm("BAUDCTL1 equ 019Fh");
[; <" BAUDCTL1 equ 019Fh ;# ">
[; ;pic16lf1708.h: 3768: extern volatile unsigned char BAUDCON @ 0x19F;
"3770
[; ;pic16lf1708.h: 3770: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16lf1708.h: 3772: extern volatile unsigned char BAUDCTL @ 0x19F;
"3774
[; ;pic16lf1708.h: 3774: asm("BAUDCTL equ 019Fh");
[; <" BAUDCTL equ 019Fh ;# ">
[; ;pic16lf1708.h: 3777: typedef union {
[; ;pic16lf1708.h: 3778: struct {
[; ;pic16lf1708.h: 3779: unsigned ABDEN :1;
[; ;pic16lf1708.h: 3780: unsigned WUE :1;
[; ;pic16lf1708.h: 3781: unsigned :1;
[; ;pic16lf1708.h: 3782: unsigned BRG16 :1;
[; ;pic16lf1708.h: 3783: unsigned SCKP :1;
[; ;pic16lf1708.h: 3784: unsigned :1;
[; ;pic16lf1708.h: 3785: unsigned RCIDL :1;
[; ;pic16lf1708.h: 3786: unsigned ABDOVF :1;
[; ;pic16lf1708.h: 3787: };
[; ;pic16lf1708.h: 3788: } BAUD1CONbits_t;
[; ;pic16lf1708.h: 3789: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16lf1708.h: 3822: typedef union {
[; ;pic16lf1708.h: 3823: struct {
[; ;pic16lf1708.h: 3824: unsigned ABDEN :1;
[; ;pic16lf1708.h: 3825: unsigned WUE :1;
[; ;pic16lf1708.h: 3826: unsigned :1;
[; ;pic16lf1708.h: 3827: unsigned BRG16 :1;
[; ;pic16lf1708.h: 3828: unsigned SCKP :1;
[; ;pic16lf1708.h: 3829: unsigned :1;
[; ;pic16lf1708.h: 3830: unsigned RCIDL :1;
[; ;pic16lf1708.h: 3831: unsigned ABDOVF :1;
[; ;pic16lf1708.h: 3832: };
[; ;pic16lf1708.h: 3833: } BAUDCON1bits_t;
[; ;pic16lf1708.h: 3834: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16lf1708.h: 3866: typedef union {
[; ;pic16lf1708.h: 3867: struct {
[; ;pic16lf1708.h: 3868: unsigned ABDEN :1;
[; ;pic16lf1708.h: 3869: unsigned WUE :1;
[; ;pic16lf1708.h: 3870: unsigned :1;
[; ;pic16lf1708.h: 3871: unsigned BRG16 :1;
[; ;pic16lf1708.h: 3872: unsigned SCKP :1;
[; ;pic16lf1708.h: 3873: unsigned :1;
[; ;pic16lf1708.h: 3874: unsigned RCIDL :1;
[; ;pic16lf1708.h: 3875: unsigned ABDOVF :1;
[; ;pic16lf1708.h: 3876: };
[; ;pic16lf1708.h: 3877: } BAUDCTL1bits_t;
[; ;pic16lf1708.h: 3878: extern volatile BAUDCTL1bits_t BAUDCTL1bits @ 0x19F;
[; ;pic16lf1708.h: 3910: typedef union {
[; ;pic16lf1708.h: 3911: struct {
[; ;pic16lf1708.h: 3912: unsigned ABDEN :1;
[; ;pic16lf1708.h: 3913: unsigned WUE :1;
[; ;pic16lf1708.h: 3914: unsigned :1;
[; ;pic16lf1708.h: 3915: unsigned BRG16 :1;
[; ;pic16lf1708.h: 3916: unsigned SCKP :1;
[; ;pic16lf1708.h: 3917: unsigned :1;
[; ;pic16lf1708.h: 3918: unsigned RCIDL :1;
[; ;pic16lf1708.h: 3919: unsigned ABDOVF :1;
[; ;pic16lf1708.h: 3920: };
[; ;pic16lf1708.h: 3921: } BAUDCONbits_t;
[; ;pic16lf1708.h: 3922: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16lf1708.h: 3954: typedef union {
[; ;pic16lf1708.h: 3955: struct {
[; ;pic16lf1708.h: 3956: unsigned ABDEN :1;
[; ;pic16lf1708.h: 3957: unsigned WUE :1;
[; ;pic16lf1708.h: 3958: unsigned :1;
[; ;pic16lf1708.h: 3959: unsigned BRG16 :1;
[; ;pic16lf1708.h: 3960: unsigned SCKP :1;
[; ;pic16lf1708.h: 3961: unsigned :1;
[; ;pic16lf1708.h: 3962: unsigned RCIDL :1;
[; ;pic16lf1708.h: 3963: unsigned ABDOVF :1;
[; ;pic16lf1708.h: 3964: };
[; ;pic16lf1708.h: 3965: } BAUDCTLbits_t;
[; ;pic16lf1708.h: 3966: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0x19F;
[; ;pic16lf1708.h: 4001: extern volatile unsigned char WPUA @ 0x20C;
"4003
[; ;pic16lf1708.h: 4003: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16lf1708.h: 4006: typedef union {
[; ;pic16lf1708.h: 4007: struct {
[; ;pic16lf1708.h: 4008: unsigned WPUA0 :1;
[; ;pic16lf1708.h: 4009: unsigned WPUA1 :1;
[; ;pic16lf1708.h: 4010: unsigned WPUA2 :1;
[; ;pic16lf1708.h: 4011: unsigned WPUA3 :1;
[; ;pic16lf1708.h: 4012: unsigned WPUA4 :1;
[; ;pic16lf1708.h: 4013: unsigned WPUA5 :1;
[; ;pic16lf1708.h: 4014: };
[; ;pic16lf1708.h: 4015: } WPUAbits_t;
[; ;pic16lf1708.h: 4016: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16lf1708.h: 4051: extern volatile unsigned char WPUB @ 0x20D;
"4053
[; ;pic16lf1708.h: 4053: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16lf1708.h: 4056: typedef union {
[; ;pic16lf1708.h: 4057: struct {
[; ;pic16lf1708.h: 4058: unsigned :4;
[; ;pic16lf1708.h: 4059: unsigned WPUB4 :1;
[; ;pic16lf1708.h: 4060: unsigned WPUB5 :1;
[; ;pic16lf1708.h: 4061: unsigned WPUB6 :1;
[; ;pic16lf1708.h: 4062: unsigned WPUB7 :1;
[; ;pic16lf1708.h: 4063: };
[; ;pic16lf1708.h: 4064: } WPUBbits_t;
[; ;pic16lf1708.h: 4065: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16lf1708.h: 4090: extern volatile unsigned char WPUC @ 0x20E;
"4092
[; ;pic16lf1708.h: 4092: asm("WPUC equ 020Eh");
[; <" WPUC equ 020Eh ;# ">
[; ;pic16lf1708.h: 4095: typedef union {
[; ;pic16lf1708.h: 4096: struct {
[; ;pic16lf1708.h: 4097: unsigned WPUC0 :1;
[; ;pic16lf1708.h: 4098: unsigned WPUC1 :1;
[; ;pic16lf1708.h: 4099: unsigned WPUC2 :1;
[; ;pic16lf1708.h: 4100: unsigned WPUC3 :1;
[; ;pic16lf1708.h: 4101: unsigned WPUC4 :1;
[; ;pic16lf1708.h: 4102: unsigned WPUC5 :1;
[; ;pic16lf1708.h: 4103: unsigned WPUC6 :1;
[; ;pic16lf1708.h: 4104: unsigned WPUC7 :1;
[; ;pic16lf1708.h: 4105: };
[; ;pic16lf1708.h: 4106: } WPUCbits_t;
[; ;pic16lf1708.h: 4107: extern volatile WPUCbits_t WPUCbits @ 0x20E;
[; ;pic16lf1708.h: 4152: extern volatile unsigned char SSP1BUF @ 0x211;
"4154
[; ;pic16lf1708.h: 4154: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16lf1708.h: 4157: extern volatile unsigned char SSPBUF @ 0x211;
"4159
[; ;pic16lf1708.h: 4159: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16lf1708.h: 4162: typedef union {
[; ;pic16lf1708.h: 4163: struct {
[; ;pic16lf1708.h: 4164: unsigned SSP1BUF0 :1;
[; ;pic16lf1708.h: 4165: unsigned SSP1BUF1 :1;
[; ;pic16lf1708.h: 4166: unsigned SSP1BUF2 :1;
[; ;pic16lf1708.h: 4167: unsigned SSP1BUF3 :1;
[; ;pic16lf1708.h: 4168: unsigned SSP1BUF4 :1;
[; ;pic16lf1708.h: 4169: unsigned SSP1BUF5 :1;
[; ;pic16lf1708.h: 4170: unsigned SSP1BUF6 :1;
[; ;pic16lf1708.h: 4171: unsigned SSP1BUF7 :1;
[; ;pic16lf1708.h: 4172: };
[; ;pic16lf1708.h: 4173: struct {
[; ;pic16lf1708.h: 4174: unsigned BUF :8;
[; ;pic16lf1708.h: 4175: };
[; ;pic16lf1708.h: 4176: struct {
[; ;pic16lf1708.h: 4177: unsigned BUF0 :1;
[; ;pic16lf1708.h: 4178: unsigned BUF1 :1;
[; ;pic16lf1708.h: 4179: unsigned BUF2 :1;
[; ;pic16lf1708.h: 4180: unsigned BUF3 :1;
[; ;pic16lf1708.h: 4181: unsigned BUF4 :1;
[; ;pic16lf1708.h: 4182: unsigned BUF5 :1;
[; ;pic16lf1708.h: 4183: unsigned BUF6 :1;
[; ;pic16lf1708.h: 4184: unsigned BUF7 :1;
[; ;pic16lf1708.h: 4185: };
[; ;pic16lf1708.h: 4186: struct {
[; ;pic16lf1708.h: 4187: unsigned SSP1BUF :8;
[; ;pic16lf1708.h: 4188: };
[; ;pic16lf1708.h: 4189: } SSP1BUFbits_t;
[; ;pic16lf1708.h: 4190: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16lf1708.h: 4283: typedef union {
[; ;pic16lf1708.h: 4284: struct {
[; ;pic16lf1708.h: 4285: unsigned SSP1BUF0 :1;
[; ;pic16lf1708.h: 4286: unsigned SSP1BUF1 :1;
[; ;pic16lf1708.h: 4287: unsigned SSP1BUF2 :1;
[; ;pic16lf1708.h: 4288: unsigned SSP1BUF3 :1;
[; ;pic16lf1708.h: 4289: unsigned SSP1BUF4 :1;
[; ;pic16lf1708.h: 4290: unsigned SSP1BUF5 :1;
[; ;pic16lf1708.h: 4291: unsigned SSP1BUF6 :1;
[; ;pic16lf1708.h: 4292: unsigned SSP1BUF7 :1;
[; ;pic16lf1708.h: 4293: };
[; ;pic16lf1708.h: 4294: struct {
[; ;pic16lf1708.h: 4295: unsigned BUF :8;
[; ;pic16lf1708.h: 4296: };
[; ;pic16lf1708.h: 4297: struct {
[; ;pic16lf1708.h: 4298: unsigned BUF0 :1;
[; ;pic16lf1708.h: 4299: unsigned BUF1 :1;
[; ;pic16lf1708.h: 4300: unsigned BUF2 :1;
[; ;pic16lf1708.h: 4301: unsigned BUF3 :1;
[; ;pic16lf1708.h: 4302: unsigned BUF4 :1;
[; ;pic16lf1708.h: 4303: unsigned BUF5 :1;
[; ;pic16lf1708.h: 4304: unsigned BUF6 :1;
[; ;pic16lf1708.h: 4305: unsigned BUF7 :1;
[; ;pic16lf1708.h: 4306: };
[; ;pic16lf1708.h: 4307: struct {
[; ;pic16lf1708.h: 4308: unsigned SSP1BUF :8;
[; ;pic16lf1708.h: 4309: };
[; ;pic16lf1708.h: 4310: } SSPBUFbits_t;
[; ;pic16lf1708.h: 4311: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16lf1708.h: 4406: extern volatile unsigned char SSP1ADD @ 0x212;
"4408
[; ;pic16lf1708.h: 4408: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16lf1708.h: 4411: extern volatile unsigned char SSPADD @ 0x212;
"4413
[; ;pic16lf1708.h: 4413: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16lf1708.h: 4416: typedef union {
[; ;pic16lf1708.h: 4417: struct {
[; ;pic16lf1708.h: 4418: unsigned SSP1ADD0 :1;
[; ;pic16lf1708.h: 4419: unsigned SSP1ADD1 :1;
[; ;pic16lf1708.h: 4420: unsigned SSP1ADD2 :1;
[; ;pic16lf1708.h: 4421: unsigned SSP1ADD3 :1;
[; ;pic16lf1708.h: 4422: unsigned SSP1ADD4 :1;
[; ;pic16lf1708.h: 4423: unsigned SSP1ADD5 :1;
[; ;pic16lf1708.h: 4424: unsigned SSP1ADD6 :1;
[; ;pic16lf1708.h: 4425: unsigned SSP1ADD7 :1;
[; ;pic16lf1708.h: 4426: };
[; ;pic16lf1708.h: 4427: struct {
[; ;pic16lf1708.h: 4428: unsigned ADD :8;
[; ;pic16lf1708.h: 4429: };
[; ;pic16lf1708.h: 4430: struct {
[; ;pic16lf1708.h: 4431: unsigned ADD0 :1;
[; ;pic16lf1708.h: 4432: unsigned ADD1 :1;
[; ;pic16lf1708.h: 4433: unsigned ADD2 :1;
[; ;pic16lf1708.h: 4434: unsigned ADD3 :1;
[; ;pic16lf1708.h: 4435: unsigned ADD4 :1;
[; ;pic16lf1708.h: 4436: unsigned ADD5 :1;
[; ;pic16lf1708.h: 4437: unsigned ADD6 :1;
[; ;pic16lf1708.h: 4438: unsigned ADD7 :1;
[; ;pic16lf1708.h: 4439: };
[; ;pic16lf1708.h: 4440: struct {
[; ;pic16lf1708.h: 4441: unsigned SSP1ADD :8;
[; ;pic16lf1708.h: 4442: };
[; ;pic16lf1708.h: 4443: } SSP1ADDbits_t;
[; ;pic16lf1708.h: 4444: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16lf1708.h: 4537: typedef union {
[; ;pic16lf1708.h: 4538: struct {
[; ;pic16lf1708.h: 4539: unsigned SSP1ADD0 :1;
[; ;pic16lf1708.h: 4540: unsigned SSP1ADD1 :1;
[; ;pic16lf1708.h: 4541: unsigned SSP1ADD2 :1;
[; ;pic16lf1708.h: 4542: unsigned SSP1ADD3 :1;
[; ;pic16lf1708.h: 4543: unsigned SSP1ADD4 :1;
[; ;pic16lf1708.h: 4544: unsigned SSP1ADD5 :1;
[; ;pic16lf1708.h: 4545: unsigned SSP1ADD6 :1;
[; ;pic16lf1708.h: 4546: unsigned SSP1ADD7 :1;
[; ;pic16lf1708.h: 4547: };
[; ;pic16lf1708.h: 4548: struct {
[; ;pic16lf1708.h: 4549: unsigned ADD :8;
[; ;pic16lf1708.h: 4550: };
[; ;pic16lf1708.h: 4551: struct {
[; ;pic16lf1708.h: 4552: unsigned ADD0 :1;
[; ;pic16lf1708.h: 4553: unsigned ADD1 :1;
[; ;pic16lf1708.h: 4554: unsigned ADD2 :1;
[; ;pic16lf1708.h: 4555: unsigned ADD3 :1;
[; ;pic16lf1708.h: 4556: unsigned ADD4 :1;
[; ;pic16lf1708.h: 4557: unsigned ADD5 :1;
[; ;pic16lf1708.h: 4558: unsigned ADD6 :1;
[; ;pic16lf1708.h: 4559: unsigned ADD7 :1;
[; ;pic16lf1708.h: 4560: };
[; ;pic16lf1708.h: 4561: struct {
[; ;pic16lf1708.h: 4562: unsigned SSP1ADD :8;
[; ;pic16lf1708.h: 4563: };
[; ;pic16lf1708.h: 4564: } SSPADDbits_t;
[; ;pic16lf1708.h: 4565: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16lf1708.h: 4660: extern volatile unsigned char SSP1MSK @ 0x213;
"4662
[; ;pic16lf1708.h: 4662: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16lf1708.h: 4665: extern volatile unsigned char SSPMSK @ 0x213;
"4667
[; ;pic16lf1708.h: 4667: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16lf1708.h: 4670: typedef union {
[; ;pic16lf1708.h: 4671: struct {
[; ;pic16lf1708.h: 4672: unsigned SSP1MSK0 :1;
[; ;pic16lf1708.h: 4673: unsigned SSP1MSK1 :1;
[; ;pic16lf1708.h: 4674: unsigned SSP1MSK2 :1;
[; ;pic16lf1708.h: 4675: unsigned SSP1MSK3 :1;
[; ;pic16lf1708.h: 4676: unsigned SSP1MSK4 :1;
[; ;pic16lf1708.h: 4677: unsigned SSP1MSK5 :1;
[; ;pic16lf1708.h: 4678: unsigned SSP1MSK6 :1;
[; ;pic16lf1708.h: 4679: unsigned SSP1MSK7 :1;
[; ;pic16lf1708.h: 4680: };
[; ;pic16lf1708.h: 4681: struct {
[; ;pic16lf1708.h: 4682: unsigned MSK :8;
[; ;pic16lf1708.h: 4683: };
[; ;pic16lf1708.h: 4684: struct {
[; ;pic16lf1708.h: 4685: unsigned MSK0 :1;
[; ;pic16lf1708.h: 4686: unsigned MSK1 :1;
[; ;pic16lf1708.h: 4687: unsigned MSK2 :1;
[; ;pic16lf1708.h: 4688: unsigned MSK3 :1;
[; ;pic16lf1708.h: 4689: unsigned MSK4 :1;
[; ;pic16lf1708.h: 4690: unsigned MSK5 :1;
[; ;pic16lf1708.h: 4691: unsigned MSK6 :1;
[; ;pic16lf1708.h: 4692: unsigned MSK7 :1;
[; ;pic16lf1708.h: 4693: };
[; ;pic16lf1708.h: 4694: struct {
[; ;pic16lf1708.h: 4695: unsigned SSP1MSK :8;
[; ;pic16lf1708.h: 4696: };
[; ;pic16lf1708.h: 4697: } SSP1MSKbits_t;
[; ;pic16lf1708.h: 4698: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16lf1708.h: 4791: typedef union {
[; ;pic16lf1708.h: 4792: struct {
[; ;pic16lf1708.h: 4793: unsigned SSP1MSK0 :1;
[; ;pic16lf1708.h: 4794: unsigned SSP1MSK1 :1;
[; ;pic16lf1708.h: 4795: unsigned SSP1MSK2 :1;
[; ;pic16lf1708.h: 4796: unsigned SSP1MSK3 :1;
[; ;pic16lf1708.h: 4797: unsigned SSP1MSK4 :1;
[; ;pic16lf1708.h: 4798: unsigned SSP1MSK5 :1;
[; ;pic16lf1708.h: 4799: unsigned SSP1MSK6 :1;
[; ;pic16lf1708.h: 4800: unsigned SSP1MSK7 :1;
[; ;pic16lf1708.h: 4801: };
[; ;pic16lf1708.h: 4802: struct {
[; ;pic16lf1708.h: 4803: unsigned MSK :8;
[; ;pic16lf1708.h: 4804: };
[; ;pic16lf1708.h: 4805: struct {
[; ;pic16lf1708.h: 4806: unsigned MSK0 :1;
[; ;pic16lf1708.h: 4807: unsigned MSK1 :1;
[; ;pic16lf1708.h: 4808: unsigned MSK2 :1;
[; ;pic16lf1708.h: 4809: unsigned MSK3 :1;
[; ;pic16lf1708.h: 4810: unsigned MSK4 :1;
[; ;pic16lf1708.h: 4811: unsigned MSK5 :1;
[; ;pic16lf1708.h: 4812: unsigned MSK6 :1;
[; ;pic16lf1708.h: 4813: unsigned MSK7 :1;
[; ;pic16lf1708.h: 4814: };
[; ;pic16lf1708.h: 4815: struct {
[; ;pic16lf1708.h: 4816: unsigned SSP1MSK :8;
[; ;pic16lf1708.h: 4817: };
[; ;pic16lf1708.h: 4818: } SSPMSKbits_t;
[; ;pic16lf1708.h: 4819: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16lf1708.h: 4914: extern volatile unsigned char SSP1STAT @ 0x214;
"4916
[; ;pic16lf1708.h: 4916: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16lf1708.h: 4919: extern volatile unsigned char SSPSTAT @ 0x214;
"4921
[; ;pic16lf1708.h: 4921: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16lf1708.h: 4924: typedef union {
[; ;pic16lf1708.h: 4925: struct {
[; ;pic16lf1708.h: 4926: unsigned BF :1;
[; ;pic16lf1708.h: 4927: unsigned UA :1;
[; ;pic16lf1708.h: 4928: unsigned R_nW :1;
[; ;pic16lf1708.h: 4929: unsigned S :1;
[; ;pic16lf1708.h: 4930: unsigned P :1;
[; ;pic16lf1708.h: 4931: unsigned D_nA :1;
[; ;pic16lf1708.h: 4932: unsigned CKE :1;
[; ;pic16lf1708.h: 4933: unsigned SMP :1;
[; ;pic16lf1708.h: 4934: };
[; ;pic16lf1708.h: 4935: } SSP1STATbits_t;
[; ;pic16lf1708.h: 4936: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16lf1708.h: 4979: typedef union {
[; ;pic16lf1708.h: 4980: struct {
[; ;pic16lf1708.h: 4981: unsigned BF :1;
[; ;pic16lf1708.h: 4982: unsigned UA :1;
[; ;pic16lf1708.h: 4983: unsigned R_nW :1;
[; ;pic16lf1708.h: 4984: unsigned S :1;
[; ;pic16lf1708.h: 4985: unsigned P :1;
[; ;pic16lf1708.h: 4986: unsigned D_nA :1;
[; ;pic16lf1708.h: 4987: unsigned CKE :1;
[; ;pic16lf1708.h: 4988: unsigned SMP :1;
[; ;pic16lf1708.h: 4989: };
[; ;pic16lf1708.h: 4990: } SSPSTATbits_t;
[; ;pic16lf1708.h: 4991: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16lf1708.h: 5036: extern volatile unsigned char SSP1CON1 @ 0x215;
"5038
[; ;pic16lf1708.h: 5038: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16lf1708.h: 5041: extern volatile unsigned char SSPCON @ 0x215;
"5043
[; ;pic16lf1708.h: 5043: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16lf1708.h: 5045: extern volatile unsigned char SSPCON1 @ 0x215;
"5047
[; ;pic16lf1708.h: 5047: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16lf1708.h: 5049: extern volatile unsigned char SSP1CON @ 0x215;
"5051
[; ;pic16lf1708.h: 5051: asm("SSP1CON equ 0215h");
[; <" SSP1CON equ 0215h ;# ">
[; ;pic16lf1708.h: 5054: typedef union {
[; ;pic16lf1708.h: 5055: struct {
[; ;pic16lf1708.h: 5056: unsigned SSPM :4;
[; ;pic16lf1708.h: 5057: unsigned CKP :1;
[; ;pic16lf1708.h: 5058: unsigned SSPEN :1;
[; ;pic16lf1708.h: 5059: unsigned SSPOV :1;
[; ;pic16lf1708.h: 5060: unsigned WCOL :1;
[; ;pic16lf1708.h: 5061: };
[; ;pic16lf1708.h: 5062: struct {
[; ;pic16lf1708.h: 5063: unsigned SSPM0 :1;
[; ;pic16lf1708.h: 5064: unsigned SSPM1 :1;
[; ;pic16lf1708.h: 5065: unsigned SSPM2 :1;
[; ;pic16lf1708.h: 5066: unsigned SSPM3 :1;
[; ;pic16lf1708.h: 5067: };
[; ;pic16lf1708.h: 5068: } SSP1CON1bits_t;
[; ;pic16lf1708.h: 5069: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16lf1708.h: 5117: typedef union {
[; ;pic16lf1708.h: 5118: struct {
[; ;pic16lf1708.h: 5119: unsigned SSPM :4;
[; ;pic16lf1708.h: 5120: unsigned CKP :1;
[; ;pic16lf1708.h: 5121: unsigned SSPEN :1;
[; ;pic16lf1708.h: 5122: unsigned SSPOV :1;
[; ;pic16lf1708.h: 5123: unsigned WCOL :1;
[; ;pic16lf1708.h: 5124: };
[; ;pic16lf1708.h: 5125: struct {
[; ;pic16lf1708.h: 5126: unsigned SSPM0 :1;
[; ;pic16lf1708.h: 5127: unsigned SSPM1 :1;
[; ;pic16lf1708.h: 5128: unsigned SSPM2 :1;
[; ;pic16lf1708.h: 5129: unsigned SSPM3 :1;
[; ;pic16lf1708.h: 5130: };
[; ;pic16lf1708.h: 5131: } SSPCONbits_t;
[; ;pic16lf1708.h: 5132: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16lf1708.h: 5179: typedef union {
[; ;pic16lf1708.h: 5180: struct {
[; ;pic16lf1708.h: 5181: unsigned SSPM :4;
[; ;pic16lf1708.h: 5182: unsigned CKP :1;
[; ;pic16lf1708.h: 5183: unsigned SSPEN :1;
[; ;pic16lf1708.h: 5184: unsigned SSPOV :1;
[; ;pic16lf1708.h: 5185: unsigned WCOL :1;
[; ;pic16lf1708.h: 5186: };
[; ;pic16lf1708.h: 5187: struct {
[; ;pic16lf1708.h: 5188: unsigned SSPM0 :1;
[; ;pic16lf1708.h: 5189: unsigned SSPM1 :1;
[; ;pic16lf1708.h: 5190: unsigned SSPM2 :1;
[; ;pic16lf1708.h: 5191: unsigned SSPM3 :1;
[; ;pic16lf1708.h: 5192: };
[; ;pic16lf1708.h: 5193: } SSPCON1bits_t;
[; ;pic16lf1708.h: 5194: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16lf1708.h: 5241: typedef union {
[; ;pic16lf1708.h: 5242: struct {
[; ;pic16lf1708.h: 5243: unsigned SSPM :4;
[; ;pic16lf1708.h: 5244: unsigned CKP :1;
[; ;pic16lf1708.h: 5245: unsigned SSPEN :1;
[; ;pic16lf1708.h: 5246: unsigned SSPOV :1;
[; ;pic16lf1708.h: 5247: unsigned WCOL :1;
[; ;pic16lf1708.h: 5248: };
[; ;pic16lf1708.h: 5249: struct {
[; ;pic16lf1708.h: 5250: unsigned SSPM0 :1;
[; ;pic16lf1708.h: 5251: unsigned SSPM1 :1;
[; ;pic16lf1708.h: 5252: unsigned SSPM2 :1;
[; ;pic16lf1708.h: 5253: unsigned SSPM3 :1;
[; ;pic16lf1708.h: 5254: };
[; ;pic16lf1708.h: 5255: } SSP1CONbits_t;
[; ;pic16lf1708.h: 5256: extern volatile SSP1CONbits_t SSP1CONbits @ 0x215;
[; ;pic16lf1708.h: 5306: extern volatile unsigned char SSP1CON2 @ 0x216;
"5308
[; ;pic16lf1708.h: 5308: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16lf1708.h: 5311: extern volatile unsigned char SSPCON2 @ 0x216;
"5313
[; ;pic16lf1708.h: 5313: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16lf1708.h: 5316: typedef union {
[; ;pic16lf1708.h: 5317: struct {
[; ;pic16lf1708.h: 5318: unsigned SEN :1;
[; ;pic16lf1708.h: 5319: unsigned RSEN :1;
[; ;pic16lf1708.h: 5320: unsigned PEN :1;
[; ;pic16lf1708.h: 5321: unsigned RCEN :1;
[; ;pic16lf1708.h: 5322: unsigned ACKEN :1;
[; ;pic16lf1708.h: 5323: unsigned ACKDT :1;
[; ;pic16lf1708.h: 5324: unsigned ACKSTAT :1;
[; ;pic16lf1708.h: 5325: unsigned GCEN :1;
[; ;pic16lf1708.h: 5326: };
[; ;pic16lf1708.h: 5327: } SSP1CON2bits_t;
[; ;pic16lf1708.h: 5328: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16lf1708.h: 5371: typedef union {
[; ;pic16lf1708.h: 5372: struct {
[; ;pic16lf1708.h: 5373: unsigned SEN :1;
[; ;pic16lf1708.h: 5374: unsigned RSEN :1;
[; ;pic16lf1708.h: 5375: unsigned PEN :1;
[; ;pic16lf1708.h: 5376: unsigned RCEN :1;
[; ;pic16lf1708.h: 5377: unsigned ACKEN :1;
[; ;pic16lf1708.h: 5378: unsigned ACKDT :1;
[; ;pic16lf1708.h: 5379: unsigned ACKSTAT :1;
[; ;pic16lf1708.h: 5380: unsigned GCEN :1;
[; ;pic16lf1708.h: 5381: };
[; ;pic16lf1708.h: 5382: } SSPCON2bits_t;
[; ;pic16lf1708.h: 5383: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16lf1708.h: 5428: extern volatile unsigned char SSP1CON3 @ 0x217;
"5430
[; ;pic16lf1708.h: 5430: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16lf1708.h: 5433: extern volatile unsigned char SSPCON3 @ 0x217;
"5435
[; ;pic16lf1708.h: 5435: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16lf1708.h: 5438: typedef union {
[; ;pic16lf1708.h: 5439: struct {
[; ;pic16lf1708.h: 5440: unsigned DHEN :1;
[; ;pic16lf1708.h: 5441: unsigned AHEN :1;
[; ;pic16lf1708.h: 5442: unsigned SBCDE :1;
[; ;pic16lf1708.h: 5443: unsigned SDAHT :1;
[; ;pic16lf1708.h: 5444: unsigned BOEN :1;
[; ;pic16lf1708.h: 5445: unsigned SCIE :1;
[; ;pic16lf1708.h: 5446: unsigned PCIE :1;
[; ;pic16lf1708.h: 5447: unsigned ACKTIM :1;
[; ;pic16lf1708.h: 5448: };
[; ;pic16lf1708.h: 5449: } SSP1CON3bits_t;
[; ;pic16lf1708.h: 5450: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16lf1708.h: 5493: typedef union {
[; ;pic16lf1708.h: 5494: struct {
[; ;pic16lf1708.h: 5495: unsigned DHEN :1;
[; ;pic16lf1708.h: 5496: unsigned AHEN :1;
[; ;pic16lf1708.h: 5497: unsigned SBCDE :1;
[; ;pic16lf1708.h: 5498: unsigned SDAHT :1;
[; ;pic16lf1708.h: 5499: unsigned BOEN :1;
[; ;pic16lf1708.h: 5500: unsigned SCIE :1;
[; ;pic16lf1708.h: 5501: unsigned PCIE :1;
[; ;pic16lf1708.h: 5502: unsigned ACKTIM :1;
[; ;pic16lf1708.h: 5503: };
[; ;pic16lf1708.h: 5504: } SSPCON3bits_t;
[; ;pic16lf1708.h: 5505: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16lf1708.h: 5550: extern volatile unsigned char ODCONA @ 0x28C;
"5552
[; ;pic16lf1708.h: 5552: asm("ODCONA equ 028Ch");
[; <" ODCONA equ 028Ch ;# ">
[; ;pic16lf1708.h: 5555: typedef union {
[; ;pic16lf1708.h: 5556: struct {
[; ;pic16lf1708.h: 5557: unsigned ODA0 :1;
[; ;pic16lf1708.h: 5558: unsigned ODA1 :1;
[; ;pic16lf1708.h: 5559: unsigned ODA2 :1;
[; ;pic16lf1708.h: 5560: unsigned :1;
[; ;pic16lf1708.h: 5561: unsigned ODA4 :1;
[; ;pic16lf1708.h: 5562: unsigned ODA5 :1;
[; ;pic16lf1708.h: 5563: };
[; ;pic16lf1708.h: 5564: } ODCONAbits_t;
[; ;pic16lf1708.h: 5565: extern volatile ODCONAbits_t ODCONAbits @ 0x28C;
[; ;pic16lf1708.h: 5595: extern volatile unsigned char ODCONB @ 0x28D;
"5597
[; ;pic16lf1708.h: 5597: asm("ODCONB equ 028Dh");
[; <" ODCONB equ 028Dh ;# ">
[; ;pic16lf1708.h: 5600: typedef union {
[; ;pic16lf1708.h: 5601: struct {
[; ;pic16lf1708.h: 5602: unsigned :4;
[; ;pic16lf1708.h: 5603: unsigned ODB4 :1;
[; ;pic16lf1708.h: 5604: unsigned ODB5 :1;
[; ;pic16lf1708.h: 5605: unsigned ODB6 :1;
[; ;pic16lf1708.h: 5606: unsigned ODB7 :1;
[; ;pic16lf1708.h: 5607: };
[; ;pic16lf1708.h: 5608: } ODCONBbits_t;
[; ;pic16lf1708.h: 5609: extern volatile ODCONBbits_t ODCONBbits @ 0x28D;
[; ;pic16lf1708.h: 5634: extern volatile unsigned char ODCONC @ 0x28E;
"5636
[; ;pic16lf1708.h: 5636: asm("ODCONC equ 028Eh");
[; <" ODCONC equ 028Eh ;# ">
[; ;pic16lf1708.h: 5639: typedef union {
[; ;pic16lf1708.h: 5640: struct {
[; ;pic16lf1708.h: 5641: unsigned ODC0 :1;
[; ;pic16lf1708.h: 5642: unsigned ODC1 :1;
[; ;pic16lf1708.h: 5643: unsigned ODC2 :1;
[; ;pic16lf1708.h: 5644: unsigned ODC3 :1;
[; ;pic16lf1708.h: 5645: unsigned ODC4 :1;
[; ;pic16lf1708.h: 5646: unsigned ODC5 :1;
[; ;pic16lf1708.h: 5647: unsigned ODC6 :1;
[; ;pic16lf1708.h: 5648: unsigned ODC7 :1;
[; ;pic16lf1708.h: 5649: };
[; ;pic16lf1708.h: 5650: } ODCONCbits_t;
[; ;pic16lf1708.h: 5651: extern volatile ODCONCbits_t ODCONCbits @ 0x28E;
[; ;pic16lf1708.h: 5696: extern volatile unsigned short CCPR1 @ 0x291;
"5698
[; ;pic16lf1708.h: 5698: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16lf1708.h: 5703: extern volatile unsigned char CCPR1L @ 0x291;
"5705
[; ;pic16lf1708.h: 5705: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16lf1708.h: 5708: typedef union {
[; ;pic16lf1708.h: 5709: struct {
[; ;pic16lf1708.h: 5710: unsigned CCPR1L :8;
[; ;pic16lf1708.h: 5711: };
[; ;pic16lf1708.h: 5712: } CCPR1Lbits_t;
[; ;pic16lf1708.h: 5713: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16lf1708.h: 5723: extern volatile unsigned char CCPR1H @ 0x292;
"5725
[; ;pic16lf1708.h: 5725: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16lf1708.h: 5728: typedef union {
[; ;pic16lf1708.h: 5729: struct {
[; ;pic16lf1708.h: 5730: unsigned CCPR1H :8;
[; ;pic16lf1708.h: 5731: };
[; ;pic16lf1708.h: 5732: } CCPR1Hbits_t;
[; ;pic16lf1708.h: 5733: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16lf1708.h: 5743: extern volatile unsigned char CCP1CON @ 0x293;
"5745
[; ;pic16lf1708.h: 5745: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16lf1708.h: 5748: extern volatile unsigned char ECCP1CON @ 0x293;
"5750
[; ;pic16lf1708.h: 5750: asm("ECCP1CON equ 0293h");
[; <" ECCP1CON equ 0293h ;# ">
[; ;pic16lf1708.h: 5753: typedef union {
[; ;pic16lf1708.h: 5754: struct {
[; ;pic16lf1708.h: 5755: unsigned CCP1M :4;
[; ;pic16lf1708.h: 5756: unsigned DC1B :2;
[; ;pic16lf1708.h: 5757: };
[; ;pic16lf1708.h: 5758: struct {
[; ;pic16lf1708.h: 5759: unsigned CCP1M0 :1;
[; ;pic16lf1708.h: 5760: unsigned CCP1M1 :1;
[; ;pic16lf1708.h: 5761: unsigned CCP1M2 :1;
[; ;pic16lf1708.h: 5762: unsigned CCP1M3 :1;
[; ;pic16lf1708.h: 5763: unsigned DC1B0 :1;
[; ;pic16lf1708.h: 5764: unsigned DC1B1 :1;
[; ;pic16lf1708.h: 5765: };
[; ;pic16lf1708.h: 5766: struct {
[; ;pic16lf1708.h: 5767: unsigned :4;
[; ;pic16lf1708.h: 5768: unsigned CCP1Y :1;
[; ;pic16lf1708.h: 5769: unsigned CCP1X :1;
[; ;pic16lf1708.h: 5770: };
[; ;pic16lf1708.h: 5771: } CCP1CONbits_t;
[; ;pic16lf1708.h: 5772: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16lf1708.h: 5825: typedef union {
[; ;pic16lf1708.h: 5826: struct {
[; ;pic16lf1708.h: 5827: unsigned CCP1M :4;
[; ;pic16lf1708.h: 5828: unsigned DC1B :2;
[; ;pic16lf1708.h: 5829: };
[; ;pic16lf1708.h: 5830: struct {
[; ;pic16lf1708.h: 5831: unsigned CCP1M0 :1;
[; ;pic16lf1708.h: 5832: unsigned CCP1M1 :1;
[; ;pic16lf1708.h: 5833: unsigned CCP1M2 :1;
[; ;pic16lf1708.h: 5834: unsigned CCP1M3 :1;
[; ;pic16lf1708.h: 5835: unsigned DC1B0 :1;
[; ;pic16lf1708.h: 5836: unsigned DC1B1 :1;
[; ;pic16lf1708.h: 5837: };
[; ;pic16lf1708.h: 5838: struct {
[; ;pic16lf1708.h: 5839: unsigned :4;
[; ;pic16lf1708.h: 5840: unsigned CCP1Y :1;
[; ;pic16lf1708.h: 5841: unsigned CCP1X :1;
[; ;pic16lf1708.h: 5842: };
[; ;pic16lf1708.h: 5843: } ECCP1CONbits_t;
[; ;pic16lf1708.h: 5844: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0x293;
[; ;pic16lf1708.h: 5899: extern volatile unsigned short CCPR2 @ 0x298;
"5901
[; ;pic16lf1708.h: 5901: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16lf1708.h: 5906: extern volatile unsigned char CCPR2L @ 0x298;
"5908
[; ;pic16lf1708.h: 5908: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16lf1708.h: 5911: typedef union {
[; ;pic16lf1708.h: 5912: struct {
[; ;pic16lf1708.h: 5913: unsigned CCPR2L :8;
[; ;pic16lf1708.h: 5914: };
[; ;pic16lf1708.h: 5915: } CCPR2Lbits_t;
[; ;pic16lf1708.h: 5916: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16lf1708.h: 5926: extern volatile unsigned char CCPR2H @ 0x299;
"5928
[; ;pic16lf1708.h: 5928: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16lf1708.h: 5931: typedef union {
[; ;pic16lf1708.h: 5932: struct {
[; ;pic16lf1708.h: 5933: unsigned CCPR2H :8;
[; ;pic16lf1708.h: 5934: };
[; ;pic16lf1708.h: 5935: } CCPR2Hbits_t;
[; ;pic16lf1708.h: 5936: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16lf1708.h: 5946: extern volatile unsigned char CCP2CON @ 0x29A;
"5948
[; ;pic16lf1708.h: 5948: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16lf1708.h: 5951: extern volatile unsigned char ECCP2CON @ 0x29A;
"5953
[; ;pic16lf1708.h: 5953: asm("ECCP2CON equ 029Ah");
[; <" ECCP2CON equ 029Ah ;# ">
[; ;pic16lf1708.h: 5956: typedef union {
[; ;pic16lf1708.h: 5957: struct {
[; ;pic16lf1708.h: 5958: unsigned CCP2M :4;
[; ;pic16lf1708.h: 5959: unsigned DC2B :2;
[; ;pic16lf1708.h: 5960: };
[; ;pic16lf1708.h: 5961: struct {
[; ;pic16lf1708.h: 5962: unsigned CCP2M0 :1;
[; ;pic16lf1708.h: 5963: unsigned CCP2M1 :1;
[; ;pic16lf1708.h: 5964: unsigned CCP2M2 :1;
[; ;pic16lf1708.h: 5965: unsigned CCP2M3 :1;
[; ;pic16lf1708.h: 5966: unsigned DC2B0 :1;
[; ;pic16lf1708.h: 5967: unsigned DC2B1 :1;
[; ;pic16lf1708.h: 5968: };
[; ;pic16lf1708.h: 5969: struct {
[; ;pic16lf1708.h: 5970: unsigned :4;
[; ;pic16lf1708.h: 5971: unsigned CCP2Y :1;
[; ;pic16lf1708.h: 5972: unsigned CCP2X :1;
[; ;pic16lf1708.h: 5973: };
[; ;pic16lf1708.h: 5974: } CCP2CONbits_t;
[; ;pic16lf1708.h: 5975: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16lf1708.h: 6028: typedef union {
[; ;pic16lf1708.h: 6029: struct {
[; ;pic16lf1708.h: 6030: unsigned CCP2M :4;
[; ;pic16lf1708.h: 6031: unsigned DC2B :2;
[; ;pic16lf1708.h: 6032: };
[; ;pic16lf1708.h: 6033: struct {
[; ;pic16lf1708.h: 6034: unsigned CCP2M0 :1;
[; ;pic16lf1708.h: 6035: unsigned CCP2M1 :1;
[; ;pic16lf1708.h: 6036: unsigned CCP2M2 :1;
[; ;pic16lf1708.h: 6037: unsigned CCP2M3 :1;
[; ;pic16lf1708.h: 6038: unsigned DC2B0 :1;
[; ;pic16lf1708.h: 6039: unsigned DC2B1 :1;
[; ;pic16lf1708.h: 6040: };
[; ;pic16lf1708.h: 6041: struct {
[; ;pic16lf1708.h: 6042: unsigned :4;
[; ;pic16lf1708.h: 6043: unsigned CCP2Y :1;
[; ;pic16lf1708.h: 6044: unsigned CCP2X :1;
[; ;pic16lf1708.h: 6045: };
[; ;pic16lf1708.h: 6046: } ECCP2CONbits_t;
[; ;pic16lf1708.h: 6047: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0x29A;
[; ;pic16lf1708.h: 6102: extern volatile unsigned char CCPTMRS @ 0x29E;
"6104
[; ;pic16lf1708.h: 6104: asm("CCPTMRS equ 029Eh");
[; <" CCPTMRS equ 029Eh ;# ">
[; ;pic16lf1708.h: 6107: typedef union {
[; ;pic16lf1708.h: 6108: struct {
[; ;pic16lf1708.h: 6109: unsigned C1TSEL :2;
[; ;pic16lf1708.h: 6110: unsigned C2TSEL :2;
[; ;pic16lf1708.h: 6111: unsigned P3TSEL :2;
[; ;pic16lf1708.h: 6112: unsigned P4TSEL :2;
[; ;pic16lf1708.h: 6113: };
[; ;pic16lf1708.h: 6114: struct {
[; ;pic16lf1708.h: 6115: unsigned C1TSEL0 :1;
[; ;pic16lf1708.h: 6116: unsigned C1TSEL1 :1;
[; ;pic16lf1708.h: 6117: unsigned C2TSEL0 :1;
[; ;pic16lf1708.h: 6118: unsigned C2TSEL1 :1;
[; ;pic16lf1708.h: 6119: unsigned P3TSEL0 :1;
[; ;pic16lf1708.h: 6120: unsigned P3TSEL1 :1;
[; ;pic16lf1708.h: 6121: unsigned P4TSEL0 :1;
[; ;pic16lf1708.h: 6122: unsigned P4TSEL1 :1;
[; ;pic16lf1708.h: 6123: };
[; ;pic16lf1708.h: 6124: } CCPTMRSbits_t;
[; ;pic16lf1708.h: 6125: extern volatile CCPTMRSbits_t CCPTMRSbits @ 0x29E;
[; ;pic16lf1708.h: 6190: extern volatile unsigned char SLRCONA @ 0x30C;
"6192
[; ;pic16lf1708.h: 6192: asm("SLRCONA equ 030Ch");
[; <" SLRCONA equ 030Ch ;# ">
[; ;pic16lf1708.h: 6195: typedef union {
[; ;pic16lf1708.h: 6196: struct {
[; ;pic16lf1708.h: 6197: unsigned SLRA0 :1;
[; ;pic16lf1708.h: 6198: unsigned SLRA1 :1;
[; ;pic16lf1708.h: 6199: unsigned SLRA2 :1;
[; ;pic16lf1708.h: 6200: unsigned :1;
[; ;pic16lf1708.h: 6201: unsigned SLRA4 :1;
[; ;pic16lf1708.h: 6202: unsigned SLRA5 :1;
[; ;pic16lf1708.h: 6203: };
[; ;pic16lf1708.h: 6204: } SLRCONAbits_t;
[; ;pic16lf1708.h: 6205: extern volatile SLRCONAbits_t SLRCONAbits @ 0x30C;
[; ;pic16lf1708.h: 6235: extern volatile unsigned char SLRCONB @ 0x30D;
"6237
[; ;pic16lf1708.h: 6237: asm("SLRCONB equ 030Dh");
[; <" SLRCONB equ 030Dh ;# ">
[; ;pic16lf1708.h: 6240: typedef union {
[; ;pic16lf1708.h: 6241: struct {
[; ;pic16lf1708.h: 6242: unsigned :4;
[; ;pic16lf1708.h: 6243: unsigned SLRB4 :1;
[; ;pic16lf1708.h: 6244: unsigned SLRB5 :1;
[; ;pic16lf1708.h: 6245: unsigned SLRB6 :1;
[; ;pic16lf1708.h: 6246: unsigned SLRB7 :1;
[; ;pic16lf1708.h: 6247: };
[; ;pic16lf1708.h: 6248: } SLRCONBbits_t;
[; ;pic16lf1708.h: 6249: extern volatile SLRCONBbits_t SLRCONBbits @ 0x30D;
[; ;pic16lf1708.h: 6274: extern volatile unsigned char SLRCONC @ 0x30E;
"6276
[; ;pic16lf1708.h: 6276: asm("SLRCONC equ 030Eh");
[; <" SLRCONC equ 030Eh ;# ">
[; ;pic16lf1708.h: 6279: typedef union {
[; ;pic16lf1708.h: 6280: struct {
[; ;pic16lf1708.h: 6281: unsigned SLRC0 :1;
[; ;pic16lf1708.h: 6282: unsigned SLRC1 :1;
[; ;pic16lf1708.h: 6283: unsigned SLRC2 :1;
[; ;pic16lf1708.h: 6284: unsigned SLRC3 :1;
[; ;pic16lf1708.h: 6285: unsigned SLRC4 :1;
[; ;pic16lf1708.h: 6286: unsigned SLRC5 :1;
[; ;pic16lf1708.h: 6287: unsigned SLRC6 :1;
[; ;pic16lf1708.h: 6288: unsigned SLRC7 :1;
[; ;pic16lf1708.h: 6289: };
[; ;pic16lf1708.h: 6290: } SLRCONCbits_t;
[; ;pic16lf1708.h: 6291: extern volatile SLRCONCbits_t SLRCONCbits @ 0x30E;
[; ;pic16lf1708.h: 6336: extern volatile unsigned char INLVLA @ 0x38C;
"6338
[; ;pic16lf1708.h: 6338: asm("INLVLA equ 038Ch");
[; <" INLVLA equ 038Ch ;# ">
[; ;pic16lf1708.h: 6341: typedef union {
[; ;pic16lf1708.h: 6342: struct {
[; ;pic16lf1708.h: 6343: unsigned INLVLA0 :1;
[; ;pic16lf1708.h: 6344: unsigned INLVLA1 :1;
[; ;pic16lf1708.h: 6345: unsigned INLVLA2 :1;
[; ;pic16lf1708.h: 6346: unsigned INLVLA3 :1;
[; ;pic16lf1708.h: 6347: unsigned INLVLA4 :1;
[; ;pic16lf1708.h: 6348: unsigned INLVLA5 :1;
[; ;pic16lf1708.h: 6349: };
[; ;pic16lf1708.h: 6350: } INLVLAbits_t;
[; ;pic16lf1708.h: 6351: extern volatile INLVLAbits_t INLVLAbits @ 0x38C;
[; ;pic16lf1708.h: 6386: extern volatile unsigned char INLVLB @ 0x38D;
"6388
[; ;pic16lf1708.h: 6388: asm("INLVLB equ 038Dh");
[; <" INLVLB equ 038Dh ;# ">
[; ;pic16lf1708.h: 6391: typedef union {
[; ;pic16lf1708.h: 6392: struct {
[; ;pic16lf1708.h: 6393: unsigned :4;
[; ;pic16lf1708.h: 6394: unsigned INLVLB4 :1;
[; ;pic16lf1708.h: 6395: unsigned INLVLB5 :1;
[; ;pic16lf1708.h: 6396: unsigned INLVLB6 :1;
[; ;pic16lf1708.h: 6397: unsigned INLVLB7 :1;
[; ;pic16lf1708.h: 6398: };
[; ;pic16lf1708.h: 6399: } INLVLBbits_t;
[; ;pic16lf1708.h: 6400: extern volatile INLVLBbits_t INLVLBbits @ 0x38D;
[; ;pic16lf1708.h: 6425: extern volatile unsigned char INLVLC @ 0x38E;
"6427
[; ;pic16lf1708.h: 6427: asm("INLVLC equ 038Eh");
[; <" INLVLC equ 038Eh ;# ">
[; ;pic16lf1708.h: 6430: typedef union {
[; ;pic16lf1708.h: 6431: struct {
[; ;pic16lf1708.h: 6432: unsigned INLVLC0 :1;
[; ;pic16lf1708.h: 6433: unsigned INLVLC1 :1;
[; ;pic16lf1708.h: 6434: unsigned INLVLC2 :1;
[; ;pic16lf1708.h: 6435: unsigned INLVLC3 :1;
[; ;pic16lf1708.h: 6436: unsigned INLVLC4 :1;
[; ;pic16lf1708.h: 6437: unsigned INLVLC5 :1;
[; ;pic16lf1708.h: 6438: unsigned INLVLC6 :1;
[; ;pic16lf1708.h: 6439: unsigned INLVLC7 :1;
[; ;pic16lf1708.h: 6440: };
[; ;pic16lf1708.h: 6441: } INLVLCbits_t;
[; ;pic16lf1708.h: 6442: extern volatile INLVLCbits_t INLVLCbits @ 0x38E;
[; ;pic16lf1708.h: 6487: extern volatile unsigned char IOCAP @ 0x391;
"6489
[; ;pic16lf1708.h: 6489: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16lf1708.h: 6492: typedef union {
[; ;pic16lf1708.h: 6493: struct {
[; ;pic16lf1708.h: 6494: unsigned IOCAP0 :1;
[; ;pic16lf1708.h: 6495: unsigned IOCAP1 :1;
[; ;pic16lf1708.h: 6496: unsigned IOCAP2 :1;
[; ;pic16lf1708.h: 6497: unsigned IOCAP3 :1;
[; ;pic16lf1708.h: 6498: unsigned IOCAP4 :1;
[; ;pic16lf1708.h: 6499: unsigned IOCAP5 :1;
[; ;pic16lf1708.h: 6500: };
[; ;pic16lf1708.h: 6501: } IOCAPbits_t;
[; ;pic16lf1708.h: 6502: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16lf1708.h: 6537: extern volatile unsigned char IOCAN @ 0x392;
"6539
[; ;pic16lf1708.h: 6539: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16lf1708.h: 6542: typedef union {
[; ;pic16lf1708.h: 6543: struct {
[; ;pic16lf1708.h: 6544: unsigned IOCAN0 :1;
[; ;pic16lf1708.h: 6545: unsigned IOCAN1 :1;
[; ;pic16lf1708.h: 6546: unsigned IOCAN2 :1;
[; ;pic16lf1708.h: 6547: unsigned IOCAN3 :1;
[; ;pic16lf1708.h: 6548: unsigned IOCAN4 :1;
[; ;pic16lf1708.h: 6549: unsigned IOCAN5 :1;
[; ;pic16lf1708.h: 6550: };
[; ;pic16lf1708.h: 6551: } IOCANbits_t;
[; ;pic16lf1708.h: 6552: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16lf1708.h: 6587: extern volatile unsigned char IOCAF @ 0x393;
"6589
[; ;pic16lf1708.h: 6589: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16lf1708.h: 6592: typedef union {
[; ;pic16lf1708.h: 6593: struct {
[; ;pic16lf1708.h: 6594: unsigned IOCAF0 :1;
[; ;pic16lf1708.h: 6595: unsigned IOCAF1 :1;
[; ;pic16lf1708.h: 6596: unsigned IOCAF2 :1;
[; ;pic16lf1708.h: 6597: unsigned IOCAF3 :1;
[; ;pic16lf1708.h: 6598: unsigned IOCAF4 :1;
[; ;pic16lf1708.h: 6599: unsigned IOCAF5 :1;
[; ;pic16lf1708.h: 6600: };
[; ;pic16lf1708.h: 6601: } IOCAFbits_t;
[; ;pic16lf1708.h: 6602: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16lf1708.h: 6637: extern volatile unsigned char IOCBP @ 0x394;
"6639
[; ;pic16lf1708.h: 6639: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16lf1708.h: 6642: typedef union {
[; ;pic16lf1708.h: 6643: struct {
[; ;pic16lf1708.h: 6644: unsigned :4;
[; ;pic16lf1708.h: 6645: unsigned IOCBP4 :1;
[; ;pic16lf1708.h: 6646: unsigned IOCBP5 :1;
[; ;pic16lf1708.h: 6647: unsigned IOCBP6 :1;
[; ;pic16lf1708.h: 6648: unsigned IOCBP7 :1;
[; ;pic16lf1708.h: 6649: };
[; ;pic16lf1708.h: 6650: } IOCBPbits_t;
[; ;pic16lf1708.h: 6651: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16lf1708.h: 6676: extern volatile unsigned char IOCBN @ 0x395;
"6678
[; ;pic16lf1708.h: 6678: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16lf1708.h: 6681: typedef union {
[; ;pic16lf1708.h: 6682: struct {
[; ;pic16lf1708.h: 6683: unsigned :4;
[; ;pic16lf1708.h: 6684: unsigned IOCBN4 :1;
[; ;pic16lf1708.h: 6685: unsigned IOCBN5 :1;
[; ;pic16lf1708.h: 6686: unsigned IOCBN6 :1;
[; ;pic16lf1708.h: 6687: unsigned IOCBN7 :1;
[; ;pic16lf1708.h: 6688: };
[; ;pic16lf1708.h: 6689: } IOCBNbits_t;
[; ;pic16lf1708.h: 6690: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16lf1708.h: 6715: extern volatile unsigned char IOCBF @ 0x396;
"6717
[; ;pic16lf1708.h: 6717: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16lf1708.h: 6720: typedef union {
[; ;pic16lf1708.h: 6721: struct {
[; ;pic16lf1708.h: 6722: unsigned :4;
[; ;pic16lf1708.h: 6723: unsigned IOCBF4 :1;
[; ;pic16lf1708.h: 6724: unsigned IOCBF5 :1;
[; ;pic16lf1708.h: 6725: unsigned IOCBF6 :1;
[; ;pic16lf1708.h: 6726: unsigned IOCBF7 :1;
[; ;pic16lf1708.h: 6727: };
[; ;pic16lf1708.h: 6728: } IOCBFbits_t;
[; ;pic16lf1708.h: 6729: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16lf1708.h: 6754: extern volatile unsigned char IOCCP @ 0x397;
"6756
[; ;pic16lf1708.h: 6756: asm("IOCCP equ 0397h");
[; <" IOCCP equ 0397h ;# ">
[; ;pic16lf1708.h: 6759: typedef union {
[; ;pic16lf1708.h: 6760: struct {
[; ;pic16lf1708.h: 6761: unsigned IOCCP0 :1;
[; ;pic16lf1708.h: 6762: unsigned IOCCP1 :1;
[; ;pic16lf1708.h: 6763: unsigned IOCCP2 :1;
[; ;pic16lf1708.h: 6764: unsigned IOCCP3 :1;
[; ;pic16lf1708.h: 6765: unsigned IOCCP4 :1;
[; ;pic16lf1708.h: 6766: unsigned IOCCP5 :1;
[; ;pic16lf1708.h: 6767: unsigned IOCCP6 :1;
[; ;pic16lf1708.h: 6768: unsigned IOCCP7 :1;
[; ;pic16lf1708.h: 6769: };
[; ;pic16lf1708.h: 6770: } IOCCPbits_t;
[; ;pic16lf1708.h: 6771: extern volatile IOCCPbits_t IOCCPbits @ 0x397;
[; ;pic16lf1708.h: 6816: extern volatile unsigned char IOCCN @ 0x398;
"6818
[; ;pic16lf1708.h: 6818: asm("IOCCN equ 0398h");
[; <" IOCCN equ 0398h ;# ">
[; ;pic16lf1708.h: 6821: typedef union {
[; ;pic16lf1708.h: 6822: struct {
[; ;pic16lf1708.h: 6823: unsigned IOCCN0 :1;
[; ;pic16lf1708.h: 6824: unsigned IOCCN1 :1;
[; ;pic16lf1708.h: 6825: unsigned IOCCN2 :1;
[; ;pic16lf1708.h: 6826: unsigned IOCCN3 :1;
[; ;pic16lf1708.h: 6827: unsigned IOCCN4 :1;
[; ;pic16lf1708.h: 6828: unsigned IOCCN5 :1;
[; ;pic16lf1708.h: 6829: unsigned IOCCN6 :1;
[; ;pic16lf1708.h: 6830: unsigned IOCCN7 :1;
[; ;pic16lf1708.h: 6831: };
[; ;pic16lf1708.h: 6832: } IOCCNbits_t;
[; ;pic16lf1708.h: 6833: extern volatile IOCCNbits_t IOCCNbits @ 0x398;
[; ;pic16lf1708.h: 6878: extern volatile unsigned char IOCCF @ 0x399;
"6880
[; ;pic16lf1708.h: 6880: asm("IOCCF equ 0399h");
[; <" IOCCF equ 0399h ;# ">
[; ;pic16lf1708.h: 6883: typedef union {
[; ;pic16lf1708.h: 6884: struct {
[; ;pic16lf1708.h: 6885: unsigned IOCCF0 :1;
[; ;pic16lf1708.h: 6886: unsigned IOCCF1 :1;
[; ;pic16lf1708.h: 6887: unsigned IOCCF2 :1;
[; ;pic16lf1708.h: 6888: unsigned IOCCF3 :1;
[; ;pic16lf1708.h: 6889: unsigned IOCCF4 :1;
[; ;pic16lf1708.h: 6890: unsigned IOCCF5 :1;
[; ;pic16lf1708.h: 6891: unsigned IOCCF6 :1;
[; ;pic16lf1708.h: 6892: unsigned IOCCF7 :1;
[; ;pic16lf1708.h: 6893: };
[; ;pic16lf1708.h: 6894: } IOCCFbits_t;
[; ;pic16lf1708.h: 6895: extern volatile IOCCFbits_t IOCCFbits @ 0x399;
[; ;pic16lf1708.h: 6940: extern volatile unsigned char TMR4 @ 0x415;
"6942
[; ;pic16lf1708.h: 6942: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16lf1708.h: 6945: typedef union {
[; ;pic16lf1708.h: 6946: struct {
[; ;pic16lf1708.h: 6947: unsigned TMR4 :8;
[; ;pic16lf1708.h: 6948: };
[; ;pic16lf1708.h: 6949: } TMR4bits_t;
[; ;pic16lf1708.h: 6950: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16lf1708.h: 6960: extern volatile unsigned char PR4 @ 0x416;
"6962
[; ;pic16lf1708.h: 6962: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16lf1708.h: 6965: typedef union {
[; ;pic16lf1708.h: 6966: struct {
[; ;pic16lf1708.h: 6967: unsigned PR4 :8;
[; ;pic16lf1708.h: 6968: };
[; ;pic16lf1708.h: 6969: } PR4bits_t;
[; ;pic16lf1708.h: 6970: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16lf1708.h: 6980: extern volatile unsigned char T4CON @ 0x417;
"6982
[; ;pic16lf1708.h: 6982: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16lf1708.h: 6985: typedef union {
[; ;pic16lf1708.h: 6986: struct {
[; ;pic16lf1708.h: 6987: unsigned T4CKPS :2;
[; ;pic16lf1708.h: 6988: unsigned TMR4ON :1;
[; ;pic16lf1708.h: 6989: unsigned T4OUTPS :4;
[; ;pic16lf1708.h: 6990: };
[; ;pic16lf1708.h: 6991: struct {
[; ;pic16lf1708.h: 6992: unsigned T4CKPS0 :1;
[; ;pic16lf1708.h: 6993: unsigned T4CKPS1 :1;
[; ;pic16lf1708.h: 6994: unsigned :1;
[; ;pic16lf1708.h: 6995: unsigned T4OUTPS0 :1;
[; ;pic16lf1708.h: 6996: unsigned T4OUTPS1 :1;
[; ;pic16lf1708.h: 6997: unsigned T4OUTPS2 :1;
[; ;pic16lf1708.h: 6998: unsigned T4OUTPS3 :1;
[; ;pic16lf1708.h: 6999: };
[; ;pic16lf1708.h: 7000: } T4CONbits_t;
[; ;pic16lf1708.h: 7001: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16lf1708.h: 7051: extern volatile unsigned char TMR6 @ 0x41C;
"7053
[; ;pic16lf1708.h: 7053: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16lf1708.h: 7056: typedef union {
[; ;pic16lf1708.h: 7057: struct {
[; ;pic16lf1708.h: 7058: unsigned TMR6 :8;
[; ;pic16lf1708.h: 7059: };
[; ;pic16lf1708.h: 7060: } TMR6bits_t;
[; ;pic16lf1708.h: 7061: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16lf1708.h: 7071: extern volatile unsigned char PR6 @ 0x41D;
"7073
[; ;pic16lf1708.h: 7073: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16lf1708.h: 7076: typedef union {
[; ;pic16lf1708.h: 7077: struct {
[; ;pic16lf1708.h: 7078: unsigned PR6 :8;
[; ;pic16lf1708.h: 7079: };
[; ;pic16lf1708.h: 7080: } PR6bits_t;
[; ;pic16lf1708.h: 7081: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16lf1708.h: 7091: extern volatile unsigned char T6CON @ 0x41E;
"7093
[; ;pic16lf1708.h: 7093: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16lf1708.h: 7096: typedef union {
[; ;pic16lf1708.h: 7097: struct {
[; ;pic16lf1708.h: 7098: unsigned T6CKPS :2;
[; ;pic16lf1708.h: 7099: unsigned TMR6ON :1;
[; ;pic16lf1708.h: 7100: unsigned T6OUTPS :4;
[; ;pic16lf1708.h: 7101: };
[; ;pic16lf1708.h: 7102: struct {
[; ;pic16lf1708.h: 7103: unsigned T6CKPS0 :1;
[; ;pic16lf1708.h: 7104: unsigned T6CKPS1 :1;
[; ;pic16lf1708.h: 7105: unsigned :1;
[; ;pic16lf1708.h: 7106: unsigned T6OUTPS0 :1;
[; ;pic16lf1708.h: 7107: unsigned T6OUTPS1 :1;
[; ;pic16lf1708.h: 7108: unsigned T6OUTPS2 :1;
[; ;pic16lf1708.h: 7109: unsigned T6OUTPS3 :1;
[; ;pic16lf1708.h: 7110: };
[; ;pic16lf1708.h: 7111: } T6CONbits_t;
[; ;pic16lf1708.h: 7112: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16lf1708.h: 7162: extern volatile unsigned char OPA1CON @ 0x511;
"7164
[; ;pic16lf1708.h: 7164: asm("OPA1CON equ 0511h");
[; <" OPA1CON equ 0511h ;# ">
[; ;pic16lf1708.h: 7167: typedef union {
[; ;pic16lf1708.h: 7168: struct {
[; ;pic16lf1708.h: 7169: unsigned OPA1PCH :2;
[; ;pic16lf1708.h: 7170: unsigned :2;
[; ;pic16lf1708.h: 7171: unsigned OPA1UG :1;
[; ;pic16lf1708.h: 7172: unsigned :1;
[; ;pic16lf1708.h: 7173: unsigned OPA1SP :1;
[; ;pic16lf1708.h: 7174: unsigned OPA1EN :1;
[; ;pic16lf1708.h: 7175: };
[; ;pic16lf1708.h: 7176: struct {
[; ;pic16lf1708.h: 7177: unsigned OPA1PCH0 :1;
[; ;pic16lf1708.h: 7178: unsigned OPA1PCH1 :1;
[; ;pic16lf1708.h: 7179: };
[; ;pic16lf1708.h: 7180: } OPA1CONbits_t;
[; ;pic16lf1708.h: 7181: extern volatile OPA1CONbits_t OPA1CONbits @ 0x511;
[; ;pic16lf1708.h: 7216: extern volatile unsigned char OPA2CON @ 0x515;
"7218
[; ;pic16lf1708.h: 7218: asm("OPA2CON equ 0515h");
[; <" OPA2CON equ 0515h ;# ">
[; ;pic16lf1708.h: 7221: typedef union {
[; ;pic16lf1708.h: 7222: struct {
[; ;pic16lf1708.h: 7223: unsigned OPA2PCH :2;
[; ;pic16lf1708.h: 7224: unsigned :2;
[; ;pic16lf1708.h: 7225: unsigned OPA2UG :1;
[; ;pic16lf1708.h: 7226: unsigned :1;
[; ;pic16lf1708.h: 7227: unsigned OPA2SP :1;
[; ;pic16lf1708.h: 7228: unsigned OPA2EN :1;
[; ;pic16lf1708.h: 7229: };
[; ;pic16lf1708.h: 7230: struct {
[; ;pic16lf1708.h: 7231: unsigned OPA2PCH0 :1;
[; ;pic16lf1708.h: 7232: unsigned OPA2PCH1 :1;
[; ;pic16lf1708.h: 7233: };
[; ;pic16lf1708.h: 7234: } OPA2CONbits_t;
[; ;pic16lf1708.h: 7235: extern volatile OPA2CONbits_t OPA2CONbits @ 0x515;
[; ;pic16lf1708.h: 7270: extern volatile unsigned char PWM3DCL @ 0x617;
"7272
[; ;pic16lf1708.h: 7272: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16lf1708.h: 7275: typedef union {
[; ;pic16lf1708.h: 7276: struct {
[; ;pic16lf1708.h: 7277: unsigned :6;
[; ;pic16lf1708.h: 7278: unsigned PWM3DCL :2;
[; ;pic16lf1708.h: 7279: };
[; ;pic16lf1708.h: 7280: struct {
[; ;pic16lf1708.h: 7281: unsigned :6;
[; ;pic16lf1708.h: 7282: unsigned PWM3DCL0 :1;
[; ;pic16lf1708.h: 7283: unsigned PWM3DCL1 :1;
[; ;pic16lf1708.h: 7284: };
[; ;pic16lf1708.h: 7285: } PWM3DCLbits_t;
[; ;pic16lf1708.h: 7286: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16lf1708.h: 7306: extern volatile unsigned char PWM3DCH @ 0x618;
"7308
[; ;pic16lf1708.h: 7308: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16lf1708.h: 7311: typedef union {
[; ;pic16lf1708.h: 7312: struct {
[; ;pic16lf1708.h: 7313: unsigned PWM3DCH :8;
[; ;pic16lf1708.h: 7314: };
[; ;pic16lf1708.h: 7315: struct {
[; ;pic16lf1708.h: 7316: unsigned PWM3DCH0 :1;
[; ;pic16lf1708.h: 7317: unsigned PWM3DCH1 :1;
[; ;pic16lf1708.h: 7318: unsigned PWM3DCH2 :1;
[; ;pic16lf1708.h: 7319: unsigned PWM3DCH3 :1;
[; ;pic16lf1708.h: 7320: unsigned PWM3DCH4 :1;
[; ;pic16lf1708.h: 7321: unsigned PWM3DCH5 :1;
[; ;pic16lf1708.h: 7322: unsigned PWM3DCH6 :1;
[; ;pic16lf1708.h: 7323: unsigned PWM3DCH7 :1;
[; ;pic16lf1708.h: 7324: };
[; ;pic16lf1708.h: 7325: } PWM3DCHbits_t;
[; ;pic16lf1708.h: 7326: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16lf1708.h: 7376: extern volatile unsigned char PWM3CON @ 0x619;
"7378
[; ;pic16lf1708.h: 7378: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16lf1708.h: 7381: extern volatile unsigned char PWM3CON0 @ 0x619;
"7383
[; ;pic16lf1708.h: 7383: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16lf1708.h: 7386: typedef union {
[; ;pic16lf1708.h: 7387: struct {
[; ;pic16lf1708.h: 7388: unsigned :4;
[; ;pic16lf1708.h: 7389: unsigned PWM3POL :1;
[; ;pic16lf1708.h: 7390: unsigned PWM3OUT :1;
[; ;pic16lf1708.h: 7391: unsigned :1;
[; ;pic16lf1708.h: 7392: unsigned PWM3EN :1;
[; ;pic16lf1708.h: 7393: };
[; ;pic16lf1708.h: 7394: } PWM3CONbits_t;
[; ;pic16lf1708.h: 7395: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16lf1708.h: 7413: typedef union {
[; ;pic16lf1708.h: 7414: struct {
[; ;pic16lf1708.h: 7415: unsigned :4;
[; ;pic16lf1708.h: 7416: unsigned PWM3POL :1;
[; ;pic16lf1708.h: 7417: unsigned PWM3OUT :1;
[; ;pic16lf1708.h: 7418: unsigned :1;
[; ;pic16lf1708.h: 7419: unsigned PWM3EN :1;
[; ;pic16lf1708.h: 7420: };
[; ;pic16lf1708.h: 7421: } PWM3CON0bits_t;
[; ;pic16lf1708.h: 7422: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16lf1708.h: 7442: extern volatile unsigned char PWM4DCL @ 0x61A;
"7444
[; ;pic16lf1708.h: 7444: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16lf1708.h: 7447: typedef union {
[; ;pic16lf1708.h: 7448: struct {
[; ;pic16lf1708.h: 7449: unsigned :6;
[; ;pic16lf1708.h: 7450: unsigned PWM4DCL :2;
[; ;pic16lf1708.h: 7451: };
[; ;pic16lf1708.h: 7452: struct {
[; ;pic16lf1708.h: 7453: unsigned :6;
[; ;pic16lf1708.h: 7454: unsigned PWM4DCL0 :1;
[; ;pic16lf1708.h: 7455: unsigned PWM4DCL1 :1;
[; ;pic16lf1708.h: 7456: };
[; ;pic16lf1708.h: 7457: } PWM4DCLbits_t;
[; ;pic16lf1708.h: 7458: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16lf1708.h: 7478: extern volatile unsigned char PWM4DCH @ 0x61B;
"7480
[; ;pic16lf1708.h: 7480: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16lf1708.h: 7483: typedef union {
[; ;pic16lf1708.h: 7484: struct {
[; ;pic16lf1708.h: 7485: unsigned PWM4DCH :8;
[; ;pic16lf1708.h: 7486: };
[; ;pic16lf1708.h: 7487: struct {
[; ;pic16lf1708.h: 7488: unsigned PWM4DCH0 :1;
[; ;pic16lf1708.h: 7489: unsigned PWM4DCH1 :1;
[; ;pic16lf1708.h: 7490: unsigned PWM4DCH2 :1;
[; ;pic16lf1708.h: 7491: unsigned PWM4DCH3 :1;
[; ;pic16lf1708.h: 7492: unsigned PWM4DCH4 :1;
[; ;pic16lf1708.h: 7493: unsigned PWM4DCH5 :1;
[; ;pic16lf1708.h: 7494: unsigned PWM4DCH6 :1;
[; ;pic16lf1708.h: 7495: unsigned PWM4DCH7 :1;
[; ;pic16lf1708.h: 7496: };
[; ;pic16lf1708.h: 7497: } PWM4DCHbits_t;
[; ;pic16lf1708.h: 7498: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16lf1708.h: 7548: extern volatile unsigned char PWM4CON @ 0x61C;
"7550
[; ;pic16lf1708.h: 7550: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16lf1708.h: 7553: extern volatile unsigned char PWM4CON0 @ 0x61C;
"7555
[; ;pic16lf1708.h: 7555: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16lf1708.h: 7558: typedef union {
[; ;pic16lf1708.h: 7559: struct {
[; ;pic16lf1708.h: 7560: unsigned :4;
[; ;pic16lf1708.h: 7561: unsigned PWM4POL :1;
[; ;pic16lf1708.h: 7562: unsigned PWM4OUT :1;
[; ;pic16lf1708.h: 7563: unsigned :1;
[; ;pic16lf1708.h: 7564: unsigned PWM4EN :1;
[; ;pic16lf1708.h: 7565: };
[; ;pic16lf1708.h: 7566: } PWM4CONbits_t;
[; ;pic16lf1708.h: 7567: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16lf1708.h: 7585: typedef union {
[; ;pic16lf1708.h: 7586: struct {
[; ;pic16lf1708.h: 7587: unsigned :4;
[; ;pic16lf1708.h: 7588: unsigned PWM4POL :1;
[; ;pic16lf1708.h: 7589: unsigned PWM4OUT :1;
[; ;pic16lf1708.h: 7590: unsigned :1;
[; ;pic16lf1708.h: 7591: unsigned PWM4EN :1;
[; ;pic16lf1708.h: 7592: };
[; ;pic16lf1708.h: 7593: } PWM4CON0bits_t;
[; ;pic16lf1708.h: 7594: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16lf1708.h: 7614: extern volatile unsigned char COG1PHR @ 0x691;
"7616
[; ;pic16lf1708.h: 7616: asm("COG1PHR equ 0691h");
[; <" COG1PHR equ 0691h ;# ">
[; ;pic16lf1708.h: 7619: typedef union {
[; ;pic16lf1708.h: 7620: struct {
[; ;pic16lf1708.h: 7621: unsigned G1PHR :6;
[; ;pic16lf1708.h: 7622: };
[; ;pic16lf1708.h: 7623: struct {
[; ;pic16lf1708.h: 7624: unsigned G1PHR0 :1;
[; ;pic16lf1708.h: 7625: unsigned G1PHR1 :1;
[; ;pic16lf1708.h: 7626: unsigned G1PHR2 :1;
[; ;pic16lf1708.h: 7627: unsigned G1PHR3 :1;
[; ;pic16lf1708.h: 7628: unsigned G1PHR4 :1;
[; ;pic16lf1708.h: 7629: unsigned G1PHR5 :1;
[; ;pic16lf1708.h: 7630: };
[; ;pic16lf1708.h: 7631: } COG1PHRbits_t;
[; ;pic16lf1708.h: 7632: extern volatile COG1PHRbits_t COG1PHRbits @ 0x691;
[; ;pic16lf1708.h: 7672: extern volatile unsigned char COG1PHF @ 0x692;
"7674
[; ;pic16lf1708.h: 7674: asm("COG1PHF equ 0692h");
[; <" COG1PHF equ 0692h ;# ">
[; ;pic16lf1708.h: 7677: typedef union {
[; ;pic16lf1708.h: 7678: struct {
[; ;pic16lf1708.h: 7679: unsigned G1PHF :6;
[; ;pic16lf1708.h: 7680: };
[; ;pic16lf1708.h: 7681: struct {
[; ;pic16lf1708.h: 7682: unsigned G1PHF0 :1;
[; ;pic16lf1708.h: 7683: unsigned G1PHF1 :1;
[; ;pic16lf1708.h: 7684: unsigned G1PHF2 :1;
[; ;pic16lf1708.h: 7685: unsigned G1PHF3 :1;
[; ;pic16lf1708.h: 7686: unsigned G1PHF4 :1;
[; ;pic16lf1708.h: 7687: unsigned G1PHF5 :1;
[; ;pic16lf1708.h: 7688: };
[; ;pic16lf1708.h: 7689: } COG1PHFbits_t;
[; ;pic16lf1708.h: 7690: extern volatile COG1PHFbits_t COG1PHFbits @ 0x692;
[; ;pic16lf1708.h: 7730: extern volatile unsigned char COG1BLKR @ 0x693;
"7732
[; ;pic16lf1708.h: 7732: asm("COG1BLKR equ 0693h");
[; <" COG1BLKR equ 0693h ;# ">
[; ;pic16lf1708.h: 7735: typedef union {
[; ;pic16lf1708.h: 7736: struct {
[; ;pic16lf1708.h: 7737: unsigned G1BLKR :6;
[; ;pic16lf1708.h: 7738: };
[; ;pic16lf1708.h: 7739: struct {
[; ;pic16lf1708.h: 7740: unsigned G1BLKR0 :1;
[; ;pic16lf1708.h: 7741: unsigned G1BLKR1 :1;
[; ;pic16lf1708.h: 7742: unsigned G1BLKR2 :1;
[; ;pic16lf1708.h: 7743: unsigned G1BLKR3 :1;
[; ;pic16lf1708.h: 7744: unsigned G1BLKR4 :1;
[; ;pic16lf1708.h: 7745: unsigned G1BLKR5 :1;
[; ;pic16lf1708.h: 7746: };
[; ;pic16lf1708.h: 7747: } COG1BLKRbits_t;
[; ;pic16lf1708.h: 7748: extern volatile COG1BLKRbits_t COG1BLKRbits @ 0x693;
[; ;pic16lf1708.h: 7788: extern volatile unsigned char COG1BLKF @ 0x694;
"7790
[; ;pic16lf1708.h: 7790: asm("COG1BLKF equ 0694h");
[; <" COG1BLKF equ 0694h ;# ">
[; ;pic16lf1708.h: 7793: typedef union {
[; ;pic16lf1708.h: 7794: struct {
[; ;pic16lf1708.h: 7795: unsigned G1BLKF :6;
[; ;pic16lf1708.h: 7796: };
[; ;pic16lf1708.h: 7797: struct {
[; ;pic16lf1708.h: 7798: unsigned G1BLKF0 :1;
[; ;pic16lf1708.h: 7799: unsigned G1BLKF1 :1;
[; ;pic16lf1708.h: 7800: unsigned G1BLKF2 :1;
[; ;pic16lf1708.h: 7801: unsigned G1BLKF3 :1;
[; ;pic16lf1708.h: 7802: unsigned G1BLKF4 :1;
[; ;pic16lf1708.h: 7803: unsigned G1BLKF5 :1;
[; ;pic16lf1708.h: 7804: };
[; ;pic16lf1708.h: 7805: } COG1BLKFbits_t;
[; ;pic16lf1708.h: 7806: extern volatile COG1BLKFbits_t COG1BLKFbits @ 0x694;
[; ;pic16lf1708.h: 7846: extern volatile unsigned char COG1DBR @ 0x695;
"7848
[; ;pic16lf1708.h: 7848: asm("COG1DBR equ 0695h");
[; <" COG1DBR equ 0695h ;# ">
[; ;pic16lf1708.h: 7851: typedef union {
[; ;pic16lf1708.h: 7852: struct {
[; ;pic16lf1708.h: 7853: unsigned G1DBR :6;
[; ;pic16lf1708.h: 7854: };
[; ;pic16lf1708.h: 7855: struct {
[; ;pic16lf1708.h: 7856: unsigned G1DBR0 :1;
[; ;pic16lf1708.h: 7857: unsigned G1DBR1 :1;
[; ;pic16lf1708.h: 7858: unsigned G1DBR2 :1;
[; ;pic16lf1708.h: 7859: unsigned G1DBR3 :1;
[; ;pic16lf1708.h: 7860: unsigned G1DBR4 :1;
[; ;pic16lf1708.h: 7861: unsigned G1DBR5 :1;
[; ;pic16lf1708.h: 7862: };
[; ;pic16lf1708.h: 7863: } COG1DBRbits_t;
[; ;pic16lf1708.h: 7864: extern volatile COG1DBRbits_t COG1DBRbits @ 0x695;
[; ;pic16lf1708.h: 7904: extern volatile unsigned char COG1DBF @ 0x696;
"7906
[; ;pic16lf1708.h: 7906: asm("COG1DBF equ 0696h");
[; <" COG1DBF equ 0696h ;# ">
[; ;pic16lf1708.h: 7909: typedef union {
[; ;pic16lf1708.h: 7910: struct {
[; ;pic16lf1708.h: 7911: unsigned G1DBF :6;
[; ;pic16lf1708.h: 7912: };
[; ;pic16lf1708.h: 7913: struct {
[; ;pic16lf1708.h: 7914: unsigned G1DBF0 :1;
[; ;pic16lf1708.h: 7915: unsigned G1DBF1 :1;
[; ;pic16lf1708.h: 7916: unsigned G1DBF2 :1;
[; ;pic16lf1708.h: 7917: unsigned G1DBF3 :1;
[; ;pic16lf1708.h: 7918: unsigned G1DBF4 :1;
[; ;pic16lf1708.h: 7919: unsigned G1DBF5 :1;
[; ;pic16lf1708.h: 7920: };
[; ;pic16lf1708.h: 7921: } COG1DBFbits_t;
[; ;pic16lf1708.h: 7922: extern volatile COG1DBFbits_t COG1DBFbits @ 0x696;
[; ;pic16lf1708.h: 7962: extern volatile unsigned char COG1CON0 @ 0x697;
"7964
[; ;pic16lf1708.h: 7964: asm("COG1CON0 equ 0697h");
[; <" COG1CON0 equ 0697h ;# ">
[; ;pic16lf1708.h: 7967: typedef union {
[; ;pic16lf1708.h: 7968: struct {
[; ;pic16lf1708.h: 7969: unsigned G1MD :3;
[; ;pic16lf1708.h: 7970: unsigned G1CS :2;
[; ;pic16lf1708.h: 7971: unsigned :1;
[; ;pic16lf1708.h: 7972: unsigned G1LD :1;
[; ;pic16lf1708.h: 7973: unsigned G1EN :1;
[; ;pic16lf1708.h: 7974: };
[; ;pic16lf1708.h: 7975: struct {
[; ;pic16lf1708.h: 7976: unsigned G1MD0 :1;
[; ;pic16lf1708.h: 7977: unsigned G1MD1 :1;
[; ;pic16lf1708.h: 7978: unsigned G1MD2 :1;
[; ;pic16lf1708.h: 7979: unsigned G1CS0 :1;
[; ;pic16lf1708.h: 7980: unsigned G1CS1 :1;
[; ;pic16lf1708.h: 7981: };
[; ;pic16lf1708.h: 7982: } COG1CON0bits_t;
[; ;pic16lf1708.h: 7983: extern volatile COG1CON0bits_t COG1CON0bits @ 0x697;
[; ;pic16lf1708.h: 8033: extern volatile unsigned char COG1CON1 @ 0x698;
"8035
[; ;pic16lf1708.h: 8035: asm("COG1CON1 equ 0698h");
[; <" COG1CON1 equ 0698h ;# ">
[; ;pic16lf1708.h: 8038: typedef union {
[; ;pic16lf1708.h: 8039: struct {
[; ;pic16lf1708.h: 8040: unsigned G1POLA :1;
[; ;pic16lf1708.h: 8041: unsigned G1POLB :1;
[; ;pic16lf1708.h: 8042: unsigned G1POLC :1;
[; ;pic16lf1708.h: 8043: unsigned G1POLD :1;
[; ;pic16lf1708.h: 8044: unsigned :2;
[; ;pic16lf1708.h: 8045: unsigned G1FDBS :1;
[; ;pic16lf1708.h: 8046: unsigned G1RDBS :1;
[; ;pic16lf1708.h: 8047: };
[; ;pic16lf1708.h: 8048: } COG1CON1bits_t;
[; ;pic16lf1708.h: 8049: extern volatile COG1CON1bits_t COG1CON1bits @ 0x698;
[; ;pic16lf1708.h: 8084: extern volatile unsigned char COG1RIS @ 0x699;
"8086
[; ;pic16lf1708.h: 8086: asm("COG1RIS equ 0699h");
[; <" COG1RIS equ 0699h ;# ">
[; ;pic16lf1708.h: 8089: typedef union {
[; ;pic16lf1708.h: 8090: struct {
[; ;pic16lf1708.h: 8091: unsigned G1RIS0 :1;
[; ;pic16lf1708.h: 8092: unsigned G1RIS1 :1;
[; ;pic16lf1708.h: 8093: unsigned G1RIS2 :1;
[; ;pic16lf1708.h: 8094: unsigned G1RIS3 :1;
[; ;pic16lf1708.h: 8095: unsigned G1RIS4 :1;
[; ;pic16lf1708.h: 8096: unsigned G1RIS5 :1;
[; ;pic16lf1708.h: 8097: unsigned G1RIS6 :1;
[; ;pic16lf1708.h: 8098: };
[; ;pic16lf1708.h: 8099: } COG1RISbits_t;
[; ;pic16lf1708.h: 8100: extern volatile COG1RISbits_t COG1RISbits @ 0x699;
[; ;pic16lf1708.h: 8140: extern volatile unsigned char COG1RSIM @ 0x69A;
"8142
[; ;pic16lf1708.h: 8142: asm("COG1RSIM equ 069Ah");
[; <" COG1RSIM equ 069Ah ;# ">
[; ;pic16lf1708.h: 8145: typedef union {
[; ;pic16lf1708.h: 8146: struct {
[; ;pic16lf1708.h: 8147: unsigned G1RSIM0 :1;
[; ;pic16lf1708.h: 8148: unsigned G1RSIM1 :1;
[; ;pic16lf1708.h: 8149: unsigned G1RSIM2 :1;
[; ;pic16lf1708.h: 8150: unsigned G1RSIM3 :1;
[; ;pic16lf1708.h: 8151: unsigned G1RSIM4 :1;
[; ;pic16lf1708.h: 8152: unsigned G1RSIM5 :1;
[; ;pic16lf1708.h: 8153: unsigned G1RSIM6 :1;
[; ;pic16lf1708.h: 8154: };
[; ;pic16lf1708.h: 8155: } COG1RSIMbits_t;
[; ;pic16lf1708.h: 8156: extern volatile COG1RSIMbits_t COG1RSIMbits @ 0x69A;
[; ;pic16lf1708.h: 8196: extern volatile unsigned char COG1FIS @ 0x69B;
"8198
[; ;pic16lf1708.h: 8198: asm("COG1FIS equ 069Bh");
[; <" COG1FIS equ 069Bh ;# ">
[; ;pic16lf1708.h: 8201: typedef union {
[; ;pic16lf1708.h: 8202: struct {
[; ;pic16lf1708.h: 8203: unsigned G1FIS0 :1;
[; ;pic16lf1708.h: 8204: unsigned G1FIS1 :1;
[; ;pic16lf1708.h: 8205: unsigned G1FIS2 :1;
[; ;pic16lf1708.h: 8206: unsigned G1FIS3 :1;
[; ;pic16lf1708.h: 8207: unsigned G1FIS4 :1;
[; ;pic16lf1708.h: 8208: unsigned G1FIS5 :1;
[; ;pic16lf1708.h: 8209: unsigned G1FIS6 :1;
[; ;pic16lf1708.h: 8210: };
[; ;pic16lf1708.h: 8211: } COG1FISbits_t;
[; ;pic16lf1708.h: 8212: extern volatile COG1FISbits_t COG1FISbits @ 0x69B;
[; ;pic16lf1708.h: 8252: extern volatile unsigned char COG1FSIM @ 0x69C;
"8254
[; ;pic16lf1708.h: 8254: asm("COG1FSIM equ 069Ch");
[; <" COG1FSIM equ 069Ch ;# ">
[; ;pic16lf1708.h: 8257: typedef union {
[; ;pic16lf1708.h: 8258: struct {
[; ;pic16lf1708.h: 8259: unsigned G1FSIM0 :1;
[; ;pic16lf1708.h: 8260: unsigned G1FSIM1 :1;
[; ;pic16lf1708.h: 8261: unsigned G1FSIM2 :1;
[; ;pic16lf1708.h: 8262: unsigned G1FSIM3 :1;
[; ;pic16lf1708.h: 8263: unsigned G1FSIM4 :1;
[; ;pic16lf1708.h: 8264: unsigned G1FSIM5 :1;
[; ;pic16lf1708.h: 8265: unsigned G1FSIM6 :1;
[; ;pic16lf1708.h: 8266: };
[; ;pic16lf1708.h: 8267: } COG1FSIMbits_t;
[; ;pic16lf1708.h: 8268: extern volatile COG1FSIMbits_t COG1FSIMbits @ 0x69C;
[; ;pic16lf1708.h: 8308: extern volatile unsigned char COG1ASD0 @ 0x69D;
"8310
[; ;pic16lf1708.h: 8310: asm("COG1ASD0 equ 069Dh");
[; <" COG1ASD0 equ 069Dh ;# ">
[; ;pic16lf1708.h: 8313: typedef union {
[; ;pic16lf1708.h: 8314: struct {
[; ;pic16lf1708.h: 8315: unsigned :2;
[; ;pic16lf1708.h: 8316: unsigned G1ASDAC :2;
[; ;pic16lf1708.h: 8317: unsigned G1ASDBD :2;
[; ;pic16lf1708.h: 8318: unsigned G1ARSEN :1;
[; ;pic16lf1708.h: 8319: unsigned G1ASE :1;
[; ;pic16lf1708.h: 8320: };
[; ;pic16lf1708.h: 8321: struct {
[; ;pic16lf1708.h: 8322: unsigned :2;
[; ;pic16lf1708.h: 8323: unsigned G1ASDAC0 :1;
[; ;pic16lf1708.h: 8324: unsigned G1ASDAC1 :1;
[; ;pic16lf1708.h: 8325: unsigned G1ASDBD0 :1;
[; ;pic16lf1708.h: 8326: unsigned G1ASDBD1 :1;
[; ;pic16lf1708.h: 8327: };
[; ;pic16lf1708.h: 8328: } COG1ASD0bits_t;
[; ;pic16lf1708.h: 8329: extern volatile COG1ASD0bits_t COG1ASD0bits @ 0x69D;
[; ;pic16lf1708.h: 8374: extern volatile unsigned char COG1ASD1 @ 0x69E;
"8376
[; ;pic16lf1708.h: 8376: asm("COG1ASD1 equ 069Eh");
[; <" COG1ASD1 equ 069Eh ;# ">
[; ;pic16lf1708.h: 8379: typedef union {
[; ;pic16lf1708.h: 8380: struct {
[; ;pic16lf1708.h: 8381: unsigned G1AS0E :1;
[; ;pic16lf1708.h: 8382: unsigned G1AS1E :1;
[; ;pic16lf1708.h: 8383: unsigned G1AS2E :1;
[; ;pic16lf1708.h: 8384: unsigned G1AS3E :1;
[; ;pic16lf1708.h: 8385: };
[; ;pic16lf1708.h: 8386: } COG1ASD1bits_t;
[; ;pic16lf1708.h: 8387: extern volatile COG1ASD1bits_t COG1ASD1bits @ 0x69E;
[; ;pic16lf1708.h: 8412: extern volatile unsigned char COG1STR @ 0x69F;
"8414
[; ;pic16lf1708.h: 8414: asm("COG1STR equ 069Fh");
[; <" COG1STR equ 069Fh ;# ">
[; ;pic16lf1708.h: 8417: typedef union {
[; ;pic16lf1708.h: 8418: struct {
[; ;pic16lf1708.h: 8419: unsigned G1STRA :1;
[; ;pic16lf1708.h: 8420: unsigned G1STRB :1;
[; ;pic16lf1708.h: 8421: unsigned G1STRC :1;
[; ;pic16lf1708.h: 8422: unsigned G1STRD :1;
[; ;pic16lf1708.h: 8423: unsigned G1SDATA :1;
[; ;pic16lf1708.h: 8424: unsigned G1SDATB :1;
[; ;pic16lf1708.h: 8425: unsigned G1SDATC :1;
[; ;pic16lf1708.h: 8426: unsigned G1SDATD :1;
[; ;pic16lf1708.h: 8427: };
[; ;pic16lf1708.h: 8428: } COG1STRbits_t;
[; ;pic16lf1708.h: 8429: extern volatile COG1STRbits_t COG1STRbits @ 0x69F;
[; ;pic16lf1708.h: 8474: extern volatile unsigned char PPSLOCK @ 0xE0F;
"8476
[; ;pic16lf1708.h: 8476: asm("PPSLOCK equ 0E0Fh");
[; <" PPSLOCK equ 0E0Fh ;# ">
[; ;pic16lf1708.h: 8479: typedef union {
[; ;pic16lf1708.h: 8480: struct {
[; ;pic16lf1708.h: 8481: unsigned PPSLOCKED :1;
[; ;pic16lf1708.h: 8482: };
[; ;pic16lf1708.h: 8483: } PPSLOCKbits_t;
[; ;pic16lf1708.h: 8484: extern volatile PPSLOCKbits_t PPSLOCKbits @ 0xE0F;
[; ;pic16lf1708.h: 8494: extern volatile unsigned char INTPPS @ 0xE10;
"8496
[; ;pic16lf1708.h: 8496: asm("INTPPS equ 0E10h");
[; <" INTPPS equ 0E10h ;# ">
[; ;pic16lf1708.h: 8499: typedef union {
[; ;pic16lf1708.h: 8500: struct {
[; ;pic16lf1708.h: 8501: unsigned INTPPS :5;
[; ;pic16lf1708.h: 8502: };
[; ;pic16lf1708.h: 8503: } INTPPSbits_t;
[; ;pic16lf1708.h: 8504: extern volatile INTPPSbits_t INTPPSbits @ 0xE10;
[; ;pic16lf1708.h: 8514: extern volatile unsigned char T0CKIPPS @ 0xE11;
"8516
[; ;pic16lf1708.h: 8516: asm("T0CKIPPS equ 0E11h");
[; <" T0CKIPPS equ 0E11h ;# ">
[; ;pic16lf1708.h: 8519: typedef union {
[; ;pic16lf1708.h: 8520: struct {
[; ;pic16lf1708.h: 8521: unsigned T0CKIPPS :5;
[; ;pic16lf1708.h: 8522: };
[; ;pic16lf1708.h: 8523: } T0CKIPPSbits_t;
[; ;pic16lf1708.h: 8524: extern volatile T0CKIPPSbits_t T0CKIPPSbits @ 0xE11;
[; ;pic16lf1708.h: 8534: extern volatile unsigned char T1CKIPPS @ 0xE12;
"8536
[; ;pic16lf1708.h: 8536: asm("T1CKIPPS equ 0E12h");
[; <" T1CKIPPS equ 0E12h ;# ">
[; ;pic16lf1708.h: 8539: typedef union {
[; ;pic16lf1708.h: 8540: struct {
[; ;pic16lf1708.h: 8541: unsigned T1CKIPPS :5;
[; ;pic16lf1708.h: 8542: };
[; ;pic16lf1708.h: 8543: } T1CKIPPSbits_t;
[; ;pic16lf1708.h: 8544: extern volatile T1CKIPPSbits_t T1CKIPPSbits @ 0xE12;
[; ;pic16lf1708.h: 8554: extern volatile unsigned char T1GPPS @ 0xE13;
"8556
[; ;pic16lf1708.h: 8556: asm("T1GPPS equ 0E13h");
[; <" T1GPPS equ 0E13h ;# ">
[; ;pic16lf1708.h: 8559: typedef union {
[; ;pic16lf1708.h: 8560: struct {
[; ;pic16lf1708.h: 8561: unsigned T1GPPS :5;
[; ;pic16lf1708.h: 8562: };
[; ;pic16lf1708.h: 8563: } T1GPPSbits_t;
[; ;pic16lf1708.h: 8564: extern volatile T1GPPSbits_t T1GPPSbits @ 0xE13;
[; ;pic16lf1708.h: 8574: extern volatile unsigned char CCP1PPS @ 0xE14;
"8576
[; ;pic16lf1708.h: 8576: asm("CCP1PPS equ 0E14h");
[; <" CCP1PPS equ 0E14h ;# ">
[; ;pic16lf1708.h: 8579: typedef union {
[; ;pic16lf1708.h: 8580: struct {
[; ;pic16lf1708.h: 8581: unsigned CCP1PPS :5;
[; ;pic16lf1708.h: 8582: };
[; ;pic16lf1708.h: 8583: } CCP1PPSbits_t;
[; ;pic16lf1708.h: 8584: extern volatile CCP1PPSbits_t CCP1PPSbits @ 0xE14;
[; ;pic16lf1708.h: 8594: extern volatile unsigned char CCP2PPS @ 0xE15;
"8596
[; ;pic16lf1708.h: 8596: asm("CCP2PPS equ 0E15h");
[; <" CCP2PPS equ 0E15h ;# ">
[; ;pic16lf1708.h: 8599: typedef union {
[; ;pic16lf1708.h: 8600: struct {
[; ;pic16lf1708.h: 8601: unsigned CCP2PPS :5;
[; ;pic16lf1708.h: 8602: };
[; ;pic16lf1708.h: 8603: } CCP2PPSbits_t;
[; ;pic16lf1708.h: 8604: extern volatile CCP2PPSbits_t CCP2PPSbits @ 0xE15;
[; ;pic16lf1708.h: 8614: extern volatile unsigned char COGINPPS @ 0xE17;
"8616
[; ;pic16lf1708.h: 8616: asm("COGINPPS equ 0E17h");
[; <" COGINPPS equ 0E17h ;# ">
[; ;pic16lf1708.h: 8619: typedef union {
[; ;pic16lf1708.h: 8620: struct {
[; ;pic16lf1708.h: 8621: unsigned COGINPPS :5;
[; ;pic16lf1708.h: 8622: };
[; ;pic16lf1708.h: 8623: } COGINPPSbits_t;
[; ;pic16lf1708.h: 8624: extern volatile COGINPPSbits_t COGINPPSbits @ 0xE17;
[; ;pic16lf1708.h: 8634: extern volatile unsigned char SSPCLKPPS @ 0xE20;
"8636
[; ;pic16lf1708.h: 8636: asm("SSPCLKPPS equ 0E20h");
[; <" SSPCLKPPS equ 0E20h ;# ">
[; ;pic16lf1708.h: 8639: typedef union {
[; ;pic16lf1708.h: 8640: struct {
[; ;pic16lf1708.h: 8641: unsigned SSPCLKPPS :5;
[; ;pic16lf1708.h: 8642: };
[; ;pic16lf1708.h: 8643: } SSPCLKPPSbits_t;
[; ;pic16lf1708.h: 8644: extern volatile SSPCLKPPSbits_t SSPCLKPPSbits @ 0xE20;
[; ;pic16lf1708.h: 8654: extern volatile unsigned char SSPDATPPS @ 0xE21;
"8656
[; ;pic16lf1708.h: 8656: asm("SSPDATPPS equ 0E21h");
[; <" SSPDATPPS equ 0E21h ;# ">
[; ;pic16lf1708.h: 8659: typedef union {
[; ;pic16lf1708.h: 8660: struct {
[; ;pic16lf1708.h: 8661: unsigned SSPDATPPS :5;
[; ;pic16lf1708.h: 8662: };
[; ;pic16lf1708.h: 8663: } SSPDATPPSbits_t;
[; ;pic16lf1708.h: 8664: extern volatile SSPDATPPSbits_t SSPDATPPSbits @ 0xE21;
[; ;pic16lf1708.h: 8674: extern volatile unsigned char SSPSSPPS @ 0xE22;
"8676
[; ;pic16lf1708.h: 8676: asm("SSPSSPPS equ 0E22h");
[; <" SSPSSPPS equ 0E22h ;# ">
[; ;pic16lf1708.h: 8679: typedef union {
[; ;pic16lf1708.h: 8680: struct {
[; ;pic16lf1708.h: 8681: unsigned SSPSSPPS :5;
[; ;pic16lf1708.h: 8682: };
[; ;pic16lf1708.h: 8683: } SSPSSPPSbits_t;
[; ;pic16lf1708.h: 8684: extern volatile SSPSSPPSbits_t SSPSSPPSbits @ 0xE22;
[; ;pic16lf1708.h: 8694: extern volatile unsigned char RXPPS @ 0xE24;
"8696
[; ;pic16lf1708.h: 8696: asm("RXPPS equ 0E24h");
[; <" RXPPS equ 0E24h ;# ">
[; ;pic16lf1708.h: 8699: typedef union {
[; ;pic16lf1708.h: 8700: struct {
[; ;pic16lf1708.h: 8701: unsigned RXPPS :5;
[; ;pic16lf1708.h: 8702: };
[; ;pic16lf1708.h: 8703: } RXPPSbits_t;
[; ;pic16lf1708.h: 8704: extern volatile RXPPSbits_t RXPPSbits @ 0xE24;
[; ;pic16lf1708.h: 8714: extern volatile unsigned char CKPPS @ 0xE25;
"8716
[; ;pic16lf1708.h: 8716: asm("CKPPS equ 0E25h");
[; <" CKPPS equ 0E25h ;# ">
[; ;pic16lf1708.h: 8719: typedef union {
[; ;pic16lf1708.h: 8720: struct {
[; ;pic16lf1708.h: 8721: unsigned CKPPS :5;
[; ;pic16lf1708.h: 8722: };
[; ;pic16lf1708.h: 8723: } CKPPSbits_t;
[; ;pic16lf1708.h: 8724: extern volatile CKPPSbits_t CKPPSbits @ 0xE25;
[; ;pic16lf1708.h: 8734: extern volatile unsigned char CLCIN0PPS @ 0xE28;
"8736
[; ;pic16lf1708.h: 8736: asm("CLCIN0PPS equ 0E28h");
[; <" CLCIN0PPS equ 0E28h ;# ">
[; ;pic16lf1708.h: 8739: typedef union {
[; ;pic16lf1708.h: 8740: struct {
[; ;pic16lf1708.h: 8741: unsigned CLCIN0PPS :5;
[; ;pic16lf1708.h: 8742: };
[; ;pic16lf1708.h: 8743: } CLCIN0PPSbits_t;
[; ;pic16lf1708.h: 8744: extern volatile CLCIN0PPSbits_t CLCIN0PPSbits @ 0xE28;
[; ;pic16lf1708.h: 8754: extern volatile unsigned char CLCIN1PPS @ 0xE29;
"8756
[; ;pic16lf1708.h: 8756: asm("CLCIN1PPS equ 0E29h");
[; <" CLCIN1PPS equ 0E29h ;# ">
[; ;pic16lf1708.h: 8759: typedef union {
[; ;pic16lf1708.h: 8760: struct {
[; ;pic16lf1708.h: 8761: unsigned CLCIN1PPS :5;
[; ;pic16lf1708.h: 8762: };
[; ;pic16lf1708.h: 8763: } CLCIN1PPSbits_t;
[; ;pic16lf1708.h: 8764: extern volatile CLCIN1PPSbits_t CLCIN1PPSbits @ 0xE29;
[; ;pic16lf1708.h: 8774: extern volatile unsigned char CLCIN2PPS @ 0xE2A;
"8776
[; ;pic16lf1708.h: 8776: asm("CLCIN2PPS equ 0E2Ah");
[; <" CLCIN2PPS equ 0E2Ah ;# ">
[; ;pic16lf1708.h: 8779: typedef union {
[; ;pic16lf1708.h: 8780: struct {
[; ;pic16lf1708.h: 8781: unsigned CLCIN2PPS :5;
[; ;pic16lf1708.h: 8782: };
[; ;pic16lf1708.h: 8783: } CLCIN2PPSbits_t;
[; ;pic16lf1708.h: 8784: extern volatile CLCIN2PPSbits_t CLCIN2PPSbits @ 0xE2A;
[; ;pic16lf1708.h: 8794: extern volatile unsigned char CLCIN3PPS @ 0xE2B;
"8796
[; ;pic16lf1708.h: 8796: asm("CLCIN3PPS equ 0E2Bh");
[; <" CLCIN3PPS equ 0E2Bh ;# ">
[; ;pic16lf1708.h: 8799: typedef union {
[; ;pic16lf1708.h: 8800: struct {
[; ;pic16lf1708.h: 8801: unsigned CLCIN3PPS :5;
[; ;pic16lf1708.h: 8802: };
[; ;pic16lf1708.h: 8803: } CLCIN3PPSbits_t;
[; ;pic16lf1708.h: 8804: extern volatile CLCIN3PPSbits_t CLCIN3PPSbits @ 0xE2B;
[; ;pic16lf1708.h: 8814: extern volatile unsigned char RA0PPS @ 0xE90;
"8816
[; ;pic16lf1708.h: 8816: asm("RA0PPS equ 0E90h");
[; <" RA0PPS equ 0E90h ;# ">
[; ;pic16lf1708.h: 8819: typedef union {
[; ;pic16lf1708.h: 8820: struct {
[; ;pic16lf1708.h: 8821: unsigned RA0PPS :5;
[; ;pic16lf1708.h: 8822: };
[; ;pic16lf1708.h: 8823: } RA0PPSbits_t;
[; ;pic16lf1708.h: 8824: extern volatile RA0PPSbits_t RA0PPSbits @ 0xE90;
[; ;pic16lf1708.h: 8834: extern volatile unsigned char RA1PPS @ 0xE91;
"8836
[; ;pic16lf1708.h: 8836: asm("RA1PPS equ 0E91h");
[; <" RA1PPS equ 0E91h ;# ">
[; ;pic16lf1708.h: 8839: typedef union {
[; ;pic16lf1708.h: 8840: struct {
[; ;pic16lf1708.h: 8841: unsigned RA1PPS :5;
[; ;pic16lf1708.h: 8842: };
[; ;pic16lf1708.h: 8843: } RA1PPSbits_t;
[; ;pic16lf1708.h: 8844: extern volatile RA1PPSbits_t RA1PPSbits @ 0xE91;
[; ;pic16lf1708.h: 8854: extern volatile unsigned char RA2PPS @ 0xE92;
"8856
[; ;pic16lf1708.h: 8856: asm("RA2PPS equ 0E92h");
[; <" RA2PPS equ 0E92h ;# ">
[; ;pic16lf1708.h: 8859: typedef union {
[; ;pic16lf1708.h: 8860: struct {
[; ;pic16lf1708.h: 8861: unsigned RA2PPS :5;
[; ;pic16lf1708.h: 8862: };
[; ;pic16lf1708.h: 8863: } RA2PPSbits_t;
[; ;pic16lf1708.h: 8864: extern volatile RA2PPSbits_t RA2PPSbits @ 0xE92;
[; ;pic16lf1708.h: 8874: extern volatile unsigned char RA4PPS @ 0xE94;
"8876
[; ;pic16lf1708.h: 8876: asm("RA4PPS equ 0E94h");
[; <" RA4PPS equ 0E94h ;# ">
[; ;pic16lf1708.h: 8879: typedef union {
[; ;pic16lf1708.h: 8880: struct {
[; ;pic16lf1708.h: 8881: unsigned RA4PPS :5;
[; ;pic16lf1708.h: 8882: };
[; ;pic16lf1708.h: 8883: } RA4PPSbits_t;
[; ;pic16lf1708.h: 8884: extern volatile RA4PPSbits_t RA4PPSbits @ 0xE94;
[; ;pic16lf1708.h: 8894: extern volatile unsigned char RA5PPS @ 0xE95;
"8896
[; ;pic16lf1708.h: 8896: asm("RA5PPS equ 0E95h");
[; <" RA5PPS equ 0E95h ;# ">
[; ;pic16lf1708.h: 8899: typedef union {
[; ;pic16lf1708.h: 8900: struct {
[; ;pic16lf1708.h: 8901: unsigned RA5PPS :5;
[; ;pic16lf1708.h: 8902: };
[; ;pic16lf1708.h: 8903: } RA5PPSbits_t;
[; ;pic16lf1708.h: 8904: extern volatile RA5PPSbits_t RA5PPSbits @ 0xE95;
[; ;pic16lf1708.h: 8914: extern volatile unsigned char RB4PPS @ 0xE9C;
"8916
[; ;pic16lf1708.h: 8916: asm("RB4PPS equ 0E9Ch");
[; <" RB4PPS equ 0E9Ch ;# ">
[; ;pic16lf1708.h: 8919: typedef union {
[; ;pic16lf1708.h: 8920: struct {
[; ;pic16lf1708.h: 8921: unsigned RB4PPS :5;
[; ;pic16lf1708.h: 8922: };
[; ;pic16lf1708.h: 8923: } RB4PPSbits_t;
[; ;pic16lf1708.h: 8924: extern volatile RB4PPSbits_t RB4PPSbits @ 0xE9C;
[; ;pic16lf1708.h: 8934: extern volatile unsigned char RB5PPS @ 0xE9D;
"8936
[; ;pic16lf1708.h: 8936: asm("RB5PPS equ 0E9Dh");
[; <" RB5PPS equ 0E9Dh ;# ">
[; ;pic16lf1708.h: 8939: typedef union {
[; ;pic16lf1708.h: 8940: struct {
[; ;pic16lf1708.h: 8941: unsigned RB5PPS :5;
[; ;pic16lf1708.h: 8942: };
[; ;pic16lf1708.h: 8943: } RB5PPSbits_t;
[; ;pic16lf1708.h: 8944: extern volatile RB5PPSbits_t RB5PPSbits @ 0xE9D;
[; ;pic16lf1708.h: 8954: extern volatile unsigned char RB6PPS @ 0xE9E;
"8956
[; ;pic16lf1708.h: 8956: asm("RB6PPS equ 0E9Eh");
[; <" RB6PPS equ 0E9Eh ;# ">
[; ;pic16lf1708.h: 8959: typedef union {
[; ;pic16lf1708.h: 8960: struct {
[; ;pic16lf1708.h: 8961: unsigned RB6PPS :5;
[; ;pic16lf1708.h: 8962: };
[; ;pic16lf1708.h: 8963: } RB6PPSbits_t;
[; ;pic16lf1708.h: 8964: extern volatile RB6PPSbits_t RB6PPSbits @ 0xE9E;
[; ;pic16lf1708.h: 8974: extern volatile unsigned char RB7PPS @ 0xE9F;
"8976
[; ;pic16lf1708.h: 8976: asm("RB7PPS equ 0E9Fh");
[; <" RB7PPS equ 0E9Fh ;# ">
[; ;pic16lf1708.h: 8979: typedef union {
[; ;pic16lf1708.h: 8980: struct {
[; ;pic16lf1708.h: 8981: unsigned RB7PPS :5;
[; ;pic16lf1708.h: 8982: };
[; ;pic16lf1708.h: 8983: } RB7PPSbits_t;
[; ;pic16lf1708.h: 8984: extern volatile RB7PPSbits_t RB7PPSbits @ 0xE9F;
[; ;pic16lf1708.h: 8994: extern volatile unsigned char RC0PPS @ 0xEA0;
"8996
[; ;pic16lf1708.h: 8996: asm("RC0PPS equ 0EA0h");
[; <" RC0PPS equ 0EA0h ;# ">
[; ;pic16lf1708.h: 8999: typedef union {
[; ;pic16lf1708.h: 9000: struct {
[; ;pic16lf1708.h: 9001: unsigned RC0PPS :5;
[; ;pic16lf1708.h: 9002: };
[; ;pic16lf1708.h: 9003: } RC0PPSbits_t;
[; ;pic16lf1708.h: 9004: extern volatile RC0PPSbits_t RC0PPSbits @ 0xEA0;
[; ;pic16lf1708.h: 9014: extern volatile unsigned char RC1PPS @ 0xEA1;
"9016
[; ;pic16lf1708.h: 9016: asm("RC1PPS equ 0EA1h");
[; <" RC1PPS equ 0EA1h ;# ">
[; ;pic16lf1708.h: 9019: typedef union {
[; ;pic16lf1708.h: 9020: struct {
[; ;pic16lf1708.h: 9021: unsigned RC1PPS :5;
[; ;pic16lf1708.h: 9022: };
[; ;pic16lf1708.h: 9023: } RC1PPSbits_t;
[; ;pic16lf1708.h: 9024: extern volatile RC1PPSbits_t RC1PPSbits @ 0xEA1;
[; ;pic16lf1708.h: 9034: extern volatile unsigned char RC2PPS @ 0xEA2;
"9036
[; ;pic16lf1708.h: 9036: asm("RC2PPS equ 0EA2h");
[; <" RC2PPS equ 0EA2h ;# ">
[; ;pic16lf1708.h: 9039: typedef union {
[; ;pic16lf1708.h: 9040: struct {
[; ;pic16lf1708.h: 9041: unsigned RC2PPS :5;
[; ;pic16lf1708.h: 9042: };
[; ;pic16lf1708.h: 9043: } RC2PPSbits_t;
[; ;pic16lf1708.h: 9044: extern volatile RC2PPSbits_t RC2PPSbits @ 0xEA2;
[; ;pic16lf1708.h: 9054: extern volatile unsigned char RC3PPS @ 0xEA3;
"9056
[; ;pic16lf1708.h: 9056: asm("RC3PPS equ 0EA3h");
[; <" RC3PPS equ 0EA3h ;# ">
[; ;pic16lf1708.h: 9059: typedef union {
[; ;pic16lf1708.h: 9060: struct {
[; ;pic16lf1708.h: 9061: unsigned RC3PPS :5;
[; ;pic16lf1708.h: 9062: };
[; ;pic16lf1708.h: 9063: } RC3PPSbits_t;
[; ;pic16lf1708.h: 9064: extern volatile RC3PPSbits_t RC3PPSbits @ 0xEA3;
[; ;pic16lf1708.h: 9074: extern volatile unsigned char RC4PPS @ 0xEA4;
"9076
[; ;pic16lf1708.h: 9076: asm("RC4PPS equ 0EA4h");
[; <" RC4PPS equ 0EA4h ;# ">
[; ;pic16lf1708.h: 9079: typedef union {
[; ;pic16lf1708.h: 9080: struct {
[; ;pic16lf1708.h: 9081: unsigned RC4PPS :5;
[; ;pic16lf1708.h: 9082: };
[; ;pic16lf1708.h: 9083: } RC4PPSbits_t;
[; ;pic16lf1708.h: 9084: extern volatile RC4PPSbits_t RC4PPSbits @ 0xEA4;
[; ;pic16lf1708.h: 9094: extern volatile unsigned char RC5PPS @ 0xEA5;
"9096
[; ;pic16lf1708.h: 9096: asm("RC5PPS equ 0EA5h");
[; <" RC5PPS equ 0EA5h ;# ">
[; ;pic16lf1708.h: 9099: typedef union {
[; ;pic16lf1708.h: 9100: struct {
[; ;pic16lf1708.h: 9101: unsigned RC5PPS :5;
[; ;pic16lf1708.h: 9102: };
[; ;pic16lf1708.h: 9103: } RC5PPSbits_t;
[; ;pic16lf1708.h: 9104: extern volatile RC5PPSbits_t RC5PPSbits @ 0xEA5;
[; ;pic16lf1708.h: 9114: extern volatile unsigned char RC6PPS @ 0xEA6;
"9116
[; ;pic16lf1708.h: 9116: asm("RC6PPS equ 0EA6h");
[; <" RC6PPS equ 0EA6h ;# ">
[; ;pic16lf1708.h: 9119: typedef union {
[; ;pic16lf1708.h: 9120: struct {
[; ;pic16lf1708.h: 9121: unsigned RC6PPS :5;
[; ;pic16lf1708.h: 9122: };
[; ;pic16lf1708.h: 9123: } RC6PPSbits_t;
[; ;pic16lf1708.h: 9124: extern volatile RC6PPSbits_t RC6PPSbits @ 0xEA6;
[; ;pic16lf1708.h: 9134: extern volatile unsigned char RC7PPS @ 0xEA7;
"9136
[; ;pic16lf1708.h: 9136: asm("RC7PPS equ 0EA7h");
[; <" RC7PPS equ 0EA7h ;# ">
[; ;pic16lf1708.h: 9139: typedef union {
[; ;pic16lf1708.h: 9140: struct {
[; ;pic16lf1708.h: 9141: unsigned RC7PPS :5;
[; ;pic16lf1708.h: 9142: };
[; ;pic16lf1708.h: 9143: } RC7PPSbits_t;
[; ;pic16lf1708.h: 9144: extern volatile RC7PPSbits_t RC7PPSbits @ 0xEA7;
[; ;pic16lf1708.h: 9154: extern volatile unsigned char CLCDATA @ 0xF0F;
"9156
[; ;pic16lf1708.h: 9156: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16lf1708.h: 9159: typedef union {
[; ;pic16lf1708.h: 9160: struct {
[; ;pic16lf1708.h: 9161: unsigned MCLC1OUT :1;
[; ;pic16lf1708.h: 9162: unsigned MCLC2OUT :1;
[; ;pic16lf1708.h: 9163: unsigned MCLC3OUT :1;
[; ;pic16lf1708.h: 9164: };
[; ;pic16lf1708.h: 9165: } CLCDATAbits_t;
[; ;pic16lf1708.h: 9166: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16lf1708.h: 9186: extern volatile unsigned char CLC1CON @ 0xF10;
"9188
[; ;pic16lf1708.h: 9188: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16lf1708.h: 9191: typedef union {
[; ;pic16lf1708.h: 9192: struct {
[; ;pic16lf1708.h: 9193: unsigned LC1MODE :3;
[; ;pic16lf1708.h: 9194: unsigned LC1INTN :1;
[; ;pic16lf1708.h: 9195: unsigned LC1INTP :1;
[; ;pic16lf1708.h: 9196: unsigned LC1OUT :1;
[; ;pic16lf1708.h: 9197: unsigned :1;
[; ;pic16lf1708.h: 9198: unsigned LC1EN :1;
[; ;pic16lf1708.h: 9199: };
[; ;pic16lf1708.h: 9200: struct {
[; ;pic16lf1708.h: 9201: unsigned LC1MODE0 :1;
[; ;pic16lf1708.h: 9202: unsigned LC1MODE1 :1;
[; ;pic16lf1708.h: 9203: unsigned LC1MODE2 :1;
[; ;pic16lf1708.h: 9204: };
[; ;pic16lf1708.h: 9205: struct {
[; ;pic16lf1708.h: 9206: unsigned MODE :3;
[; ;pic16lf1708.h: 9207: unsigned INTN :1;
[; ;pic16lf1708.h: 9208: unsigned INTP :1;
[; ;pic16lf1708.h: 9209: unsigned OUT :1;
[; ;pic16lf1708.h: 9210: unsigned :1;
[; ;pic16lf1708.h: 9211: unsigned EN :1;
[; ;pic16lf1708.h: 9212: };
[; ;pic16lf1708.h: 9213: struct {
[; ;pic16lf1708.h: 9214: unsigned MODE0 :1;
[; ;pic16lf1708.h: 9215: unsigned MODE1 :1;
[; ;pic16lf1708.h: 9216: unsigned MODE2 :1;
[; ;pic16lf1708.h: 9217: };
[; ;pic16lf1708.h: 9218: } CLC1CONbits_t;
[; ;pic16lf1708.h: 9219: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16lf1708.h: 9304: extern volatile unsigned char CLC1POL @ 0xF11;
"9306
[; ;pic16lf1708.h: 9306: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16lf1708.h: 9309: typedef union {
[; ;pic16lf1708.h: 9310: struct {
[; ;pic16lf1708.h: 9311: unsigned LC1G1POL :1;
[; ;pic16lf1708.h: 9312: unsigned LC1G2POL :1;
[; ;pic16lf1708.h: 9313: unsigned LC1G3POL :1;
[; ;pic16lf1708.h: 9314: unsigned LC1G4POL :1;
[; ;pic16lf1708.h: 9315: unsigned :3;
[; ;pic16lf1708.h: 9316: unsigned LC1POL :1;
[; ;pic16lf1708.h: 9317: };
[; ;pic16lf1708.h: 9318: struct {
[; ;pic16lf1708.h: 9319: unsigned G1POL :1;
[; ;pic16lf1708.h: 9320: unsigned G2POL :1;
[; ;pic16lf1708.h: 9321: unsigned G3POL :1;
[; ;pic16lf1708.h: 9322: unsigned G4POL :1;
[; ;pic16lf1708.h: 9323: unsigned :3;
[; ;pic16lf1708.h: 9324: unsigned POL :1;
[; ;pic16lf1708.h: 9325: };
[; ;pic16lf1708.h: 9326: } CLC1POLbits_t;
[; ;pic16lf1708.h: 9327: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16lf1708.h: 9382: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"9384
[; ;pic16lf1708.h: 9384: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16lf1708.h: 9387: typedef union {
[; ;pic16lf1708.h: 9388: struct {
[; ;pic16lf1708.h: 9389: unsigned LC1D1S0 :1;
[; ;pic16lf1708.h: 9390: unsigned LC1D1S1 :1;
[; ;pic16lf1708.h: 9391: unsigned LC1D1S2 :1;
[; ;pic16lf1708.h: 9392: unsigned LC1D1S3 :1;
[; ;pic16lf1708.h: 9393: unsigned LC1D1S4 :1;
[; ;pic16lf1708.h: 9394: };
[; ;pic16lf1708.h: 9395: struct {
[; ;pic16lf1708.h: 9396: unsigned LC1D1S :8;
[; ;pic16lf1708.h: 9397: };
[; ;pic16lf1708.h: 9398: struct {
[; ;pic16lf1708.h: 9399: unsigned D1S :8;
[; ;pic16lf1708.h: 9400: };
[; ;pic16lf1708.h: 9401: struct {
[; ;pic16lf1708.h: 9402: unsigned D1S0 :1;
[; ;pic16lf1708.h: 9403: unsigned D1S1 :1;
[; ;pic16lf1708.h: 9404: unsigned D1S2 :1;
[; ;pic16lf1708.h: 9405: unsigned D1S3 :1;
[; ;pic16lf1708.h: 9406: unsigned D1S4 :1;
[; ;pic16lf1708.h: 9407: };
[; ;pic16lf1708.h: 9408: } CLC1SEL0bits_t;
[; ;pic16lf1708.h: 9409: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16lf1708.h: 9474: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"9476
[; ;pic16lf1708.h: 9476: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16lf1708.h: 9479: typedef union {
[; ;pic16lf1708.h: 9480: struct {
[; ;pic16lf1708.h: 9481: unsigned LC1D2S0 :1;
[; ;pic16lf1708.h: 9482: unsigned LC1D2S1 :1;
[; ;pic16lf1708.h: 9483: unsigned LC1D2S2 :1;
[; ;pic16lf1708.h: 9484: unsigned LC1D2S3 :1;
[; ;pic16lf1708.h: 9485: unsigned LC1D2S4 :1;
[; ;pic16lf1708.h: 9486: };
[; ;pic16lf1708.h: 9487: struct {
[; ;pic16lf1708.h: 9488: unsigned LC1D2S :8;
[; ;pic16lf1708.h: 9489: };
[; ;pic16lf1708.h: 9490: struct {
[; ;pic16lf1708.h: 9491: unsigned D2S :8;
[; ;pic16lf1708.h: 9492: };
[; ;pic16lf1708.h: 9493: struct {
[; ;pic16lf1708.h: 9494: unsigned D2S0 :1;
[; ;pic16lf1708.h: 9495: unsigned D2S1 :1;
[; ;pic16lf1708.h: 9496: unsigned D2S2 :1;
[; ;pic16lf1708.h: 9497: unsigned D2S3 :1;
[; ;pic16lf1708.h: 9498: unsigned D2S4 :1;
[; ;pic16lf1708.h: 9499: };
[; ;pic16lf1708.h: 9500: } CLC1SEL1bits_t;
[; ;pic16lf1708.h: 9501: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16lf1708.h: 9566: extern volatile unsigned char CLC1SEL2 @ 0xF14;
"9568
[; ;pic16lf1708.h: 9568: asm("CLC1SEL2 equ 0F14h");
[; <" CLC1SEL2 equ 0F14h ;# ">
[; ;pic16lf1708.h: 9571: typedef union {
[; ;pic16lf1708.h: 9572: struct {
[; ;pic16lf1708.h: 9573: unsigned LC1D3S0 :1;
[; ;pic16lf1708.h: 9574: unsigned LC1D3S1 :1;
[; ;pic16lf1708.h: 9575: unsigned LC1D3S2 :1;
[; ;pic16lf1708.h: 9576: unsigned LC1D3S3 :1;
[; ;pic16lf1708.h: 9577: unsigned LC1D3S4 :1;
[; ;pic16lf1708.h: 9578: };
[; ;pic16lf1708.h: 9579: struct {
[; ;pic16lf1708.h: 9580: unsigned LC1D3S :8;
[; ;pic16lf1708.h: 9581: };
[; ;pic16lf1708.h: 9582: struct {
[; ;pic16lf1708.h: 9583: unsigned D3S :8;
[; ;pic16lf1708.h: 9584: };
[; ;pic16lf1708.h: 9585: struct {
[; ;pic16lf1708.h: 9586: unsigned D3S0 :1;
[; ;pic16lf1708.h: 9587: unsigned D3S1 :1;
[; ;pic16lf1708.h: 9588: unsigned D3S2 :1;
[; ;pic16lf1708.h: 9589: unsigned D3S3 :1;
[; ;pic16lf1708.h: 9590: unsigned D3S4 :1;
[; ;pic16lf1708.h: 9591: };
[; ;pic16lf1708.h: 9592: } CLC1SEL2bits_t;
[; ;pic16lf1708.h: 9593: extern volatile CLC1SEL2bits_t CLC1SEL2bits @ 0xF14;
[; ;pic16lf1708.h: 9658: extern volatile unsigned char CLC1SEL3 @ 0xF15;
"9660
[; ;pic16lf1708.h: 9660: asm("CLC1SEL3 equ 0F15h");
[; <" CLC1SEL3 equ 0F15h ;# ">
[; ;pic16lf1708.h: 9663: typedef union {
[; ;pic16lf1708.h: 9664: struct {
[; ;pic16lf1708.h: 9665: unsigned LC1D4S0 :1;
[; ;pic16lf1708.h: 9666: unsigned LC1D4S1 :1;
[; ;pic16lf1708.h: 9667: unsigned LC1D4S2 :1;
[; ;pic16lf1708.h: 9668: unsigned LC1D4S3 :1;
[; ;pic16lf1708.h: 9669: unsigned LC1D4S4 :1;
[; ;pic16lf1708.h: 9670: };
[; ;pic16lf1708.h: 9671: struct {
[; ;pic16lf1708.h: 9672: unsigned LC1D4S :8;
[; ;pic16lf1708.h: 9673: };
[; ;pic16lf1708.h: 9674: struct {
[; ;pic16lf1708.h: 9675: unsigned D4S :8;
[; ;pic16lf1708.h: 9676: };
[; ;pic16lf1708.h: 9677: struct {
[; ;pic16lf1708.h: 9678: unsigned D4S0 :1;
[; ;pic16lf1708.h: 9679: unsigned D4S1 :1;
[; ;pic16lf1708.h: 9680: unsigned D4S2 :1;
[; ;pic16lf1708.h: 9681: unsigned D4S3 :1;
[; ;pic16lf1708.h: 9682: unsigned D4S4 :1;
[; ;pic16lf1708.h: 9683: };
[; ;pic16lf1708.h: 9684: } CLC1SEL3bits_t;
[; ;pic16lf1708.h: 9685: extern volatile CLC1SEL3bits_t CLC1SEL3bits @ 0xF15;
[; ;pic16lf1708.h: 9750: extern volatile unsigned char CLC1GLS0 @ 0xF16;
"9752
[; ;pic16lf1708.h: 9752: asm("CLC1GLS0 equ 0F16h");
[; <" CLC1GLS0 equ 0F16h ;# ">
[; ;pic16lf1708.h: 9755: typedef union {
[; ;pic16lf1708.h: 9756: struct {
[; ;pic16lf1708.h: 9757: unsigned LC1G1D1N :1;
[; ;pic16lf1708.h: 9758: unsigned LC1G1D1T :1;
[; ;pic16lf1708.h: 9759: unsigned LC1G1D2N :1;
[; ;pic16lf1708.h: 9760: unsigned LC1G1D2T :1;
[; ;pic16lf1708.h: 9761: unsigned LC1G1D3N :1;
[; ;pic16lf1708.h: 9762: unsigned LC1G1D3T :1;
[; ;pic16lf1708.h: 9763: unsigned LC1G1D4N :1;
[; ;pic16lf1708.h: 9764: unsigned LC1G1D4T :1;
[; ;pic16lf1708.h: 9765: };
[; ;pic16lf1708.h: 9766: struct {
[; ;pic16lf1708.h: 9767: unsigned D1N :1;
[; ;pic16lf1708.h: 9768: unsigned D1T :1;
[; ;pic16lf1708.h: 9769: unsigned D2N :1;
[; ;pic16lf1708.h: 9770: unsigned D2T :1;
[; ;pic16lf1708.h: 9771: unsigned D3N :1;
[; ;pic16lf1708.h: 9772: unsigned D3T :1;
[; ;pic16lf1708.h: 9773: unsigned D4N :1;
[; ;pic16lf1708.h: 9774: unsigned D4T :1;
[; ;pic16lf1708.h: 9775: };
[; ;pic16lf1708.h: 9776: } CLC1GLS0bits_t;
[; ;pic16lf1708.h: 9777: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF16;
[; ;pic16lf1708.h: 9862: extern volatile unsigned char CLC1GLS1 @ 0xF17;
"9864
[; ;pic16lf1708.h: 9864: asm("CLC1GLS1 equ 0F17h");
[; <" CLC1GLS1 equ 0F17h ;# ">
[; ;pic16lf1708.h: 9867: typedef union {
[; ;pic16lf1708.h: 9868: struct {
[; ;pic16lf1708.h: 9869: unsigned LC1G2D1N :1;
[; ;pic16lf1708.h: 9870: unsigned LC1G2D1T :1;
[; ;pic16lf1708.h: 9871: unsigned LC1G2D2N :1;
[; ;pic16lf1708.h: 9872: unsigned LC1G2D2T :1;
[; ;pic16lf1708.h: 9873: unsigned LC1G2D3N :1;
[; ;pic16lf1708.h: 9874: unsigned LC1G2D3T :1;
[; ;pic16lf1708.h: 9875: unsigned LC1G2D4N :1;
[; ;pic16lf1708.h: 9876: unsigned LC1G2D4T :1;
[; ;pic16lf1708.h: 9877: };
[; ;pic16lf1708.h: 9878: struct {
[; ;pic16lf1708.h: 9879: unsigned D1N :1;
[; ;pic16lf1708.h: 9880: unsigned D1T :1;
[; ;pic16lf1708.h: 9881: unsigned D2N :1;
[; ;pic16lf1708.h: 9882: unsigned D2T :1;
[; ;pic16lf1708.h: 9883: unsigned D3N :1;
[; ;pic16lf1708.h: 9884: unsigned D3T :1;
[; ;pic16lf1708.h: 9885: unsigned D4N :1;
[; ;pic16lf1708.h: 9886: unsigned D4T :1;
[; ;pic16lf1708.h: 9887: };
[; ;pic16lf1708.h: 9888: } CLC1GLS1bits_t;
[; ;pic16lf1708.h: 9889: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF17;
[; ;pic16lf1708.h: 9974: extern volatile unsigned char CLC1GLS2 @ 0xF18;
"9976
[; ;pic16lf1708.h: 9976: asm("CLC1GLS2 equ 0F18h");
[; <" CLC1GLS2 equ 0F18h ;# ">
[; ;pic16lf1708.h: 9979: typedef union {
[; ;pic16lf1708.h: 9980: struct {
[; ;pic16lf1708.h: 9981: unsigned LC1G3D1N :1;
[; ;pic16lf1708.h: 9982: unsigned LC1G3D1T :1;
[; ;pic16lf1708.h: 9983: unsigned LC1G3D2N :1;
[; ;pic16lf1708.h: 9984: unsigned LC1G3D2T :1;
[; ;pic16lf1708.h: 9985: unsigned LC1G3D3N :1;
[; ;pic16lf1708.h: 9986: unsigned LC1G3D3T :1;
[; ;pic16lf1708.h: 9987: unsigned LC1G3D4N :1;
[; ;pic16lf1708.h: 9988: unsigned LC1G3D4T :1;
[; ;pic16lf1708.h: 9989: };
[; ;pic16lf1708.h: 9990: struct {
[; ;pic16lf1708.h: 9991: unsigned D1N :1;
[; ;pic16lf1708.h: 9992: unsigned D1T :1;
[; ;pic16lf1708.h: 9993: unsigned D2N :1;
[; ;pic16lf1708.h: 9994: unsigned D2T :1;
[; ;pic16lf1708.h: 9995: unsigned D3N :1;
[; ;pic16lf1708.h: 9996: unsigned D3T :1;
[; ;pic16lf1708.h: 9997: unsigned D4N :1;
[; ;pic16lf1708.h: 9998: unsigned D4T :1;
[; ;pic16lf1708.h: 9999: };
[; ;pic16lf1708.h: 10000: } CLC1GLS2bits_t;
[; ;pic16lf1708.h: 10001: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF18;
[; ;pic16lf1708.h: 10086: extern volatile unsigned char CLC1GLS3 @ 0xF19;
"10088
[; ;pic16lf1708.h: 10088: asm("CLC1GLS3 equ 0F19h");
[; <" CLC1GLS3 equ 0F19h ;# ">
[; ;pic16lf1708.h: 10091: typedef union {
[; ;pic16lf1708.h: 10092: struct {
[; ;pic16lf1708.h: 10093: unsigned LC1G4D1N :1;
[; ;pic16lf1708.h: 10094: unsigned LC1G4D1T :1;
[; ;pic16lf1708.h: 10095: unsigned LC1G4D2N :1;
[; ;pic16lf1708.h: 10096: unsigned LC1G4D2T :1;
[; ;pic16lf1708.h: 10097: unsigned LC1G4D3N :1;
[; ;pic16lf1708.h: 10098: unsigned LC1G4D3T :1;
[; ;pic16lf1708.h: 10099: unsigned LC1G4D4N :1;
[; ;pic16lf1708.h: 10100: unsigned LC1G4D4T :1;
[; ;pic16lf1708.h: 10101: };
[; ;pic16lf1708.h: 10102: struct {
[; ;pic16lf1708.h: 10103: unsigned G4D1N :1;
[; ;pic16lf1708.h: 10104: unsigned G4D1T :1;
[; ;pic16lf1708.h: 10105: unsigned G4D2N :1;
[; ;pic16lf1708.h: 10106: unsigned G4D2T :1;
[; ;pic16lf1708.h: 10107: unsigned G4D3N :1;
[; ;pic16lf1708.h: 10108: unsigned G4D3T :1;
[; ;pic16lf1708.h: 10109: unsigned G4D4N :1;
[; ;pic16lf1708.h: 10110: unsigned G4D4T :1;
[; ;pic16lf1708.h: 10111: };
[; ;pic16lf1708.h: 10112: } CLC1GLS3bits_t;
[; ;pic16lf1708.h: 10113: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF19;
[; ;pic16lf1708.h: 10198: extern volatile unsigned char CLC2CON @ 0xF1A;
"10200
[; ;pic16lf1708.h: 10200: asm("CLC2CON equ 0F1Ah");
[; <" CLC2CON equ 0F1Ah ;# ">
[; ;pic16lf1708.h: 10203: typedef union {
[; ;pic16lf1708.h: 10204: struct {
[; ;pic16lf1708.h: 10205: unsigned LC2MODE :3;
[; ;pic16lf1708.h: 10206: unsigned LC2INTN :1;
[; ;pic16lf1708.h: 10207: unsigned LC2INTP :1;
[; ;pic16lf1708.h: 10208: unsigned LC2OUT :1;
[; ;pic16lf1708.h: 10209: unsigned :1;
[; ;pic16lf1708.h: 10210: unsigned LC2EN :1;
[; ;pic16lf1708.h: 10211: };
[; ;pic16lf1708.h: 10212: struct {
[; ;pic16lf1708.h: 10213: unsigned LC2MODE0 :1;
[; ;pic16lf1708.h: 10214: unsigned LC2MODE1 :1;
[; ;pic16lf1708.h: 10215: unsigned LC2MODE2 :1;
[; ;pic16lf1708.h: 10216: };
[; ;pic16lf1708.h: 10217: struct {
[; ;pic16lf1708.h: 10218: unsigned MODE :3;
[; ;pic16lf1708.h: 10219: unsigned INTN :1;
[; ;pic16lf1708.h: 10220: unsigned INTP :1;
[; ;pic16lf1708.h: 10221: unsigned OUT :1;
[; ;pic16lf1708.h: 10222: unsigned :1;
[; ;pic16lf1708.h: 10223: unsigned EN :1;
[; ;pic16lf1708.h: 10224: };
[; ;pic16lf1708.h: 10225: struct {
[; ;pic16lf1708.h: 10226: unsigned MODE0 :1;
[; ;pic16lf1708.h: 10227: unsigned MODE1 :1;
[; ;pic16lf1708.h: 10228: unsigned MODE2 :1;
[; ;pic16lf1708.h: 10229: };
[; ;pic16lf1708.h: 10230: } CLC2CONbits_t;
[; ;pic16lf1708.h: 10231: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF1A;
[; ;pic16lf1708.h: 10316: extern volatile unsigned char CLC2POL @ 0xF1B;
"10318
[; ;pic16lf1708.h: 10318: asm("CLC2POL equ 0F1Bh");
[; <" CLC2POL equ 0F1Bh ;# ">
[; ;pic16lf1708.h: 10321: typedef union {
[; ;pic16lf1708.h: 10322: struct {
[; ;pic16lf1708.h: 10323: unsigned LC2G1POL :1;
[; ;pic16lf1708.h: 10324: unsigned LC2G2POL :1;
[; ;pic16lf1708.h: 10325: unsigned LC2G3POL :1;
[; ;pic16lf1708.h: 10326: unsigned LC2G4POL :1;
[; ;pic16lf1708.h: 10327: unsigned :3;
[; ;pic16lf1708.h: 10328: unsigned LC2POL :1;
[; ;pic16lf1708.h: 10329: };
[; ;pic16lf1708.h: 10330: struct {
[; ;pic16lf1708.h: 10331: unsigned G1POL :1;
[; ;pic16lf1708.h: 10332: unsigned G2POL :1;
[; ;pic16lf1708.h: 10333: unsigned G3POL :1;
[; ;pic16lf1708.h: 10334: unsigned G4POL :1;
[; ;pic16lf1708.h: 10335: unsigned :3;
[; ;pic16lf1708.h: 10336: unsigned POL :1;
[; ;pic16lf1708.h: 10337: };
[; ;pic16lf1708.h: 10338: } CLC2POLbits_t;
[; ;pic16lf1708.h: 10339: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF1B;
[; ;pic16lf1708.h: 10394: extern volatile unsigned char CLC2SEL0 @ 0xF1C;
"10396
[; ;pic16lf1708.h: 10396: asm("CLC2SEL0 equ 0F1Ch");
[; <" CLC2SEL0 equ 0F1Ch ;# ">
[; ;pic16lf1708.h: 10399: typedef union {
[; ;pic16lf1708.h: 10400: struct {
[; ;pic16lf1708.h: 10401: unsigned LC2D1S0 :1;
[; ;pic16lf1708.h: 10402: unsigned LC2D1S1 :1;
[; ;pic16lf1708.h: 10403: unsigned LC2D1S2 :1;
[; ;pic16lf1708.h: 10404: unsigned LC2D1S3 :1;
[; ;pic16lf1708.h: 10405: unsigned LC2D1S4 :1;
[; ;pic16lf1708.h: 10406: };
[; ;pic16lf1708.h: 10407: struct {
[; ;pic16lf1708.h: 10408: unsigned LC2D1S :8;
[; ;pic16lf1708.h: 10409: };
[; ;pic16lf1708.h: 10410: struct {
[; ;pic16lf1708.h: 10411: unsigned D1S :8;
[; ;pic16lf1708.h: 10412: };
[; ;pic16lf1708.h: 10413: struct {
[; ;pic16lf1708.h: 10414: unsigned D1S0 :1;
[; ;pic16lf1708.h: 10415: unsigned D1S1 :1;
[; ;pic16lf1708.h: 10416: unsigned D1S2 :1;
[; ;pic16lf1708.h: 10417: unsigned D1S3 :1;
[; ;pic16lf1708.h: 10418: unsigned D1S4 :1;
[; ;pic16lf1708.h: 10419: };
[; ;pic16lf1708.h: 10420: } CLC2SEL0bits_t;
[; ;pic16lf1708.h: 10421: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1C;
[; ;pic16lf1708.h: 10486: extern volatile unsigned char CLC2SEL1 @ 0xF1D;
"10488
[; ;pic16lf1708.h: 10488: asm("CLC2SEL1 equ 0F1Dh");
[; <" CLC2SEL1 equ 0F1Dh ;# ">
[; ;pic16lf1708.h: 10491: typedef union {
[; ;pic16lf1708.h: 10492: struct {
[; ;pic16lf1708.h: 10493: unsigned LC2D2S0 :1;
[; ;pic16lf1708.h: 10494: unsigned LC2D2S1 :1;
[; ;pic16lf1708.h: 10495: unsigned LC2D2S2 :1;
[; ;pic16lf1708.h: 10496: unsigned LC2D2S3 :1;
[; ;pic16lf1708.h: 10497: unsigned LC2D2S4 :1;
[; ;pic16lf1708.h: 10498: };
[; ;pic16lf1708.h: 10499: struct {
[; ;pic16lf1708.h: 10500: unsigned LC2D2S :8;
[; ;pic16lf1708.h: 10501: };
[; ;pic16lf1708.h: 10502: struct {
[; ;pic16lf1708.h: 10503: unsigned D2S :8;
[; ;pic16lf1708.h: 10504: };
[; ;pic16lf1708.h: 10505: struct {
[; ;pic16lf1708.h: 10506: unsigned D2S0 :1;
[; ;pic16lf1708.h: 10507: unsigned D2S1 :1;
[; ;pic16lf1708.h: 10508: unsigned D2S2 :1;
[; ;pic16lf1708.h: 10509: unsigned D2S3 :1;
[; ;pic16lf1708.h: 10510: unsigned D2S4 :1;
[; ;pic16lf1708.h: 10511: };
[; ;pic16lf1708.h: 10512: } CLC2SEL1bits_t;
[; ;pic16lf1708.h: 10513: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1D;
[; ;pic16lf1708.h: 10578: extern volatile unsigned char CLC2SEL2 @ 0xF1E;
"10580
[; ;pic16lf1708.h: 10580: asm("CLC2SEL2 equ 0F1Eh");
[; <" CLC2SEL2 equ 0F1Eh ;# ">
[; ;pic16lf1708.h: 10583: typedef union {
[; ;pic16lf1708.h: 10584: struct {
[; ;pic16lf1708.h: 10585: unsigned LC2D3S0 :1;
[; ;pic16lf1708.h: 10586: unsigned LC2D3S1 :1;
[; ;pic16lf1708.h: 10587: unsigned LC2D3S2 :1;
[; ;pic16lf1708.h: 10588: unsigned LC2D3S3 :1;
[; ;pic16lf1708.h: 10589: unsigned LC2D3S4 :1;
[; ;pic16lf1708.h: 10590: };
[; ;pic16lf1708.h: 10591: struct {
[; ;pic16lf1708.h: 10592: unsigned LC2D3S :8;
[; ;pic16lf1708.h: 10593: };
[; ;pic16lf1708.h: 10594: struct {
[; ;pic16lf1708.h: 10595: unsigned D3S :8;
[; ;pic16lf1708.h: 10596: };
[; ;pic16lf1708.h: 10597: struct {
[; ;pic16lf1708.h: 10598: unsigned D3S0 :1;
[; ;pic16lf1708.h: 10599: unsigned D3S1 :1;
[; ;pic16lf1708.h: 10600: unsigned D3S2 :1;
[; ;pic16lf1708.h: 10601: unsigned D3S3 :1;
[; ;pic16lf1708.h: 10602: unsigned D3S4 :1;
[; ;pic16lf1708.h: 10603: };
[; ;pic16lf1708.h: 10604: } CLC2SEL2bits_t;
[; ;pic16lf1708.h: 10605: extern volatile CLC2SEL2bits_t CLC2SEL2bits @ 0xF1E;
[; ;pic16lf1708.h: 10670: extern volatile unsigned char CLC2SEL3 @ 0xF1F;
"10672
[; ;pic16lf1708.h: 10672: asm("CLC2SEL3 equ 0F1Fh");
[; <" CLC2SEL3 equ 0F1Fh ;# ">
[; ;pic16lf1708.h: 10675: typedef union {
[; ;pic16lf1708.h: 10676: struct {
[; ;pic16lf1708.h: 10677: unsigned LC2D4S0 :1;
[; ;pic16lf1708.h: 10678: unsigned LC2D4S1 :1;
[; ;pic16lf1708.h: 10679: unsigned LC2D4S2 :1;
[; ;pic16lf1708.h: 10680: unsigned LC2D4S3 :1;
[; ;pic16lf1708.h: 10681: unsigned LC2D4S4 :1;
[; ;pic16lf1708.h: 10682: };
[; ;pic16lf1708.h: 10683: struct {
[; ;pic16lf1708.h: 10684: unsigned LC2D4S :8;
[; ;pic16lf1708.h: 10685: };
[; ;pic16lf1708.h: 10686: struct {
[; ;pic16lf1708.h: 10687: unsigned D4S :8;
[; ;pic16lf1708.h: 10688: };
[; ;pic16lf1708.h: 10689: struct {
[; ;pic16lf1708.h: 10690: unsigned D4S0 :1;
[; ;pic16lf1708.h: 10691: unsigned D4S1 :1;
[; ;pic16lf1708.h: 10692: unsigned D4S2 :1;
[; ;pic16lf1708.h: 10693: unsigned D4S3 :1;
[; ;pic16lf1708.h: 10694: unsigned D4S4 :1;
[; ;pic16lf1708.h: 10695: };
[; ;pic16lf1708.h: 10696: } CLC2SEL3bits_t;
[; ;pic16lf1708.h: 10697: extern volatile CLC2SEL3bits_t CLC2SEL3bits @ 0xF1F;
[; ;pic16lf1708.h: 10762: extern volatile unsigned char CLC2GLS0 @ 0xF20;
"10764
[; ;pic16lf1708.h: 10764: asm("CLC2GLS0 equ 0F20h");
[; <" CLC2GLS0 equ 0F20h ;# ">
[; ;pic16lf1708.h: 10767: typedef union {
[; ;pic16lf1708.h: 10768: struct {
[; ;pic16lf1708.h: 10769: unsigned LC2G1D1N :1;
[; ;pic16lf1708.h: 10770: unsigned LC2G1D1T :1;
[; ;pic16lf1708.h: 10771: unsigned LC2G1D2N :1;
[; ;pic16lf1708.h: 10772: unsigned LC2G1D2T :1;
[; ;pic16lf1708.h: 10773: unsigned LC2G1D3N :1;
[; ;pic16lf1708.h: 10774: unsigned LC2G1D3T :1;
[; ;pic16lf1708.h: 10775: unsigned LC2G1D4N :1;
[; ;pic16lf1708.h: 10776: unsigned LC2G1D4T :1;
[; ;pic16lf1708.h: 10777: };
[; ;pic16lf1708.h: 10778: struct {
[; ;pic16lf1708.h: 10779: unsigned D1N :1;
[; ;pic16lf1708.h: 10780: unsigned D1T :1;
[; ;pic16lf1708.h: 10781: unsigned D2N :1;
[; ;pic16lf1708.h: 10782: unsigned D2T :1;
[; ;pic16lf1708.h: 10783: unsigned D3N :1;
[; ;pic16lf1708.h: 10784: unsigned D3T :1;
[; ;pic16lf1708.h: 10785: unsigned D4N :1;
[; ;pic16lf1708.h: 10786: unsigned D4T :1;
[; ;pic16lf1708.h: 10787: };
[; ;pic16lf1708.h: 10788: } CLC2GLS0bits_t;
[; ;pic16lf1708.h: 10789: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF20;
[; ;pic16lf1708.h: 10874: extern volatile unsigned char CLC2GLS1 @ 0xF21;
"10876
[; ;pic16lf1708.h: 10876: asm("CLC2GLS1 equ 0F21h");
[; <" CLC2GLS1 equ 0F21h ;# ">
[; ;pic16lf1708.h: 10879: typedef union {
[; ;pic16lf1708.h: 10880: struct {
[; ;pic16lf1708.h: 10881: unsigned LC2G2D1N :1;
[; ;pic16lf1708.h: 10882: unsigned LC2G2D1T :1;
[; ;pic16lf1708.h: 10883: unsigned LC2G2D2N :1;
[; ;pic16lf1708.h: 10884: unsigned LC2G2D2T :1;
[; ;pic16lf1708.h: 10885: unsigned LC2G2D3N :1;
[; ;pic16lf1708.h: 10886: unsigned LC2G2D3T :1;
[; ;pic16lf1708.h: 10887: unsigned LC2G2D4N :1;
[; ;pic16lf1708.h: 10888: unsigned LC2G2D4T :1;
[; ;pic16lf1708.h: 10889: };
[; ;pic16lf1708.h: 10890: struct {
[; ;pic16lf1708.h: 10891: unsigned D1N :1;
[; ;pic16lf1708.h: 10892: unsigned D1T :1;
[; ;pic16lf1708.h: 10893: unsigned D2N :1;
[; ;pic16lf1708.h: 10894: unsigned D2T :1;
[; ;pic16lf1708.h: 10895: unsigned D3N :1;
[; ;pic16lf1708.h: 10896: unsigned D3T :1;
[; ;pic16lf1708.h: 10897: unsigned D4N :1;
[; ;pic16lf1708.h: 10898: unsigned D4T :1;
[; ;pic16lf1708.h: 10899: };
[; ;pic16lf1708.h: 10900: } CLC2GLS1bits_t;
[; ;pic16lf1708.h: 10901: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF21;
[; ;pic16lf1708.h: 10986: extern volatile unsigned char CLC2GLS2 @ 0xF22;
"10988
[; ;pic16lf1708.h: 10988: asm("CLC2GLS2 equ 0F22h");
[; <" CLC2GLS2 equ 0F22h ;# ">
[; ;pic16lf1708.h: 10991: typedef union {
[; ;pic16lf1708.h: 10992: struct {
[; ;pic16lf1708.h: 10993: unsigned LC2G3D1N :1;
[; ;pic16lf1708.h: 10994: unsigned LC2G3D1T :1;
[; ;pic16lf1708.h: 10995: unsigned LC2G3D2N :1;
[; ;pic16lf1708.h: 10996: unsigned LC2G3D2T :1;
[; ;pic16lf1708.h: 10997: unsigned LC2G3D3N :1;
[; ;pic16lf1708.h: 10998: unsigned LC2G3D3T :1;
[; ;pic16lf1708.h: 10999: unsigned LC2G3D4N :1;
[; ;pic16lf1708.h: 11000: unsigned LC2G3D4T :1;
[; ;pic16lf1708.h: 11001: };
[; ;pic16lf1708.h: 11002: struct {
[; ;pic16lf1708.h: 11003: unsigned D1N :1;
[; ;pic16lf1708.h: 11004: unsigned D1T :1;
[; ;pic16lf1708.h: 11005: unsigned D2N :1;
[; ;pic16lf1708.h: 11006: unsigned D2T :1;
[; ;pic16lf1708.h: 11007: unsigned D3N :1;
[; ;pic16lf1708.h: 11008: unsigned D3T :1;
[; ;pic16lf1708.h: 11009: unsigned D4N :1;
[; ;pic16lf1708.h: 11010: unsigned D4T :1;
[; ;pic16lf1708.h: 11011: };
[; ;pic16lf1708.h: 11012: } CLC2GLS2bits_t;
[; ;pic16lf1708.h: 11013: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF22;
[; ;pic16lf1708.h: 11098: extern volatile unsigned char CLC2GLS3 @ 0xF23;
"11100
[; ;pic16lf1708.h: 11100: asm("CLC2GLS3 equ 0F23h");
[; <" CLC2GLS3 equ 0F23h ;# ">
[; ;pic16lf1708.h: 11103: typedef union {
[; ;pic16lf1708.h: 11104: struct {
[; ;pic16lf1708.h: 11105: unsigned LC2G4D1N :1;
[; ;pic16lf1708.h: 11106: unsigned LC2G4D1T :1;
[; ;pic16lf1708.h: 11107: unsigned LC2G4D2N :1;
[; ;pic16lf1708.h: 11108: unsigned LC2G4D2T :1;
[; ;pic16lf1708.h: 11109: unsigned LC2G4D3N :1;
[; ;pic16lf1708.h: 11110: unsigned LC2G4D3T :1;
[; ;pic16lf1708.h: 11111: unsigned LC2G4D4N :1;
[; ;pic16lf1708.h: 11112: unsigned LC2G4D4T :1;
[; ;pic16lf1708.h: 11113: };
[; ;pic16lf1708.h: 11114: struct {
[; ;pic16lf1708.h: 11115: unsigned G4D1N :1;
[; ;pic16lf1708.h: 11116: unsigned G4D1T :1;
[; ;pic16lf1708.h: 11117: unsigned G4D2N :1;
[; ;pic16lf1708.h: 11118: unsigned G4D2T :1;
[; ;pic16lf1708.h: 11119: unsigned G4D3N :1;
[; ;pic16lf1708.h: 11120: unsigned G4D3T :1;
[; ;pic16lf1708.h: 11121: unsigned G4D4N :1;
[; ;pic16lf1708.h: 11122: unsigned G4D4T :1;
[; ;pic16lf1708.h: 11123: };
[; ;pic16lf1708.h: 11124: } CLC2GLS3bits_t;
[; ;pic16lf1708.h: 11125: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF23;
[; ;pic16lf1708.h: 11210: extern volatile unsigned char CLC3CON @ 0xF24;
"11212
[; ;pic16lf1708.h: 11212: asm("CLC3CON equ 0F24h");
[; <" CLC3CON equ 0F24h ;# ">
[; ;pic16lf1708.h: 11215: typedef union {
[; ;pic16lf1708.h: 11216: struct {
[; ;pic16lf1708.h: 11217: unsigned LC3MODE :3;
[; ;pic16lf1708.h: 11218: unsigned LC3INTN :1;
[; ;pic16lf1708.h: 11219: unsigned LC3INTP :1;
[; ;pic16lf1708.h: 11220: unsigned LC3OUT :1;
[; ;pic16lf1708.h: 11221: unsigned :1;
[; ;pic16lf1708.h: 11222: unsigned LC3EN :1;
[; ;pic16lf1708.h: 11223: };
[; ;pic16lf1708.h: 11224: struct {
[; ;pic16lf1708.h: 11225: unsigned LC3MODE0 :1;
[; ;pic16lf1708.h: 11226: unsigned LC3MODE1 :1;
[; ;pic16lf1708.h: 11227: unsigned LC3MODE2 :1;
[; ;pic16lf1708.h: 11228: };
[; ;pic16lf1708.h: 11229: struct {
[; ;pic16lf1708.h: 11230: unsigned MODE :3;
[; ;pic16lf1708.h: 11231: unsigned INTN :1;
[; ;pic16lf1708.h: 11232: unsigned INTP :1;
[; ;pic16lf1708.h: 11233: unsigned OUT :1;
[; ;pic16lf1708.h: 11234: unsigned :1;
[; ;pic16lf1708.h: 11235: unsigned EN :1;
[; ;pic16lf1708.h: 11236: };
[; ;pic16lf1708.h: 11237: struct {
[; ;pic16lf1708.h: 11238: unsigned MODE0 :1;
[; ;pic16lf1708.h: 11239: unsigned MODE1 :1;
[; ;pic16lf1708.h: 11240: unsigned MODE2 :1;
[; ;pic16lf1708.h: 11241: };
[; ;pic16lf1708.h: 11242: } CLC3CONbits_t;
[; ;pic16lf1708.h: 11243: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF24;
[; ;pic16lf1708.h: 11328: extern volatile unsigned char CLC3POL @ 0xF25;
"11330
[; ;pic16lf1708.h: 11330: asm("CLC3POL equ 0F25h");
[; <" CLC3POL equ 0F25h ;# ">
[; ;pic16lf1708.h: 11333: typedef union {
[; ;pic16lf1708.h: 11334: struct {
[; ;pic16lf1708.h: 11335: unsigned LC3G1POL :1;
[; ;pic16lf1708.h: 11336: unsigned LC3G2POL :1;
[; ;pic16lf1708.h: 11337: unsigned LC3G3POL :1;
[; ;pic16lf1708.h: 11338: unsigned LC3G4POL :1;
[; ;pic16lf1708.h: 11339: unsigned :3;
[; ;pic16lf1708.h: 11340: unsigned LC3POL :1;
[; ;pic16lf1708.h: 11341: };
[; ;pic16lf1708.h: 11342: struct {
[; ;pic16lf1708.h: 11343: unsigned G1POL :1;
[; ;pic16lf1708.h: 11344: unsigned G2POL :1;
[; ;pic16lf1708.h: 11345: unsigned G3POL :1;
[; ;pic16lf1708.h: 11346: unsigned G4POL :1;
[; ;pic16lf1708.h: 11347: unsigned :3;
[; ;pic16lf1708.h: 11348: unsigned POL :1;
[; ;pic16lf1708.h: 11349: };
[; ;pic16lf1708.h: 11350: } CLC3POLbits_t;
[; ;pic16lf1708.h: 11351: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF25;
[; ;pic16lf1708.h: 11406: extern volatile unsigned char CLC3SEL0 @ 0xF26;
"11408
[; ;pic16lf1708.h: 11408: asm("CLC3SEL0 equ 0F26h");
[; <" CLC3SEL0 equ 0F26h ;# ">
[; ;pic16lf1708.h: 11411: typedef union {
[; ;pic16lf1708.h: 11412: struct {
[; ;pic16lf1708.h: 11413: unsigned LC3D1S0 :1;
[; ;pic16lf1708.h: 11414: unsigned LC3D1S1 :1;
[; ;pic16lf1708.h: 11415: unsigned LC3D1S2 :1;
[; ;pic16lf1708.h: 11416: unsigned LC3D1S3 :1;
[; ;pic16lf1708.h: 11417: unsigned LC3D1S4 :1;
[; ;pic16lf1708.h: 11418: };
[; ;pic16lf1708.h: 11419: struct {
[; ;pic16lf1708.h: 11420: unsigned LC3D1S :8;
[; ;pic16lf1708.h: 11421: };
[; ;pic16lf1708.h: 11422: struct {
[; ;pic16lf1708.h: 11423: unsigned D1S :8;
[; ;pic16lf1708.h: 11424: };
[; ;pic16lf1708.h: 11425: struct {
[; ;pic16lf1708.h: 11426: unsigned D1S0 :1;
[; ;pic16lf1708.h: 11427: unsigned D1S1 :1;
[; ;pic16lf1708.h: 11428: unsigned D1S2 :1;
[; ;pic16lf1708.h: 11429: unsigned D1S3 :1;
[; ;pic16lf1708.h: 11430: unsigned D1S4 :1;
[; ;pic16lf1708.h: 11431: };
[; ;pic16lf1708.h: 11432: } CLC3SEL0bits_t;
[; ;pic16lf1708.h: 11433: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF26;
[; ;pic16lf1708.h: 11498: extern volatile unsigned char CLC3SEL1 @ 0xF27;
"11500
[; ;pic16lf1708.h: 11500: asm("CLC3SEL1 equ 0F27h");
[; <" CLC3SEL1 equ 0F27h ;# ">
[; ;pic16lf1708.h: 11503: typedef union {
[; ;pic16lf1708.h: 11504: struct {
[; ;pic16lf1708.h: 11505: unsigned LC3D2S0 :1;
[; ;pic16lf1708.h: 11506: unsigned LC3D2S1 :1;
[; ;pic16lf1708.h: 11507: unsigned LC3D2S2 :1;
[; ;pic16lf1708.h: 11508: unsigned LC3D2S3 :1;
[; ;pic16lf1708.h: 11509: unsigned LC3D2S4 :1;
[; ;pic16lf1708.h: 11510: };
[; ;pic16lf1708.h: 11511: struct {
[; ;pic16lf1708.h: 11512: unsigned LC3D2S :8;
[; ;pic16lf1708.h: 11513: };
[; ;pic16lf1708.h: 11514: struct {
[; ;pic16lf1708.h: 11515: unsigned D2S :8;
[; ;pic16lf1708.h: 11516: };
[; ;pic16lf1708.h: 11517: struct {
[; ;pic16lf1708.h: 11518: unsigned D2S0 :1;
[; ;pic16lf1708.h: 11519: unsigned D2S1 :1;
[; ;pic16lf1708.h: 11520: unsigned D2S2 :1;
[; ;pic16lf1708.h: 11521: unsigned D2S3 :1;
[; ;pic16lf1708.h: 11522: unsigned D2S4 :1;
[; ;pic16lf1708.h: 11523: };
[; ;pic16lf1708.h: 11524: } CLC3SEL1bits_t;
[; ;pic16lf1708.h: 11525: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF27;
[; ;pic16lf1708.h: 11590: extern volatile unsigned char CLC3SEL2 @ 0xF28;
"11592
[; ;pic16lf1708.h: 11592: asm("CLC3SEL2 equ 0F28h");
[; <" CLC3SEL2 equ 0F28h ;# ">
[; ;pic16lf1708.h: 11595: typedef union {
[; ;pic16lf1708.h: 11596: struct {
[; ;pic16lf1708.h: 11597: unsigned LC3D3S0 :1;
[; ;pic16lf1708.h: 11598: unsigned LC3D3S1 :1;
[; ;pic16lf1708.h: 11599: unsigned LC3D3S2 :1;
[; ;pic16lf1708.h: 11600: unsigned LC3D3S3 :1;
[; ;pic16lf1708.h: 11601: unsigned LC3D3S4 :1;
[; ;pic16lf1708.h: 11602: };
[; ;pic16lf1708.h: 11603: struct {
[; ;pic16lf1708.h: 11604: unsigned LC3D3S :8;
[; ;pic16lf1708.h: 11605: };
[; ;pic16lf1708.h: 11606: struct {
[; ;pic16lf1708.h: 11607: unsigned D3S :8;
[; ;pic16lf1708.h: 11608: };
[; ;pic16lf1708.h: 11609: struct {
[; ;pic16lf1708.h: 11610: unsigned D3S0 :1;
[; ;pic16lf1708.h: 11611: unsigned D3S1 :1;
[; ;pic16lf1708.h: 11612: unsigned D3S2 :1;
[; ;pic16lf1708.h: 11613: unsigned D3S3 :1;
[; ;pic16lf1708.h: 11614: unsigned D3S4 :1;
[; ;pic16lf1708.h: 11615: };
[; ;pic16lf1708.h: 11616: } CLC3SEL2bits_t;
[; ;pic16lf1708.h: 11617: extern volatile CLC3SEL2bits_t CLC3SEL2bits @ 0xF28;
[; ;pic16lf1708.h: 11682: extern volatile unsigned char CLC3SEL3 @ 0xF29;
"11684
[; ;pic16lf1708.h: 11684: asm("CLC3SEL3 equ 0F29h");
[; <" CLC3SEL3 equ 0F29h ;# ">
[; ;pic16lf1708.h: 11687: typedef union {
[; ;pic16lf1708.h: 11688: struct {
[; ;pic16lf1708.h: 11689: unsigned LC3D4S0 :1;
[; ;pic16lf1708.h: 11690: unsigned LC3D4S1 :1;
[; ;pic16lf1708.h: 11691: unsigned LC3D4S2 :1;
[; ;pic16lf1708.h: 11692: unsigned LC3D4S3 :1;
[; ;pic16lf1708.h: 11693: unsigned LC3D4S4 :1;
[; ;pic16lf1708.h: 11694: };
[; ;pic16lf1708.h: 11695: struct {
[; ;pic16lf1708.h: 11696: unsigned LC3D4S :8;
[; ;pic16lf1708.h: 11697: };
[; ;pic16lf1708.h: 11698: struct {
[; ;pic16lf1708.h: 11699: unsigned D4S :8;
[; ;pic16lf1708.h: 11700: };
[; ;pic16lf1708.h: 11701: struct {
[; ;pic16lf1708.h: 11702: unsigned D4S0 :1;
[; ;pic16lf1708.h: 11703: unsigned D4S1 :1;
[; ;pic16lf1708.h: 11704: unsigned D4S2 :1;
[; ;pic16lf1708.h: 11705: unsigned D4S3 :1;
[; ;pic16lf1708.h: 11706: unsigned D4S4 :1;
[; ;pic16lf1708.h: 11707: };
[; ;pic16lf1708.h: 11708: } CLC3SEL3bits_t;
[; ;pic16lf1708.h: 11709: extern volatile CLC3SEL3bits_t CLC3SEL3bits @ 0xF29;
[; ;pic16lf1708.h: 11774: extern volatile unsigned char CLC3GLS0 @ 0xF2A;
"11776
[; ;pic16lf1708.h: 11776: asm("CLC3GLS0 equ 0F2Ah");
[; <" CLC3GLS0 equ 0F2Ah ;# ">
[; ;pic16lf1708.h: 11779: typedef union {
[; ;pic16lf1708.h: 11780: struct {
[; ;pic16lf1708.h: 11781: unsigned LC3G1D1N :1;
[; ;pic16lf1708.h: 11782: unsigned LC3G1D1T :1;
[; ;pic16lf1708.h: 11783: unsigned LC3G1D2N :1;
[; ;pic16lf1708.h: 11784: unsigned LC3G1D2T :1;
[; ;pic16lf1708.h: 11785: unsigned LC3G1D3N :1;
[; ;pic16lf1708.h: 11786: unsigned LC3G1D3T :1;
[; ;pic16lf1708.h: 11787: unsigned LC3G1D4N :1;
[; ;pic16lf1708.h: 11788: unsigned LC3G1D4T :1;
[; ;pic16lf1708.h: 11789: };
[; ;pic16lf1708.h: 11790: struct {
[; ;pic16lf1708.h: 11791: unsigned D1N :1;
[; ;pic16lf1708.h: 11792: unsigned D1T :1;
[; ;pic16lf1708.h: 11793: unsigned D2N :1;
[; ;pic16lf1708.h: 11794: unsigned D2T :1;
[; ;pic16lf1708.h: 11795: unsigned D3N :1;
[; ;pic16lf1708.h: 11796: unsigned D3T :1;
[; ;pic16lf1708.h: 11797: unsigned D4N :1;
[; ;pic16lf1708.h: 11798: unsigned D4T :1;
[; ;pic16lf1708.h: 11799: };
[; ;pic16lf1708.h: 11800: } CLC3GLS0bits_t;
[; ;pic16lf1708.h: 11801: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF2A;
[; ;pic16lf1708.h: 11886: extern volatile unsigned char CLC3GLS1 @ 0xF2B;
"11888
[; ;pic16lf1708.h: 11888: asm("CLC3GLS1 equ 0F2Bh");
[; <" CLC3GLS1 equ 0F2Bh ;# ">
[; ;pic16lf1708.h: 11891: typedef union {
[; ;pic16lf1708.h: 11892: struct {
[; ;pic16lf1708.h: 11893: unsigned LC3G2D1N :1;
[; ;pic16lf1708.h: 11894: unsigned LC3G2D1T :1;
[; ;pic16lf1708.h: 11895: unsigned LC3G2D2N :1;
[; ;pic16lf1708.h: 11896: unsigned LC3G2D2T :1;
[; ;pic16lf1708.h: 11897: unsigned LC3G2D3N :1;
[; ;pic16lf1708.h: 11898: unsigned LC3G2D3T :1;
[; ;pic16lf1708.h: 11899: unsigned LC3G2D4N :1;
[; ;pic16lf1708.h: 11900: unsigned LC3G2D4T :1;
[; ;pic16lf1708.h: 11901: };
[; ;pic16lf1708.h: 11902: struct {
[; ;pic16lf1708.h: 11903: unsigned D1N :1;
[; ;pic16lf1708.h: 11904: unsigned D1T :1;
[; ;pic16lf1708.h: 11905: unsigned D2N :1;
[; ;pic16lf1708.h: 11906: unsigned D2T :1;
[; ;pic16lf1708.h: 11907: unsigned D3N :1;
[; ;pic16lf1708.h: 11908: unsigned D3T :1;
[; ;pic16lf1708.h: 11909: unsigned D4N :1;
[; ;pic16lf1708.h: 11910: unsigned D4T :1;
[; ;pic16lf1708.h: 11911: };
[; ;pic16lf1708.h: 11912: } CLC3GLS1bits_t;
[; ;pic16lf1708.h: 11913: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF2B;
[; ;pic16lf1708.h: 11998: extern volatile unsigned char CLC3GLS2 @ 0xF2C;
"12000
[; ;pic16lf1708.h: 12000: asm("CLC3GLS2 equ 0F2Ch");
[; <" CLC3GLS2 equ 0F2Ch ;# ">
[; ;pic16lf1708.h: 12003: typedef union {
[; ;pic16lf1708.h: 12004: struct {
[; ;pic16lf1708.h: 12005: unsigned LC3G3D1N :1;
[; ;pic16lf1708.h: 12006: unsigned LC3G3D1T :1;
[; ;pic16lf1708.h: 12007: unsigned LC3G3D2N :1;
[; ;pic16lf1708.h: 12008: unsigned LC3G3D2T :1;
[; ;pic16lf1708.h: 12009: unsigned LC3G3D3N :1;
[; ;pic16lf1708.h: 12010: unsigned LC3G3D3T :1;
[; ;pic16lf1708.h: 12011: unsigned LC3G3D4N :1;
[; ;pic16lf1708.h: 12012: unsigned LC3G3D4T :1;
[; ;pic16lf1708.h: 12013: };
[; ;pic16lf1708.h: 12014: struct {
[; ;pic16lf1708.h: 12015: unsigned D1N :1;
[; ;pic16lf1708.h: 12016: unsigned D1T :1;
[; ;pic16lf1708.h: 12017: unsigned D2N :1;
[; ;pic16lf1708.h: 12018: unsigned D2T :1;
[; ;pic16lf1708.h: 12019: unsigned D3N :1;
[; ;pic16lf1708.h: 12020: unsigned D3T :1;
[; ;pic16lf1708.h: 12021: unsigned D4N :1;
[; ;pic16lf1708.h: 12022: unsigned D4T :1;
[; ;pic16lf1708.h: 12023: };
[; ;pic16lf1708.h: 12024: } CLC3GLS2bits_t;
[; ;pic16lf1708.h: 12025: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF2C;
[; ;pic16lf1708.h: 12110: extern volatile unsigned char CLC3GLS3 @ 0xF2D;
"12112
[; ;pic16lf1708.h: 12112: asm("CLC3GLS3 equ 0F2Dh");
[; <" CLC3GLS3 equ 0F2Dh ;# ">
[; ;pic16lf1708.h: 12115: typedef union {
[; ;pic16lf1708.h: 12116: struct {
[; ;pic16lf1708.h: 12117: unsigned LC3G4D1N :1;
[; ;pic16lf1708.h: 12118: unsigned LC3G4D1T :1;
[; ;pic16lf1708.h: 12119: unsigned LC3G4D2N :1;
[; ;pic16lf1708.h: 12120: unsigned LC3G4D2T :1;
[; ;pic16lf1708.h: 12121: unsigned LC3G4D3N :1;
[; ;pic16lf1708.h: 12122: unsigned LC3G4D3T :1;
[; ;pic16lf1708.h: 12123: unsigned LC3G4D4N :1;
[; ;pic16lf1708.h: 12124: unsigned LC3G4D4T :1;
[; ;pic16lf1708.h: 12125: };
[; ;pic16lf1708.h: 12126: struct {
[; ;pic16lf1708.h: 12127: unsigned G4D1N :1;
[; ;pic16lf1708.h: 12128: unsigned G4D1T :1;
[; ;pic16lf1708.h: 12129: unsigned G4D2N :1;
[; ;pic16lf1708.h: 12130: unsigned G4D2T :1;
[; ;pic16lf1708.h: 12131: unsigned G4D3N :1;
[; ;pic16lf1708.h: 12132: unsigned G4D3T :1;
[; ;pic16lf1708.h: 12133: unsigned G4D4N :1;
[; ;pic16lf1708.h: 12134: unsigned G4D4T :1;
[; ;pic16lf1708.h: 12135: };
[; ;pic16lf1708.h: 12136: } CLC3GLS3bits_t;
[; ;pic16lf1708.h: 12137: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF2D;
[; ;pic16lf1708.h: 12222: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"12224
[; ;pic16lf1708.h: 12224: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16lf1708.h: 12227: typedef union {
[; ;pic16lf1708.h: 12228: struct {
[; ;pic16lf1708.h: 12229: unsigned C_SHAD :1;
[; ;pic16lf1708.h: 12230: unsigned DC_SHAD :1;
[; ;pic16lf1708.h: 12231: unsigned Z_SHAD :1;
[; ;pic16lf1708.h: 12232: };
[; ;pic16lf1708.h: 12233: } STATUS_SHADbits_t;
[; ;pic16lf1708.h: 12234: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16lf1708.h: 12254: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"12256
[; ;pic16lf1708.h: 12256: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16lf1708.h: 12259: typedef union {
[; ;pic16lf1708.h: 12260: struct {
[; ;pic16lf1708.h: 12261: unsigned WREG_SHAD :8;
[; ;pic16lf1708.h: 12262: };
[; ;pic16lf1708.h: 12263: } WREG_SHADbits_t;
[; ;pic16lf1708.h: 12264: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16lf1708.h: 12274: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"12276
[; ;pic16lf1708.h: 12276: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16lf1708.h: 12279: typedef union {
[; ;pic16lf1708.h: 12280: struct {
[; ;pic16lf1708.h: 12281: unsigned BSR_SHAD :5;
[; ;pic16lf1708.h: 12282: };
[; ;pic16lf1708.h: 12283: } BSR_SHADbits_t;
[; ;pic16lf1708.h: 12284: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16lf1708.h: 12294: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"12296
[; ;pic16lf1708.h: 12296: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16lf1708.h: 12299: typedef union {
[; ;pic16lf1708.h: 12300: struct {
[; ;pic16lf1708.h: 12301: unsigned PCLATH_SHAD :7;
[; ;pic16lf1708.h: 12302: };
[; ;pic16lf1708.h: 12303: } PCLATH_SHADbits_t;
[; ;pic16lf1708.h: 12304: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16lf1708.h: 12314: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"12316
[; ;pic16lf1708.h: 12316: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16lf1708.h: 12319: typedef union {
[; ;pic16lf1708.h: 12320: struct {
[; ;pic16lf1708.h: 12321: unsigned FSR0L_SHAD :8;
[; ;pic16lf1708.h: 12322: };
[; ;pic16lf1708.h: 12323: } FSR0L_SHADbits_t;
[; ;pic16lf1708.h: 12324: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16lf1708.h: 12334: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"12336
[; ;pic16lf1708.h: 12336: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16lf1708.h: 12339: typedef union {
[; ;pic16lf1708.h: 12340: struct {
[; ;pic16lf1708.h: 12341: unsigned FSR0H_SHAD :8;
[; ;pic16lf1708.h: 12342: };
[; ;pic16lf1708.h: 12343: } FSR0H_SHADbits_t;
[; ;pic16lf1708.h: 12344: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16lf1708.h: 12354: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"12356
[; ;pic16lf1708.h: 12356: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16lf1708.h: 12359: typedef union {
[; ;pic16lf1708.h: 12360: struct {
[; ;pic16lf1708.h: 12361: unsigned FSR1L_SHAD :8;
[; ;pic16lf1708.h: 12362: };
[; ;pic16lf1708.h: 12363: } FSR1L_SHADbits_t;
[; ;pic16lf1708.h: 12364: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16lf1708.h: 12374: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"12376
[; ;pic16lf1708.h: 12376: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16lf1708.h: 12379: typedef union {
[; ;pic16lf1708.h: 12380: struct {
[; ;pic16lf1708.h: 12381: unsigned FSR1H_SHAD :8;
[; ;pic16lf1708.h: 12382: };
[; ;pic16lf1708.h: 12383: } FSR1H_SHADbits_t;
[; ;pic16lf1708.h: 12384: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16lf1708.h: 12394: extern volatile unsigned char STKPTR @ 0xFED;
"12396
[; ;pic16lf1708.h: 12396: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16lf1708.h: 12399: typedef union {
[; ;pic16lf1708.h: 12400: struct {
[; ;pic16lf1708.h: 12401: unsigned STKPTR :5;
[; ;pic16lf1708.h: 12402: };
[; ;pic16lf1708.h: 12403: } STKPTRbits_t;
[; ;pic16lf1708.h: 12404: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16lf1708.h: 12414: extern volatile unsigned char TOSL @ 0xFEE;
"12416
[; ;pic16lf1708.h: 12416: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16lf1708.h: 12419: typedef union {
[; ;pic16lf1708.h: 12420: struct {
[; ;pic16lf1708.h: 12421: unsigned TOSL :8;
[; ;pic16lf1708.h: 12422: };
[; ;pic16lf1708.h: 12423: } TOSLbits_t;
[; ;pic16lf1708.h: 12424: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16lf1708.h: 12434: extern volatile unsigned char TOSH @ 0xFEF;
"12436
[; ;pic16lf1708.h: 12436: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16lf1708.h: 12439: typedef union {
[; ;pic16lf1708.h: 12440: struct {
[; ;pic16lf1708.h: 12441: unsigned TOSH :7;
[; ;pic16lf1708.h: 12442: };
[; ;pic16lf1708.h: 12443: } TOSHbits_t;
[; ;pic16lf1708.h: 12444: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16lf1708.h: 12459: extern volatile __bit ABDEN @ (((unsigned) &BAUD1CON)*8) + 0;
[; ;pic16lf1708.h: 12461: extern volatile __bit ABDOVF @ (((unsigned) &BAUD1CON)*8) + 7;
[; ;pic16lf1708.h: 12463: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16lf1708.h: 12465: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16lf1708.h: 12467: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16lf1708.h: 12469: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16lf1708.h: 12471: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16lf1708.h: 12473: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16lf1708.h: 12475: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16lf1708.h: 12477: extern volatile __bit ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16lf1708.h: 12479: extern volatile __bit ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16lf1708.h: 12481: extern volatile __bit ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16lf1708.h: 12483: extern volatile __bit ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16lf1708.h: 12485: extern volatile __bit ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16lf1708.h: 12487: extern volatile __bit ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16lf1708.h: 12489: extern volatile __bit ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16lf1708.h: 12491: extern volatile __bit ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16lf1708.h: 12493: extern volatile __bit ADDEN @ (((unsigned) &RC1STA)*8) + 3;
[; ;pic16lf1708.h: 12495: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16lf1708.h: 12497: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16lf1708.h: 12499: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16lf1708.h: 12501: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1708.h: 12503: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16lf1708.h: 12505: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16lf1708.h: 12507: extern volatile __bit ADNREF @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic16lf1708.h: 12509: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16lf1708.h: 12511: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16lf1708.h: 12513: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16lf1708.h: 12515: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16lf1708.h: 12517: extern volatile __bit ANS5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16lf1708.h: 12519: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16lf1708.h: 12521: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16lf1708.h: 12523: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16lf1708.h: 12525: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16lf1708.h: 12527: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16lf1708.h: 12529: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16lf1708.h: 12531: extern volatile __bit ANSB6 @ (((unsigned) &ANSELB)*8) + 6;
[; ;pic16lf1708.h: 12533: extern volatile __bit ANSB7 @ (((unsigned) &ANSELB)*8) + 7;
[; ;pic16lf1708.h: 12535: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16lf1708.h: 12537: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16lf1708.h: 12539: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16lf1708.h: 12541: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16lf1708.h: 12543: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16lf1708.h: 12545: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16lf1708.h: 12547: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16lf1708.h: 12549: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16lf1708.h: 12551: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16lf1708.h: 12553: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16lf1708.h: 12555: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16lf1708.h: 12557: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16lf1708.h: 12559: extern volatile __bit BRG16 @ (((unsigned) &BAUD1CON)*8) + 3;
[; ;pic16lf1708.h: 12561: extern volatile __bit BRGH @ (((unsigned) &TX1STA)*8) + 2;
[; ;pic16lf1708.h: 12563: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16lf1708.h: 12565: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16lf1708.h: 12567: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16lf1708.h: 12569: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16lf1708.h: 12571: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16lf1708.h: 12573: extern volatile __bit BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16lf1708.h: 12575: extern volatile __bit BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16lf1708.h: 12577: extern volatile __bit BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16lf1708.h: 12579: extern volatile __bit BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16lf1708.h: 12581: extern volatile __bit BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16lf1708.h: 12583: extern volatile __bit BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16lf1708.h: 12585: extern volatile __bit BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16lf1708.h: 12587: extern volatile __bit BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16lf1708.h: 12589: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16lf1708.h: 12591: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16lf1708.h: 12593: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16lf1708.h: 12595: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16lf1708.h: 12597: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16lf1708.h: 12599: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16lf1708.h: 12601: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16lf1708.h: 12603: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16lf1708.h: 12605: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16lf1708.h: 12607: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16lf1708.h: 12609: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 3;
[; ;pic16lf1708.h: 12611: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16lf1708.h: 12613: extern volatile __bit C1PCH2 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16lf1708.h: 12615: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16lf1708.h: 12617: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16lf1708.h: 12619: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16lf1708.h: 12621: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS)*8) + 0;
[; ;pic16lf1708.h: 12623: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS)*8) + 1;
[; ;pic16lf1708.h: 12625: extern volatile __bit C1ZLF @ (((unsigned) &CM1CON0)*8) + 3;
[; ;pic16lf1708.h: 12627: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16lf1708.h: 12629: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16lf1708.h: 12631: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16lf1708.h: 12633: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16lf1708.h: 12635: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16lf1708.h: 12637: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16lf1708.h: 12639: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16lf1708.h: 12641: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16lf1708.h: 12643: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16lf1708.h: 12645: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16lf1708.h: 12647: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 3;
[; ;pic16lf1708.h: 12649: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16lf1708.h: 12651: extern volatile __bit C2PCH2 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16lf1708.h: 12653: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16lf1708.h: 12655: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16lf1708.h: 12657: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16lf1708.h: 12659: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS)*8) + 2;
[; ;pic16lf1708.h: 12661: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS)*8) + 3;
[; ;pic16lf1708.h: 12663: extern volatile __bit C2ZLF @ (((unsigned) &CM2CON0)*8) + 3;
[; ;pic16lf1708.h: 12665: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16lf1708.h: 12667: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16lf1708.h: 12669: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16lf1708.h: 12671: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16lf1708.h: 12673: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16lf1708.h: 12675: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16lf1708.h: 12677: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16lf1708.h: 12679: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16lf1708.h: 12681: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16lf1708.h: 12683: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16lf1708.h: 12685: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16lf1708.h: 12687: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16lf1708.h: 12689: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16lf1708.h: 12691: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16lf1708.h: 12693: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16lf1708.h: 12695: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16lf1708.h: 12697: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16lf1708.h: 12699: extern volatile __bit CCPIE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16lf1708.h: 12701: extern volatile __bit CCPIF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16lf1708.h: 12703: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16lf1708.h: 12705: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16lf1708.h: 12707: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16lf1708.h: 12709: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16lf1708.h: 12711: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16lf1708.h: 12713: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16lf1708.h: 12715: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16lf1708.h: 12717: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16lf1708.h: 12719: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16lf1708.h: 12721: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16lf1708.h: 12723: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16lf1708.h: 12725: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16lf1708.h: 12727: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16lf1708.h: 12729: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16lf1708.h: 12731: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16lf1708.h: 12733: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16lf1708.h: 12735: extern volatile __bit COGIE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16lf1708.h: 12737: extern volatile __bit COGIF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16lf1708.h: 12739: extern volatile __bit CREN @ (((unsigned) &RC1STA)*8) + 4;
[; ;pic16lf1708.h: 12741: extern volatile __bit CSRC @ (((unsigned) &TX1STA)*8) + 7;
[; ;pic16lf1708.h: 12743: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16lf1708.h: 12745: extern volatile __bit DAC1EN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16lf1708.h: 12747: extern volatile __bit DAC1NSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16lf1708.h: 12749: extern volatile __bit DAC1OE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16lf1708.h: 12751: extern volatile __bit DAC1OE2 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16lf1708.h: 12753: extern volatile __bit DAC1PSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16lf1708.h: 12755: extern volatile __bit DAC1PSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16lf1708.h: 12757: extern volatile __bit DAC1R0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16lf1708.h: 12759: extern volatile __bit DAC1R1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16lf1708.h: 12761: extern volatile __bit DAC1R2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16lf1708.h: 12763: extern volatile __bit DAC1R3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16lf1708.h: 12765: extern volatile __bit DAC1R4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16lf1708.h: 12767: extern volatile __bit DAC1R5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16lf1708.h: 12769: extern volatile __bit DAC1R6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16lf1708.h: 12771: extern volatile __bit DAC1R7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16lf1708.h: 12773: extern volatile __bit DACEN @ (((unsigned) &DAC1CON0)*8) + 7;
[; ;pic16lf1708.h: 12775: extern volatile __bit DACNSS @ (((unsigned) &DAC1CON0)*8) + 0;
[; ;pic16lf1708.h: 12777: extern volatile __bit DACOE0 @ (((unsigned) &DAC1CON0)*8) + 4;
[; ;pic16lf1708.h: 12779: extern volatile __bit DACOE1 @ (((unsigned) &DAC1CON0)*8) + 5;
[; ;pic16lf1708.h: 12781: extern volatile __bit DACPSS0 @ (((unsigned) &DAC1CON0)*8) + 2;
[; ;pic16lf1708.h: 12783: extern volatile __bit DACPSS1 @ (((unsigned) &DAC1CON0)*8) + 3;
[; ;pic16lf1708.h: 12785: extern volatile __bit DACR0 @ (((unsigned) &DAC1CON1)*8) + 0;
[; ;pic16lf1708.h: 12787: extern volatile __bit DACR1 @ (((unsigned) &DAC1CON1)*8) + 1;
[; ;pic16lf1708.h: 12789: extern volatile __bit DACR2 @ (((unsigned) &DAC1CON1)*8) + 2;
[; ;pic16lf1708.h: 12791: extern volatile __bit DACR3 @ (((unsigned) &DAC1CON1)*8) + 3;
[; ;pic16lf1708.h: 12793: extern volatile __bit DACR4 @ (((unsigned) &DAC1CON1)*8) + 4;
[; ;pic16lf1708.h: 12795: extern volatile __bit DACR5 @ (((unsigned) &DAC1CON1)*8) + 5;
[; ;pic16lf1708.h: 12797: extern volatile __bit DACR6 @ (((unsigned) &DAC1CON1)*8) + 6;
[; ;pic16lf1708.h: 12799: extern volatile __bit DACR7 @ (((unsigned) &DAC1CON1)*8) + 7;
[; ;pic16lf1708.h: 12801: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16lf1708.h: 12803: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16lf1708.h: 12805: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16lf1708.h: 12807: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16lf1708.h: 12809: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16lf1708.h: 12811: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16lf1708.h: 12813: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16lf1708.h: 12815: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16lf1708.h: 12817: extern volatile __bit FERR @ (((unsigned) &RC1STA)*8) + 2;
[; ;pic16lf1708.h: 12819: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16lf1708.h: 12821: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16lf1708.h: 12823: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16lf1708.h: 12825: extern volatile __bit G1ARSEN @ (((unsigned) &COG1ASD0)*8) + 6;
[; ;pic16lf1708.h: 12827: extern volatile __bit G1AS0E @ (((unsigned) &COG1ASD1)*8) + 0;
[; ;pic16lf1708.h: 12829: extern volatile __bit G1AS1E @ (((unsigned) &COG1ASD1)*8) + 1;
[; ;pic16lf1708.h: 12831: extern volatile __bit G1AS2E @ (((unsigned) &COG1ASD1)*8) + 2;
[; ;pic16lf1708.h: 12833: extern volatile __bit G1AS3E @ (((unsigned) &COG1ASD1)*8) + 3;
[; ;pic16lf1708.h: 12835: extern volatile __bit G1ASDAC0 @ (((unsigned) &COG1ASD0)*8) + 2;
[; ;pic16lf1708.h: 12837: extern volatile __bit G1ASDAC1 @ (((unsigned) &COG1ASD0)*8) + 3;
[; ;pic16lf1708.h: 12839: extern volatile __bit G1ASDBD0 @ (((unsigned) &COG1ASD0)*8) + 4;
[; ;pic16lf1708.h: 12841: extern volatile __bit G1ASDBD1 @ (((unsigned) &COG1ASD0)*8) + 5;
[; ;pic16lf1708.h: 12843: extern volatile __bit G1ASE @ (((unsigned) &COG1ASD0)*8) + 7;
[; ;pic16lf1708.h: 12845: extern volatile __bit G1BLKF0 @ (((unsigned) &COG1BLKF)*8) + 0;
[; ;pic16lf1708.h: 12847: extern volatile __bit G1BLKF1 @ (((unsigned) &COG1BLKF)*8) + 1;
[; ;pic16lf1708.h: 12849: extern volatile __bit G1BLKF2 @ (((unsigned) &COG1BLKF)*8) + 2;
[; ;pic16lf1708.h: 12851: extern volatile __bit G1BLKF3 @ (((unsigned) &COG1BLKF)*8) + 3;
[; ;pic16lf1708.h: 12853: extern volatile __bit G1BLKF4 @ (((unsigned) &COG1BLKF)*8) + 4;
[; ;pic16lf1708.h: 12855: extern volatile __bit G1BLKF5 @ (((unsigned) &COG1BLKF)*8) + 5;
[; ;pic16lf1708.h: 12857: extern volatile __bit G1BLKR0 @ (((unsigned) &COG1BLKR)*8) + 0;
[; ;pic16lf1708.h: 12859: extern volatile __bit G1BLKR1 @ (((unsigned) &COG1BLKR)*8) + 1;
[; ;pic16lf1708.h: 12861: extern volatile __bit G1BLKR2 @ (((unsigned) &COG1BLKR)*8) + 2;
[; ;pic16lf1708.h: 12863: extern volatile __bit G1BLKR3 @ (((unsigned) &COG1BLKR)*8) + 3;
[; ;pic16lf1708.h: 12865: extern volatile __bit G1BLKR4 @ (((unsigned) &COG1BLKR)*8) + 4;
[; ;pic16lf1708.h: 12867: extern volatile __bit G1BLKR5 @ (((unsigned) &COG1BLKR)*8) + 5;
[; ;pic16lf1708.h: 12869: extern volatile __bit G1CS0 @ (((unsigned) &COG1CON0)*8) + 3;
[; ;pic16lf1708.h: 12871: extern volatile __bit G1CS1 @ (((unsigned) &COG1CON0)*8) + 4;
[; ;pic16lf1708.h: 12873: extern volatile __bit G1DBF0 @ (((unsigned) &COG1DBF)*8) + 0;
[; ;pic16lf1708.h: 12875: extern volatile __bit G1DBF1 @ (((unsigned) &COG1DBF)*8) + 1;
[; ;pic16lf1708.h: 12877: extern volatile __bit G1DBF2 @ (((unsigned) &COG1DBF)*8) + 2;
[; ;pic16lf1708.h: 12879: extern volatile __bit G1DBF3 @ (((unsigned) &COG1DBF)*8) + 3;
[; ;pic16lf1708.h: 12881: extern volatile __bit G1DBF4 @ (((unsigned) &COG1DBF)*8) + 4;
[; ;pic16lf1708.h: 12883: extern volatile __bit G1DBF5 @ (((unsigned) &COG1DBF)*8) + 5;
[; ;pic16lf1708.h: 12885: extern volatile __bit G1DBR0 @ (((unsigned) &COG1DBR)*8) + 0;
[; ;pic16lf1708.h: 12887: extern volatile __bit G1DBR1 @ (((unsigned) &COG1DBR)*8) + 1;
[; ;pic16lf1708.h: 12889: extern volatile __bit G1DBR2 @ (((unsigned) &COG1DBR)*8) + 2;
[; ;pic16lf1708.h: 12891: extern volatile __bit G1DBR3 @ (((unsigned) &COG1DBR)*8) + 3;
[; ;pic16lf1708.h: 12893: extern volatile __bit G1DBR4 @ (((unsigned) &COG1DBR)*8) + 4;
[; ;pic16lf1708.h: 12895: extern volatile __bit G1DBR5 @ (((unsigned) &COG1DBR)*8) + 5;
[; ;pic16lf1708.h: 12897: extern volatile __bit G1EN @ (((unsigned) &COG1CON0)*8) + 7;
[; ;pic16lf1708.h: 12899: extern volatile __bit G1FDBS @ (((unsigned) &COG1CON1)*8) + 6;
[; ;pic16lf1708.h: 12901: extern volatile __bit G1FIS0 @ (((unsigned) &COG1FIS)*8) + 0;
[; ;pic16lf1708.h: 12903: extern volatile __bit G1FIS1 @ (((unsigned) &COG1FIS)*8) + 1;
[; ;pic16lf1708.h: 12905: extern volatile __bit G1FIS2 @ (((unsigned) &COG1FIS)*8) + 2;
[; ;pic16lf1708.h: 12907: extern volatile __bit G1FIS3 @ (((unsigned) &COG1FIS)*8) + 3;
[; ;pic16lf1708.h: 12909: extern volatile __bit G1FIS4 @ (((unsigned) &COG1FIS)*8) + 4;
[; ;pic16lf1708.h: 12911: extern volatile __bit G1FIS5 @ (((unsigned) &COG1FIS)*8) + 5;
[; ;pic16lf1708.h: 12913: extern volatile __bit G1FIS6 @ (((unsigned) &COG1FIS)*8) + 6;
[; ;pic16lf1708.h: 12915: extern volatile __bit G1FSIM0 @ (((unsigned) &COG1FSIM)*8) + 0;
[; ;pic16lf1708.h: 12917: extern volatile __bit G1FSIM1 @ (((unsigned) &COG1FSIM)*8) + 1;
[; ;pic16lf1708.h: 12919: extern volatile __bit G1FSIM2 @ (((unsigned) &COG1FSIM)*8) + 2;
[; ;pic16lf1708.h: 12921: extern volatile __bit G1FSIM3 @ (((unsigned) &COG1FSIM)*8) + 3;
[; ;pic16lf1708.h: 12923: extern volatile __bit G1FSIM4 @ (((unsigned) &COG1FSIM)*8) + 4;
[; ;pic16lf1708.h: 12925: extern volatile __bit G1FSIM5 @ (((unsigned) &COG1FSIM)*8) + 5;
[; ;pic16lf1708.h: 12927: extern volatile __bit G1FSIM6 @ (((unsigned) &COG1FSIM)*8) + 6;
[; ;pic16lf1708.h: 12929: extern volatile __bit G1LD @ (((unsigned) &COG1CON0)*8) + 6;
[; ;pic16lf1708.h: 12931: extern volatile __bit G1MD0 @ (((unsigned) &COG1CON0)*8) + 0;
[; ;pic16lf1708.h: 12933: extern volatile __bit G1MD1 @ (((unsigned) &COG1CON0)*8) + 1;
[; ;pic16lf1708.h: 12935: extern volatile __bit G1MD2 @ (((unsigned) &COG1CON0)*8) + 2;
[; ;pic16lf1708.h: 12937: extern volatile __bit G1PHF0 @ (((unsigned) &COG1PHF)*8) + 0;
[; ;pic16lf1708.h: 12939: extern volatile __bit G1PHF1 @ (((unsigned) &COG1PHF)*8) + 1;
[; ;pic16lf1708.h: 12941: extern volatile __bit G1PHF2 @ (((unsigned) &COG1PHF)*8) + 2;
[; ;pic16lf1708.h: 12943: extern volatile __bit G1PHF3 @ (((unsigned) &COG1PHF)*8) + 3;
[; ;pic16lf1708.h: 12945: extern volatile __bit G1PHF4 @ (((unsigned) &COG1PHF)*8) + 4;
[; ;pic16lf1708.h: 12947: extern volatile __bit G1PHF5 @ (((unsigned) &COG1PHF)*8) + 5;
[; ;pic16lf1708.h: 12949: extern volatile __bit G1PHR0 @ (((unsigned) &COG1PHR)*8) + 0;
[; ;pic16lf1708.h: 12951: extern volatile __bit G1PHR1 @ (((unsigned) &COG1PHR)*8) + 1;
[; ;pic16lf1708.h: 12953: extern volatile __bit G1PHR2 @ (((unsigned) &COG1PHR)*8) + 2;
[; ;pic16lf1708.h: 12955: extern volatile __bit G1PHR3 @ (((unsigned) &COG1PHR)*8) + 3;
[; ;pic16lf1708.h: 12957: extern volatile __bit G1PHR4 @ (((unsigned) &COG1PHR)*8) + 4;
[; ;pic16lf1708.h: 12959: extern volatile __bit G1PHR5 @ (((unsigned) &COG1PHR)*8) + 5;
[; ;pic16lf1708.h: 12961: extern volatile __bit G1POLA @ (((unsigned) &COG1CON1)*8) + 0;
[; ;pic16lf1708.h: 12963: extern volatile __bit G1POLB @ (((unsigned) &COG1CON1)*8) + 1;
[; ;pic16lf1708.h: 12965: extern volatile __bit G1POLC @ (((unsigned) &COG1CON1)*8) + 2;
[; ;pic16lf1708.h: 12967: extern volatile __bit G1POLD @ (((unsigned) &COG1CON1)*8) + 3;
[; ;pic16lf1708.h: 12969: extern volatile __bit G1RDBS @ (((unsigned) &COG1CON1)*8) + 7;
[; ;pic16lf1708.h: 12971: extern volatile __bit G1RIS0 @ (((unsigned) &COG1RIS)*8) + 0;
[; ;pic16lf1708.h: 12973: extern volatile __bit G1RIS1 @ (((unsigned) &COG1RIS)*8) + 1;
[; ;pic16lf1708.h: 12975: extern volatile __bit G1RIS2 @ (((unsigned) &COG1RIS)*8) + 2;
[; ;pic16lf1708.h: 12977: extern volatile __bit G1RIS3 @ (((unsigned) &COG1RIS)*8) + 3;
[; ;pic16lf1708.h: 12979: extern volatile __bit G1RIS4 @ (((unsigned) &COG1RIS)*8) + 4;
[; ;pic16lf1708.h: 12981: extern volatile __bit G1RIS5 @ (((unsigned) &COG1RIS)*8) + 5;
[; ;pic16lf1708.h: 12983: extern volatile __bit G1RIS6 @ (((unsigned) &COG1RIS)*8) + 6;
[; ;pic16lf1708.h: 12985: extern volatile __bit G1RSIM0 @ (((unsigned) &COG1RSIM)*8) + 0;
[; ;pic16lf1708.h: 12987: extern volatile __bit G1RSIM1 @ (((unsigned) &COG1RSIM)*8) + 1;
[; ;pic16lf1708.h: 12989: extern volatile __bit G1RSIM2 @ (((unsigned) &COG1RSIM)*8) + 2;
[; ;pic16lf1708.h: 12991: extern volatile __bit G1RSIM3 @ (((unsigned) &COG1RSIM)*8) + 3;
[; ;pic16lf1708.h: 12993: extern volatile __bit G1RSIM4 @ (((unsigned) &COG1RSIM)*8) + 4;
[; ;pic16lf1708.h: 12995: extern volatile __bit G1RSIM5 @ (((unsigned) &COG1RSIM)*8) + 5;
[; ;pic16lf1708.h: 12997: extern volatile __bit G1RSIM6 @ (((unsigned) &COG1RSIM)*8) + 6;
[; ;pic16lf1708.h: 12999: extern volatile __bit G1SDATA @ (((unsigned) &COG1STR)*8) + 4;
[; ;pic16lf1708.h: 13001: extern volatile __bit G1SDATB @ (((unsigned) &COG1STR)*8) + 5;
[; ;pic16lf1708.h: 13003: extern volatile __bit G1SDATC @ (((unsigned) &COG1STR)*8) + 6;
[; ;pic16lf1708.h: 13005: extern volatile __bit G1SDATD @ (((unsigned) &COG1STR)*8) + 7;
[; ;pic16lf1708.h: 13007: extern volatile __bit G1STRA @ (((unsigned) &COG1STR)*8) + 0;
[; ;pic16lf1708.h: 13009: extern volatile __bit G1STRB @ (((unsigned) &COG1STR)*8) + 1;
[; ;pic16lf1708.h: 13011: extern volatile __bit G1STRC @ (((unsigned) &COG1STR)*8) + 2;
[; ;pic16lf1708.h: 13013: extern volatile __bit G1STRD @ (((unsigned) &COG1STR)*8) + 3;
[; ;pic16lf1708.h: 13015: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16lf1708.h: 13017: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16lf1708.h: 13019: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1708.h: 13021: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16lf1708.h: 13023: extern volatile __bit HFIOFL @ (((unsigned) &OSCSTAT)*8) + 3;
[; ;pic16lf1708.h: 13025: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16lf1708.h: 13027: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16lf1708.h: 13029: extern volatile __bit INLVLA0 @ (((unsigned) &INLVLA)*8) + 0;
[; ;pic16lf1708.h: 13031: extern volatile __bit INLVLA1 @ (((unsigned) &INLVLA)*8) + 1;
[; ;pic16lf1708.h: 13033: extern volatile __bit INLVLA2 @ (((unsigned) &INLVLA)*8) + 2;
[; ;pic16lf1708.h: 13035: extern volatile __bit INLVLA3 @ (((unsigned) &INLVLA)*8) + 3;
[; ;pic16lf1708.h: 13037: extern volatile __bit INLVLA4 @ (((unsigned) &INLVLA)*8) + 4;
[; ;pic16lf1708.h: 13039: extern volatile __bit INLVLA5 @ (((unsigned) &INLVLA)*8) + 5;
[; ;pic16lf1708.h: 13041: extern volatile __bit INLVLB4 @ (((unsigned) &INLVLB)*8) + 4;
[; ;pic16lf1708.h: 13043: extern volatile __bit INLVLB5 @ (((unsigned) &INLVLB)*8) + 5;
[; ;pic16lf1708.h: 13045: extern volatile __bit INLVLB6 @ (((unsigned) &INLVLB)*8) + 6;
[; ;pic16lf1708.h: 13047: extern volatile __bit INLVLB7 @ (((unsigned) &INLVLB)*8) + 7;
[; ;pic16lf1708.h: 13049: extern volatile __bit INLVLC0 @ (((unsigned) &INLVLC)*8) + 0;
[; ;pic16lf1708.h: 13051: extern volatile __bit INLVLC1 @ (((unsigned) &INLVLC)*8) + 1;
[; ;pic16lf1708.h: 13053: extern volatile __bit INLVLC2 @ (((unsigned) &INLVLC)*8) + 2;
[; ;pic16lf1708.h: 13055: extern volatile __bit INLVLC3 @ (((unsigned) &INLVLC)*8) + 3;
[; ;pic16lf1708.h: 13057: extern volatile __bit INLVLC4 @ (((unsigned) &INLVLC)*8) + 4;
[; ;pic16lf1708.h: 13059: extern volatile __bit INLVLC5 @ (((unsigned) &INLVLC)*8) + 5;
[; ;pic16lf1708.h: 13061: extern volatile __bit INLVLC6 @ (((unsigned) &INLVLC)*8) + 6;
[; ;pic16lf1708.h: 13063: extern volatile __bit INLVLC7 @ (((unsigned) &INLVLC)*8) + 7;
[; ;pic16lf1708.h: 13065: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16lf1708.h: 13067: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16lf1708.h: 13069: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16lf1708.h: 13071: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16lf1708.h: 13073: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16lf1708.h: 13075: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16lf1708.h: 13077: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16lf1708.h: 13079: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16lf1708.h: 13081: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16lf1708.h: 13083: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16lf1708.h: 13085: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16lf1708.h: 13087: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16lf1708.h: 13089: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16lf1708.h: 13091: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16lf1708.h: 13093: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16lf1708.h: 13095: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16lf1708.h: 13097: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16lf1708.h: 13099: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16lf1708.h: 13101: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16lf1708.h: 13103: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16lf1708.h: 13105: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16lf1708.h: 13107: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16lf1708.h: 13109: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16lf1708.h: 13111: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16lf1708.h: 13113: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16lf1708.h: 13115: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16lf1708.h: 13117: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16lf1708.h: 13119: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16lf1708.h: 13121: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16lf1708.h: 13123: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16lf1708.h: 13125: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16lf1708.h: 13127: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16lf1708.h: 13129: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16lf1708.h: 13131: extern volatile __bit IOCCF0 @ (((unsigned) &IOCCF)*8) + 0;
[; ;pic16lf1708.h: 13133: extern volatile __bit IOCCF1 @ (((unsigned) &IOCCF)*8) + 1;
[; ;pic16lf1708.h: 13135: extern volatile __bit IOCCF2 @ (((unsigned) &IOCCF)*8) + 2;
[; ;pic16lf1708.h: 13137: extern volatile __bit IOCCF3 @ (((unsigned) &IOCCF)*8) + 3;
[; ;pic16lf1708.h: 13139: extern volatile __bit IOCCF4 @ (((unsigned) &IOCCF)*8) + 4;
[; ;pic16lf1708.h: 13141: extern volatile __bit IOCCF5 @ (((unsigned) &IOCCF)*8) + 5;
[; ;pic16lf1708.h: 13143: extern volatile __bit IOCCF6 @ (((unsigned) &IOCCF)*8) + 6;
[; ;pic16lf1708.h: 13145: extern volatile __bit IOCCF7 @ (((unsigned) &IOCCF)*8) + 7;
[; ;pic16lf1708.h: 13147: extern volatile __bit IOCCN0 @ (((unsigned) &IOCCN)*8) + 0;
[; ;pic16lf1708.h: 13149: extern volatile __bit IOCCN1 @ (((unsigned) &IOCCN)*8) + 1;
[; ;pic16lf1708.h: 13151: extern volatile __bit IOCCN2 @ (((unsigned) &IOCCN)*8) + 2;
[; ;pic16lf1708.h: 13153: extern volatile __bit IOCCN3 @ (((unsigned) &IOCCN)*8) + 3;
[; ;pic16lf1708.h: 13155: extern volatile __bit IOCCN4 @ (((unsigned) &IOCCN)*8) + 4;
[; ;pic16lf1708.h: 13157: extern volatile __bit IOCCN5 @ (((unsigned) &IOCCN)*8) + 5;
[; ;pic16lf1708.h: 13159: extern volatile __bit IOCCN6 @ (((unsigned) &IOCCN)*8) + 6;
[; ;pic16lf1708.h: 13161: extern volatile __bit IOCCN7 @ (((unsigned) &IOCCN)*8) + 7;
[; ;pic16lf1708.h: 13163: extern volatile __bit IOCCP0 @ (((unsigned) &IOCCP)*8) + 0;
[; ;pic16lf1708.h: 13165: extern volatile __bit IOCCP1 @ (((unsigned) &IOCCP)*8) + 1;
[; ;pic16lf1708.h: 13167: extern volatile __bit IOCCP2 @ (((unsigned) &IOCCP)*8) + 2;
[; ;pic16lf1708.h: 13169: extern volatile __bit IOCCP3 @ (((unsigned) &IOCCP)*8) + 3;
[; ;pic16lf1708.h: 13171: extern volatile __bit IOCCP4 @ (((unsigned) &IOCCP)*8) + 4;
[; ;pic16lf1708.h: 13173: extern volatile __bit IOCCP5 @ (((unsigned) &IOCCP)*8) + 5;
[; ;pic16lf1708.h: 13175: extern volatile __bit IOCCP6 @ (((unsigned) &IOCCP)*8) + 6;
[; ;pic16lf1708.h: 13177: extern volatile __bit IOCCP7 @ (((unsigned) &IOCCP)*8) + 7;
[; ;pic16lf1708.h: 13179: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16lf1708.h: 13181: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16lf1708.h: 13183: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16lf1708.h: 13185: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16lf1708.h: 13187: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16lf1708.h: 13189: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16lf1708.h: 13191: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16lf1708.h: 13193: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16lf1708.h: 13195: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16lf1708.h: 13197: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16lf1708.h: 13199: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16lf1708.h: 13201: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16lf1708.h: 13203: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16lf1708.h: 13205: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16lf1708.h: 13207: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16lf1708.h: 13209: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16lf1708.h: 13211: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16lf1708.h: 13213: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16lf1708.h: 13215: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16lf1708.h: 13217: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16lf1708.h: 13219: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16lf1708.h: 13221: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16lf1708.h: 13223: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16lf1708.h: 13225: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16lf1708.h: 13227: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16lf1708.h: 13229: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16lf1708.h: 13231: extern volatile __bit LC1D1S3 @ (((unsigned) &CLC1SEL0)*8) + 3;
[; ;pic16lf1708.h: 13233: extern volatile __bit LC1D1S4 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16lf1708.h: 13235: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16lf1708.h: 13237: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16lf1708.h: 13239: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16lf1708.h: 13241: extern volatile __bit LC1D2S3 @ (((unsigned) &CLC1SEL1)*8) + 3;
[; ;pic16lf1708.h: 13243: extern volatile __bit LC1D2S4 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16lf1708.h: 13245: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL2)*8) + 0;
[; ;pic16lf1708.h: 13247: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL2)*8) + 1;
[; ;pic16lf1708.h: 13249: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL2)*8) + 2;
[; ;pic16lf1708.h: 13251: extern volatile __bit LC1D3S3 @ (((unsigned) &CLC1SEL2)*8) + 3;
[; ;pic16lf1708.h: 13253: extern volatile __bit LC1D3S4 @ (((unsigned) &CLC1SEL2)*8) + 4;
[; ;pic16lf1708.h: 13255: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL3)*8) + 0;
[; ;pic16lf1708.h: 13257: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL3)*8) + 1;
[; ;pic16lf1708.h: 13259: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL3)*8) + 2;
[; ;pic16lf1708.h: 13261: extern volatile __bit LC1D4S3 @ (((unsigned) &CLC1SEL3)*8) + 3;
[; ;pic16lf1708.h: 13263: extern volatile __bit LC1D4S4 @ (((unsigned) &CLC1SEL3)*8) + 4;
[; ;pic16lf1708.h: 13265: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16lf1708.h: 13267: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16lf1708.h: 13269: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16lf1708.h: 13271: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16lf1708.h: 13273: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16lf1708.h: 13275: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16lf1708.h: 13277: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16lf1708.h: 13279: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16lf1708.h: 13281: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16lf1708.h: 13283: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16lf1708.h: 13285: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16lf1708.h: 13287: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16lf1708.h: 13289: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16lf1708.h: 13291: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16lf1708.h: 13293: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16lf1708.h: 13295: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16lf1708.h: 13297: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16lf1708.h: 13299: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16lf1708.h: 13301: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16lf1708.h: 13303: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16lf1708.h: 13305: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16lf1708.h: 13307: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16lf1708.h: 13309: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16lf1708.h: 13311: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16lf1708.h: 13313: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16lf1708.h: 13315: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16lf1708.h: 13317: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16lf1708.h: 13319: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16lf1708.h: 13321: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16lf1708.h: 13323: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16lf1708.h: 13325: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16lf1708.h: 13327: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16lf1708.h: 13329: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16lf1708.h: 13331: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16lf1708.h: 13333: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16lf1708.h: 13335: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16lf1708.h: 13337: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16lf1708.h: 13339: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16lf1708.h: 13341: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16lf1708.h: 13343: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16lf1708.h: 13345: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16lf1708.h: 13347: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16lf1708.h: 13349: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16lf1708.h: 13351: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16lf1708.h: 13353: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16lf1708.h: 13355: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16lf1708.h: 13357: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16lf1708.h: 13359: extern volatile __bit LC2D1S3 @ (((unsigned) &CLC2SEL0)*8) + 3;
[; ;pic16lf1708.h: 13361: extern volatile __bit LC2D1S4 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16lf1708.h: 13363: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16lf1708.h: 13365: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16lf1708.h: 13367: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16lf1708.h: 13369: extern volatile __bit LC2D2S3 @ (((unsigned) &CLC2SEL1)*8) + 3;
[; ;pic16lf1708.h: 13371: extern volatile __bit LC2D2S4 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16lf1708.h: 13373: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL2)*8) + 0;
[; ;pic16lf1708.h: 13375: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL2)*8) + 1;
[; ;pic16lf1708.h: 13377: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL2)*8) + 2;
[; ;pic16lf1708.h: 13379: extern volatile __bit LC2D3S3 @ (((unsigned) &CLC2SEL2)*8) + 3;
[; ;pic16lf1708.h: 13381: extern volatile __bit LC2D3S4 @ (((unsigned) &CLC2SEL2)*8) + 4;
[; ;pic16lf1708.h: 13383: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL3)*8) + 0;
[; ;pic16lf1708.h: 13385: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL3)*8) + 1;
[; ;pic16lf1708.h: 13387: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL3)*8) + 2;
[; ;pic16lf1708.h: 13389: extern volatile __bit LC2D4S3 @ (((unsigned) &CLC2SEL3)*8) + 3;
[; ;pic16lf1708.h: 13391: extern volatile __bit LC2D4S4 @ (((unsigned) &CLC2SEL3)*8) + 4;
[; ;pic16lf1708.h: 13393: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16lf1708.h: 13395: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16lf1708.h: 13397: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16lf1708.h: 13399: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16lf1708.h: 13401: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16lf1708.h: 13403: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16lf1708.h: 13405: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16lf1708.h: 13407: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16lf1708.h: 13409: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16lf1708.h: 13411: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16lf1708.h: 13413: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16lf1708.h: 13415: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16lf1708.h: 13417: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16lf1708.h: 13419: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16lf1708.h: 13421: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16lf1708.h: 13423: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16lf1708.h: 13425: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16lf1708.h: 13427: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16lf1708.h: 13429: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16lf1708.h: 13431: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16lf1708.h: 13433: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16lf1708.h: 13435: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16lf1708.h: 13437: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16lf1708.h: 13439: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16lf1708.h: 13441: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16lf1708.h: 13443: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16lf1708.h: 13445: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16lf1708.h: 13447: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16lf1708.h: 13449: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16lf1708.h: 13451: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16lf1708.h: 13453: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16lf1708.h: 13455: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16lf1708.h: 13457: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16lf1708.h: 13459: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16lf1708.h: 13461: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16lf1708.h: 13463: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16lf1708.h: 13465: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16lf1708.h: 13467: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16lf1708.h: 13469: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16lf1708.h: 13471: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16lf1708.h: 13473: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16lf1708.h: 13475: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16lf1708.h: 13477: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16lf1708.h: 13479: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16lf1708.h: 13481: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16lf1708.h: 13483: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16lf1708.h: 13485: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16lf1708.h: 13487: extern volatile __bit LC3D1S3 @ (((unsigned) &CLC3SEL0)*8) + 3;
[; ;pic16lf1708.h: 13489: extern volatile __bit LC3D1S4 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16lf1708.h: 13491: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16lf1708.h: 13493: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16lf1708.h: 13495: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16lf1708.h: 13497: extern volatile __bit LC3D2S3 @ (((unsigned) &CLC3SEL1)*8) + 3;
[; ;pic16lf1708.h: 13499: extern volatile __bit LC3D2S4 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16lf1708.h: 13501: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL2)*8) + 0;
[; ;pic16lf1708.h: 13503: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL2)*8) + 1;
[; ;pic16lf1708.h: 13505: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL2)*8) + 2;
[; ;pic16lf1708.h: 13507: extern volatile __bit LC3D3S3 @ (((unsigned) &CLC3SEL2)*8) + 3;
[; ;pic16lf1708.h: 13509: extern volatile __bit LC3D3S4 @ (((unsigned) &CLC3SEL2)*8) + 4;
[; ;pic16lf1708.h: 13511: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL3)*8) + 0;
[; ;pic16lf1708.h: 13513: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL3)*8) + 1;
[; ;pic16lf1708.h: 13515: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL3)*8) + 2;
[; ;pic16lf1708.h: 13517: extern volatile __bit LC3D4S3 @ (((unsigned) &CLC3SEL3)*8) + 3;
[; ;pic16lf1708.h: 13519: extern volatile __bit LC3D4S4 @ (((unsigned) &CLC3SEL3)*8) + 4;
[; ;pic16lf1708.h: 13521: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16lf1708.h: 13523: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16lf1708.h: 13525: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16lf1708.h: 13527: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16lf1708.h: 13529: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16lf1708.h: 13531: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16lf1708.h: 13533: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16lf1708.h: 13535: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16lf1708.h: 13537: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16lf1708.h: 13539: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16lf1708.h: 13541: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16lf1708.h: 13543: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16lf1708.h: 13545: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16lf1708.h: 13547: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16lf1708.h: 13549: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16lf1708.h: 13551: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16lf1708.h: 13553: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16lf1708.h: 13555: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16lf1708.h: 13557: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16lf1708.h: 13559: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16lf1708.h: 13561: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16lf1708.h: 13563: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16lf1708.h: 13565: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16lf1708.h: 13567: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16lf1708.h: 13569: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16lf1708.h: 13571: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16lf1708.h: 13573: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16lf1708.h: 13575: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16lf1708.h: 13577: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16lf1708.h: 13579: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16lf1708.h: 13581: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16lf1708.h: 13583: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16lf1708.h: 13585: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16lf1708.h: 13587: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16lf1708.h: 13589: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16lf1708.h: 13591: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16lf1708.h: 13593: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16lf1708.h: 13595: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16lf1708.h: 13597: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16lf1708.h: 13599: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16lf1708.h: 13601: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16lf1708.h: 13603: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16lf1708.h: 13605: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16lf1708.h: 13607: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16lf1708.h: 13609: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16lf1708.h: 13611: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16lf1708.h: 13613: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16lf1708.h: 13615: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16lf1708.h: 13617: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16lf1708.h: 13619: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16lf1708.h: 13621: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16lf1708.h: 13623: extern volatile __bit MFIOFR @ (((unsigned) &OSCSTAT)*8) + 2;
[; ;pic16lf1708.h: 13625: extern volatile __bit MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16lf1708.h: 13627: extern volatile __bit MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16lf1708.h: 13629: extern volatile __bit MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16lf1708.h: 13631: extern volatile __bit MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16lf1708.h: 13633: extern volatile __bit MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16lf1708.h: 13635: extern volatile __bit MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16lf1708.h: 13637: extern volatile __bit MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16lf1708.h: 13639: extern volatile __bit MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16lf1708.h: 13641: extern volatile __bit ODA0 @ (((unsigned) &ODCONA)*8) + 0;
[; ;pic16lf1708.h: 13643: extern volatile __bit ODA1 @ (((unsigned) &ODCONA)*8) + 1;
[; ;pic16lf1708.h: 13645: extern volatile __bit ODA2 @ (((unsigned) &ODCONA)*8) + 2;
[; ;pic16lf1708.h: 13647: extern volatile __bit ODA4 @ (((unsigned) &ODCONA)*8) + 4;
[; ;pic16lf1708.h: 13649: extern volatile __bit ODA5 @ (((unsigned) &ODCONA)*8) + 5;
[; ;pic16lf1708.h: 13651: extern volatile __bit ODB4 @ (((unsigned) &ODCONB)*8) + 4;
[; ;pic16lf1708.h: 13653: extern volatile __bit ODB5 @ (((unsigned) &ODCONB)*8) + 5;
[; ;pic16lf1708.h: 13655: extern volatile __bit ODB6 @ (((unsigned) &ODCONB)*8) + 6;
[; ;pic16lf1708.h: 13657: extern volatile __bit ODB7 @ (((unsigned) &ODCONB)*8) + 7;
[; ;pic16lf1708.h: 13659: extern volatile __bit ODC0 @ (((unsigned) &ODCONC)*8) + 0;
[; ;pic16lf1708.h: 13661: extern volatile __bit ODC1 @ (((unsigned) &ODCONC)*8) + 1;
[; ;pic16lf1708.h: 13663: extern volatile __bit ODC2 @ (((unsigned) &ODCONC)*8) + 2;
[; ;pic16lf1708.h: 13665: extern volatile __bit ODC3 @ (((unsigned) &ODCONC)*8) + 3;
[; ;pic16lf1708.h: 13667: extern volatile __bit ODC4 @ (((unsigned) &ODCONC)*8) + 4;
[; ;pic16lf1708.h: 13669: extern volatile __bit ODC5 @ (((unsigned) &ODCONC)*8) + 5;
[; ;pic16lf1708.h: 13671: extern volatile __bit ODC6 @ (((unsigned) &ODCONC)*8) + 6;
[; ;pic16lf1708.h: 13673: extern volatile __bit ODC7 @ (((unsigned) &ODCONC)*8) + 7;
[; ;pic16lf1708.h: 13675: extern volatile __bit OERR @ (((unsigned) &RC1STA)*8) + 1;
[; ;pic16lf1708.h: 13677: extern volatile __bit OPA1EN @ (((unsigned) &OPA1CON)*8) + 7;
[; ;pic16lf1708.h: 13679: extern volatile __bit OPA1PCH0 @ (((unsigned) &OPA1CON)*8) + 0;
[; ;pic16lf1708.h: 13681: extern volatile __bit OPA1PCH1 @ (((unsigned) &OPA1CON)*8) + 1;
[; ;pic16lf1708.h: 13683: extern volatile __bit OPA1SP @ (((unsigned) &OPA1CON)*8) + 6;
[; ;pic16lf1708.h: 13685: extern volatile __bit OPA1UG @ (((unsigned) &OPA1CON)*8) + 4;
[; ;pic16lf1708.h: 13687: extern volatile __bit OPA2EN @ (((unsigned) &OPA2CON)*8) + 7;
[; ;pic16lf1708.h: 13689: extern volatile __bit OPA2PCH0 @ (((unsigned) &OPA2CON)*8) + 0;
[; ;pic16lf1708.h: 13691: extern volatile __bit OPA2PCH1 @ (((unsigned) &OPA2CON)*8) + 1;
[; ;pic16lf1708.h: 13693: extern volatile __bit OPA2SP @ (((unsigned) &OPA2CON)*8) + 6;
[; ;pic16lf1708.h: 13695: extern volatile __bit OPA2UG @ (((unsigned) &OPA2CON)*8) + 4;
[; ;pic16lf1708.h: 13697: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16lf1708.h: 13699: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16lf1708.h: 13701: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16lf1708.h: 13703: extern volatile __bit P3TSEL0 @ (((unsigned) &CCPTMRS)*8) + 4;
[; ;pic16lf1708.h: 13705: extern volatile __bit P3TSEL1 @ (((unsigned) &CCPTMRS)*8) + 5;
[; ;pic16lf1708.h: 13707: extern volatile __bit P4TSEL0 @ (((unsigned) &CCPTMRS)*8) + 6;
[; ;pic16lf1708.h: 13709: extern volatile __bit P4TSEL1 @ (((unsigned) &CCPTMRS)*8) + 7;
[; ;pic16lf1708.h: 13711: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16lf1708.h: 13713: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16lf1708.h: 13715: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16lf1708.h: 13717: extern volatile __bit PLLR @ (((unsigned) &OSCSTAT)*8) + 6;
[; ;pic16lf1708.h: 13719: extern volatile __bit PPSLOCKED @ (((unsigned) &PPSLOCK)*8) + 0;
[; ;pic16lf1708.h: 13721: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16lf1708.h: 13723: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16lf1708.h: 13725: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16lf1708.h: 13727: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16lf1708.h: 13729: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16lf1708.h: 13731: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16lf1708.h: 13733: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16lf1708.h: 13735: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16lf1708.h: 13737: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16lf1708.h: 13739: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16lf1708.h: 13741: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16lf1708.h: 13743: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16lf1708.h: 13745: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16lf1708.h: 13747: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16lf1708.h: 13749: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16lf1708.h: 13751: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16lf1708.h: 13753: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16lf1708.h: 13755: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16lf1708.h: 13757: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16lf1708.h: 13759: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16lf1708.h: 13761: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16lf1708.h: 13763: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16lf1708.h: 13765: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16lf1708.h: 13767: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16lf1708.h: 13769: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16lf1708.h: 13771: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16lf1708.h: 13773: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16lf1708.h: 13775: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16lf1708.h: 13777: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16lf1708.h: 13779: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16lf1708.h: 13781: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16lf1708.h: 13783: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16lf1708.h: 13785: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16lf1708.h: 13787: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16lf1708.h: 13789: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16lf1708.h: 13791: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16lf1708.h: 13793: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16lf1708.h: 13795: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16lf1708.h: 13797: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16lf1708.h: 13799: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16lf1708.h: 13801: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16lf1708.h: 13803: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16lf1708.h: 13805: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16lf1708.h: 13807: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16lf1708.h: 13809: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16lf1708.h: 13811: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16lf1708.h: 13813: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16lf1708.h: 13815: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16lf1708.h: 13817: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16lf1708.h: 13819: extern volatile __bit RCIDL @ (((unsigned) &BAUD1CON)*8) + 6;
[; ;pic16lf1708.h: 13821: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16lf1708.h: 13823: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16lf1708.h: 13825: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16lf1708.h: 13827: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16lf1708.h: 13829: extern volatile __bit RX9 @ (((unsigned) &RC1STA)*8) + 6;
[; ;pic16lf1708.h: 13831: extern volatile __bit RX9D @ (((unsigned) &RC1STA)*8) + 0;
[; ;pic16lf1708.h: 13833: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16lf1708.h: 13835: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16lf1708.h: 13837: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16lf1708.h: 13839: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16lf1708.h: 13841: extern volatile __bit SCKP @ (((unsigned) &BAUD1CON)*8) + 4;
[; ;pic16lf1708.h: 13843: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16lf1708.h: 13845: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16lf1708.h: 13847: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16lf1708.h: 13849: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16lf1708.h: 13851: extern volatile __bit SENDB @ (((unsigned) &TX1STA)*8) + 3;
[; ;pic16lf1708.h: 13853: extern volatile __bit SLRA0 @ (((unsigned) &SLRCONA)*8) + 0;
[; ;pic16lf1708.h: 13855: extern volatile __bit SLRA1 @ (((unsigned) &SLRCONA)*8) + 1;
[; ;pic16lf1708.h: 13857: extern volatile __bit SLRA2 @ (((unsigned) &SLRCONA)*8) + 2;
[; ;pic16lf1708.h: 13859: extern volatile __bit SLRA4 @ (((unsigned) &SLRCONA)*8) + 4;
[; ;pic16lf1708.h: 13861: extern volatile __bit SLRA5 @ (((unsigned) &SLRCONA)*8) + 5;
[; ;pic16lf1708.h: 13863: extern volatile __bit SLRB4 @ (((unsigned) &SLRCONB)*8) + 4;
[; ;pic16lf1708.h: 13865: extern volatile __bit SLRB5 @ (((unsigned) &SLRCONB)*8) + 5;
[; ;pic16lf1708.h: 13867: extern volatile __bit SLRB6 @ (((unsigned) &SLRCONB)*8) + 6;
[; ;pic16lf1708.h: 13869: extern volatile __bit SLRB7 @ (((unsigned) &SLRCONB)*8) + 7;
[; ;pic16lf1708.h: 13871: extern volatile __bit SLRC0 @ (((unsigned) &SLRCONC)*8) + 0;
[; ;pic16lf1708.h: 13873: extern volatile __bit SLRC1 @ (((unsigned) &SLRCONC)*8) + 1;
[; ;pic16lf1708.h: 13875: extern volatile __bit SLRC2 @ (((unsigned) &SLRCONC)*8) + 2;
[; ;pic16lf1708.h: 13877: extern volatile __bit SLRC3 @ (((unsigned) &SLRCONC)*8) + 3;
[; ;pic16lf1708.h: 13879: extern volatile __bit SLRC4 @ (((unsigned) &SLRCONC)*8) + 4;
[; ;pic16lf1708.h: 13881: extern volatile __bit SLRC5 @ (((unsigned) &SLRCONC)*8) + 5;
[; ;pic16lf1708.h: 13883: extern volatile __bit SLRC6 @ (((unsigned) &SLRCONC)*8) + 6;
[; ;pic16lf1708.h: 13885: extern volatile __bit SLRC7 @ (((unsigned) &SLRCONC)*8) + 7;
[; ;pic16lf1708.h: 13887: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16lf1708.h: 13889: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16lf1708.h: 13891: extern volatile __bit SPEN @ (((unsigned) &RC1STA)*8) + 7;
[; ;pic16lf1708.h: 13893: extern volatile __bit SPLLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic16lf1708.h: 13895: extern volatile __bit SREN @ (((unsigned) &RC1STA)*8) + 5;
[; ;pic16lf1708.h: 13897: extern volatile __bit SSP1ADD0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic16lf1708.h: 13899: extern volatile __bit SSP1ADD1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic16lf1708.h: 13901: extern volatile __bit SSP1ADD2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic16lf1708.h: 13903: extern volatile __bit SSP1ADD3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic16lf1708.h: 13905: extern volatile __bit SSP1ADD4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic16lf1708.h: 13907: extern volatile __bit SSP1ADD5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic16lf1708.h: 13909: extern volatile __bit SSP1ADD6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic16lf1708.h: 13911: extern volatile __bit SSP1ADD7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic16lf1708.h: 13913: extern volatile __bit SSP1BUF0 @ (((unsigned) &SSP1BUF)*8) + 0;
[; ;pic16lf1708.h: 13915: extern volatile __bit SSP1BUF1 @ (((unsigned) &SSP1BUF)*8) + 1;
[; ;pic16lf1708.h: 13917: extern volatile __bit SSP1BUF2 @ (((unsigned) &SSP1BUF)*8) + 2;
[; ;pic16lf1708.h: 13919: extern volatile __bit SSP1BUF3 @ (((unsigned) &SSP1BUF)*8) + 3;
[; ;pic16lf1708.h: 13921: extern volatile __bit SSP1BUF4 @ (((unsigned) &SSP1BUF)*8) + 4;
[; ;pic16lf1708.h: 13923: extern volatile __bit SSP1BUF5 @ (((unsigned) &SSP1BUF)*8) + 5;
[; ;pic16lf1708.h: 13925: extern volatile __bit SSP1BUF6 @ (((unsigned) &SSP1BUF)*8) + 6;
[; ;pic16lf1708.h: 13927: extern volatile __bit SSP1BUF7 @ (((unsigned) &SSP1BUF)*8) + 7;
[; ;pic16lf1708.h: 13929: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16lf1708.h: 13931: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16lf1708.h: 13933: extern volatile __bit SSP1MSK0 @ (((unsigned) &SSP1MSK)*8) + 0;
[; ;pic16lf1708.h: 13935: extern volatile __bit SSP1MSK1 @ (((unsigned) &SSP1MSK)*8) + 1;
[; ;pic16lf1708.h: 13937: extern volatile __bit SSP1MSK2 @ (((unsigned) &SSP1MSK)*8) + 2;
[; ;pic16lf1708.h: 13939: extern volatile __bit SSP1MSK3 @ (((unsigned) &SSP1MSK)*8) + 3;
[; ;pic16lf1708.h: 13941: extern volatile __bit SSP1MSK4 @ (((unsigned) &SSP1MSK)*8) + 4;
[; ;pic16lf1708.h: 13943: extern volatile __bit SSP1MSK5 @ (((unsigned) &SSP1MSK)*8) + 5;
[; ;pic16lf1708.h: 13945: extern volatile __bit SSP1MSK6 @ (((unsigned) &SSP1MSK)*8) + 6;
[; ;pic16lf1708.h: 13947: extern volatile __bit SSP1MSK7 @ (((unsigned) &SSP1MSK)*8) + 7;
[; ;pic16lf1708.h: 13949: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16lf1708.h: 13951: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16lf1708.h: 13953: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16lf1708.h: 13955: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16lf1708.h: 13957: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16lf1708.h: 13959: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16lf1708.h: 13961: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16lf1708.h: 13963: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16lf1708.h: 13965: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16lf1708.h: 13967: extern volatile __bit SYNC @ (((unsigned) &TX1STA)*8) + 4;
[; ;pic16lf1708.h: 13969: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1708.h: 13971: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1708.h: 13973: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1708.h: 13975: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1708.h: 13977: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16lf1708.h: 13979: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16lf1708.h: 13981: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16lf1708.h: 13983: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16lf1708.h: 13985: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16lf1708.h: 13987: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16lf1708.h: 13989: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16lf1708.h: 13991: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16lf1708.h: 13993: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16lf1708.h: 13995: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16lf1708.h: 13997: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16lf1708.h: 13999: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16lf1708.h: 14001: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16lf1708.h: 14003: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16lf1708.h: 14005: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16lf1708.h: 14007: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16lf1708.h: 14009: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16lf1708.h: 14011: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16lf1708.h: 14013: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16lf1708.h: 14015: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16lf1708.h: 14017: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16lf1708.h: 14019: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16lf1708.h: 14021: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16lf1708.h: 14023: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16lf1708.h: 14025: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16lf1708.h: 14027: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16lf1708.h: 14029: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16lf1708.h: 14031: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16lf1708.h: 14033: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16lf1708.h: 14035: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16lf1708.h: 14037: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16lf1708.h: 14039: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16lf1708.h: 14041: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16lf1708.h: 14043: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16lf1708.h: 14045: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16lf1708.h: 14047: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16lf1708.h: 14049: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16lf1708.h: 14051: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16lf1708.h: 14053: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16lf1708.h: 14055: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16lf1708.h: 14057: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16lf1708.h: 14059: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16lf1708.h: 14061: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16lf1708.h: 14063: extern volatile __bit TMR4IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16lf1708.h: 14065: extern volatile __bit TMR4IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16lf1708.h: 14067: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16lf1708.h: 14069: extern volatile __bit TMR6IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16lf1708.h: 14071: extern volatile __bit TMR6IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16lf1708.h: 14073: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16lf1708.h: 14075: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16lf1708.h: 14077: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16lf1708.h: 14079: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16lf1708.h: 14081: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16lf1708.h: 14083: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16lf1708.h: 14085: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16lf1708.h: 14087: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16lf1708.h: 14089: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16lf1708.h: 14091: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16lf1708.h: 14093: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16lf1708.h: 14095: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16lf1708.h: 14097: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16lf1708.h: 14099: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16lf1708.h: 14101: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16lf1708.h: 14103: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16lf1708.h: 14105: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16lf1708.h: 14107: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16lf1708.h: 14109: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16lf1708.h: 14111: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16lf1708.h: 14113: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16lf1708.h: 14115: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16lf1708.h: 14117: extern volatile __bit TRMT @ (((unsigned) &TX1STA)*8) + 1;
[; ;pic16lf1708.h: 14119: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16lf1708.h: 14121: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16lf1708.h: 14123: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic16lf1708.h: 14125: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic16lf1708.h: 14127: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic16lf1708.h: 14129: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic16lf1708.h: 14131: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic16lf1708.h: 14133: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic16lf1708.h: 14135: extern volatile __bit TX9 @ (((unsigned) &TX1STA)*8) + 6;
[; ;pic16lf1708.h: 14137: extern volatile __bit TX9D @ (((unsigned) &TX1STA)*8) + 0;
[; ;pic16lf1708.h: 14139: extern volatile __bit TXEN @ (((unsigned) &TX1STA)*8) + 5;
[; ;pic16lf1708.h: 14141: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16lf1708.h: 14143: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16lf1708.h: 14145: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16lf1708.h: 14147: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16lf1708.h: 14149: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16lf1708.h: 14151: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16lf1708.h: 14153: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16lf1708.h: 14155: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16lf1708.h: 14157: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16lf1708.h: 14159: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16lf1708.h: 14161: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16lf1708.h: 14163: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16lf1708.h: 14165: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16lf1708.h: 14167: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16lf1708.h: 14169: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16lf1708.h: 14171: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16lf1708.h: 14173: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16lf1708.h: 14175: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16lf1708.h: 14177: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16lf1708.h: 14179: extern volatile __bit WPUC0 @ (((unsigned) &WPUC)*8) + 0;
[; ;pic16lf1708.h: 14181: extern volatile __bit WPUC1 @ (((unsigned) &WPUC)*8) + 1;
[; ;pic16lf1708.h: 14183: extern volatile __bit WPUC2 @ (((unsigned) &WPUC)*8) + 2;
[; ;pic16lf1708.h: 14185: extern volatile __bit WPUC3 @ (((unsigned) &WPUC)*8) + 3;
[; ;pic16lf1708.h: 14187: extern volatile __bit WPUC4 @ (((unsigned) &WPUC)*8) + 4;
[; ;pic16lf1708.h: 14189: extern volatile __bit WPUC5 @ (((unsigned) &WPUC)*8) + 5;
[; ;pic16lf1708.h: 14191: extern volatile __bit WPUC6 @ (((unsigned) &WPUC)*8) + 6;
[; ;pic16lf1708.h: 14193: extern volatile __bit WPUC7 @ (((unsigned) &WPUC)*8) + 7;
[; ;pic16lf1708.h: 14195: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16lf1708.h: 14197: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16lf1708.h: 14199: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16lf1708.h: 14201: extern volatile __bit WUE @ (((unsigned) &BAUD1CON)*8) + 1;
[; ;pic16lf1708.h: 14203: extern volatile __bit ZCD1EN @ (((unsigned) &ZCD1CON)*8) + 7;
[; ;pic16lf1708.h: 14205: extern volatile __bit ZCD1INTN @ (((unsigned) &ZCD1CON)*8) + 0;
[; ;pic16lf1708.h: 14207: extern volatile __bit ZCD1INTP @ (((unsigned) &ZCD1CON)*8) + 1;
[; ;pic16lf1708.h: 14209: extern volatile __bit ZCD1OUT @ (((unsigned) &ZCD1CON)*8) + 5;
[; ;pic16lf1708.h: 14211: extern volatile __bit ZCD1POL @ (((unsigned) &ZCD1CON)*8) + 4;
[; ;pic16lf1708.h: 14213: extern volatile __bit ZCDIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16lf1708.h: 14215: extern volatile __bit ZCDIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16lf1708.h: 14217: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16lf1708.h: 14219: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16lf1708.h: 14221: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16lf1708.h: 14223: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16lf1708.h: 14225: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16lf1708.h: 14227: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16lf1708.h: 14229: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16lf1708.h: 14231: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16lf1708.h: 14233: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16lf1708.h: 14235: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16lf1708.h: 14237: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 29: extern void __nop(void);
[; ;pic.h: 78: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 158: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;tmr4.h: 103: void TMR4_Initialize(void);
[; ;tmr4.h: 132: void TMR4_StartTimer(void);
[; ;tmr4.h: 164: void TMR4_StopTimer(void);
[; ;tmr4.h: 199: uint8_t TMR4_ReadTimer(void);
[; ;tmr4.h: 238: void TMR4_WriteTimer(uint8_t timerVal);
[; ;tmr4.h: 290: void TMR4_LoadPeriodRegister(uint8_t periodVal);
[; ;tmr4.h: 308: void TMR4_ISR(void);
[; ;tmr4.h: 326: void TMR4_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;tmr4.h: 344: extern void (*TMR4_InterruptHandler)(void);
[; ;tmr4.h: 362: void TMR4_DefaultInterruptHandler(void);
[; ;dac.h: 93: void DAC_Initialize(void);
[; ;dac.h: 140: void DAC_SetOutput(uint8_t inputData);
[; ;dac.h: 174: uint8_t DAC_GetOutput(void);
"59 mcc_generated_files/tmr4.c
[v _TMR4_InterruptHandler `*F5119 ~T0 @X0 1 e ]
[; ;tmr4.c: 59: void (*TMR4_InterruptHandler)(void);
"65
[v _TMR4_Initialize `(v ~T0 @X0 1 ef ]
"66
{
[; ;tmr4.c: 65: void TMR4_Initialize(void)
[; ;tmr4.c: 66: {
[e :U _TMR4_Initialize ]
[f ]
[; ;tmr4.c: 70: PR4 = 0x04;
"70
[e = _PR4 -> -> 4 `i `uc ]
[; ;tmr4.c: 73: TMR4 = 0x00;
"73
[e = _TMR4 -> -> 0 `i `uc ]
[; ;tmr4.c: 76: PIR2bits.TMR4IF = 0;
"76
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;tmr4.c: 79: PIE2bits.TMR4IE = 1;
"79
[e = . . _PIE2bits 0 1 -> -> 1 `i `uc ]
[; ;tmr4.c: 82: TMR4_SetInterruptHandler(TMR4_DefaultInterruptHandler);
"82
[e ( _TMR4_SetInterruptHandler (1 &U _TMR4_DefaultInterruptHandler ]
[; ;tmr4.c: 85: T4CON = 0x16;
"85
[e = _T4CON -> -> 22 `i `uc ]
[; ;tmr4.c: 86: }
"86
[e :UE 616 ]
}
"88
[v _TMR4_StartTimer `(v ~T0 @X0 1 ef ]
"89
{
[; ;tmr4.c: 88: void TMR4_StartTimer(void)
[; ;tmr4.c: 89: {
[e :U _TMR4_StartTimer ]
[f ]
[; ;tmr4.c: 91: T4CONbits.TMR4ON = 1;
"91
[e = . . _T4CONbits 0 1 -> -> 1 `i `uc ]
[; ;tmr4.c: 92: }
"92
[e :UE 617 ]
}
"94
[v _TMR4_StopTimer `(v ~T0 @X0 1 ef ]
"95
{
[; ;tmr4.c: 94: void TMR4_StopTimer(void)
[; ;tmr4.c: 95: {
[e :U _TMR4_StopTimer ]
[f ]
[; ;tmr4.c: 97: T4CONbits.TMR4ON = 0;
"97
[e = . . _T4CONbits 0 1 -> -> 0 `i `uc ]
[; ;tmr4.c: 98: }
"98
[e :UE 618 ]
}
"100
[v _TMR4_ReadTimer `(uc ~T0 @X0 1 ef ]
"101
{
[; ;tmr4.c: 100: uint8_t TMR4_ReadTimer(void)
[; ;tmr4.c: 101: {
[e :U _TMR4_ReadTimer ]
[f ]
"102
[v _readVal `uc ~T0 @X0 1 a ]
[; ;tmr4.c: 102: uint8_t readVal;
[; ;tmr4.c: 104: readVal = TMR4;
"104
[e = _readVal _TMR4 ]
[; ;tmr4.c: 106: return readVal;
"106
[e ) _readVal ]
[e $UE 619  ]
[; ;tmr4.c: 107: }
"107
[e :UE 619 ]
}
"109
[v _TMR4_WriteTimer `(v ~T0 @X0 1 ef1`uc ]
"110
{
[; ;tmr4.c: 109: void TMR4_WriteTimer(uint8_t timerVal)
[; ;tmr4.c: 110: {
[e :U _TMR4_WriteTimer ]
"109
[v _timerVal `uc ~T0 @X0 1 r1 ]
"110
[f ]
[; ;tmr4.c: 112: TMR4 = timerVal;
"112
[e = _TMR4 _timerVal ]
[; ;tmr4.c: 113: }
"113
[e :UE 620 ]
}
"115
[v _TMR4_LoadPeriodRegister `(v ~T0 @X0 1 ef1`uc ]
"116
{
[; ;tmr4.c: 115: void TMR4_LoadPeriodRegister(uint8_t periodVal)
[; ;tmr4.c: 116: {
[e :U _TMR4_LoadPeriodRegister ]
"115
[v _periodVal `uc ~T0 @X0 1 r1 ]
"116
[f ]
[; ;tmr4.c: 117: PR4 = periodVal;
"117
[e = _PR4 _periodVal ]
[; ;tmr4.c: 118: }
"118
[e :UE 621 ]
}
"120
[v _TMR4_ISR `(v ~T0 @X0 1 ef ]
"121
{
[; ;tmr4.c: 120: void TMR4_ISR(void)
[; ;tmr4.c: 121: {
[e :U _TMR4_ISR ]
[f ]
[; ;tmr4.c: 124: PIR2bits.TMR4IF = 0;
"124
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;tmr4.c: 126: if(TMR4_InterruptHandler)
"126
[e $ ! != _TMR4_InterruptHandler -> -> 0 `i `*F5119 623  ]
[; ;tmr4.c: 127: {
"127
{
[; ;tmr4.c: 128: TMR4_InterruptHandler();
"128
[e ( *U _TMR4_InterruptHandler ..  ]
"129
}
[e :U 623 ]
[; ;tmr4.c: 129: }
[; ;tmr4.c: 130: }
"130
[e :UE 622 ]
}
"133
[v _TMR4_SetInterruptHandler `(v ~T0 @X0 1 ef1`*F5116 ]
{
[; ;tmr4.c: 133: void TMR4_SetInterruptHandler(void (* InterruptHandler)(void)){
[e :U _TMR4_SetInterruptHandler ]
[v F5141 `(v ~T0 @X0 0 tf ]
[v _InterruptHandler `*F5141 ~T0 @X0 1 r1 ]
[f ]
[; ;tmr4.c: 134: TMR4_InterruptHandler = InterruptHandler;
"134
[e = _TMR4_InterruptHandler _InterruptHandler ]
[; ;tmr4.c: 135: }
"135
[e :UE 624 ]
}
"138
[v _currentIsOn `uc ~T0 @X0 1 e ]
[i _currentIsOn
-> -> 1 `i `uc
]
[; ;tmr4.c: 138: uint8_t currentIsOn = 1;
[; ;tmr4.c: 141: extern uint8_t dac_value;
[; ;tmr4.c: 143: extern uint8_t dc_frequency_flag;
"145
[v _TMR4_DefaultInterruptHandler `(v ~T0 @X0 1 ef ]
{
[; ;tmr4.c: 145: void TMR4_DefaultInterruptHandler(void){
[e :U _TMR4_DefaultInterruptHandler ]
[f ]
[; ;tmr4.c: 151: if (currentIsOn){
"151
[e $ ! != -> _currentIsOn `i -> -> -> 0 `i `uc `i 626  ]
{
[; ;tmr4.c: 152: currentIsOn = 0;
"152
[e = _currentIsOn -> -> 0 `i `uc ]
[; ;tmr4.c: 153: if (dc_frequency_flag){
"153
[e $ ! != -> _dc_frequency_flag `i -> -> -> 0 `i `uc `i 627  ]
{
[; ;tmr4.c: 155: DAC_SetOutput(dac_value);
"155
[e ( _DAC_SetOutput (1 _dac_value ]
"156
}
[; ;tmr4.c: 156: } else {
[e $U 628  ]
[e :U 627 ]
{
[; ;tmr4.c: 158: DAC_SetOutput(255);
"158
[e ( _DAC_SetOutput (1 -> -> 255 `i `uc ]
"159
}
[e :U 628 ]
"160
}
[; ;tmr4.c: 159: }
[; ;tmr4.c: 160: } else {
[e $U 629  ]
[e :U 626 ]
{
[; ;tmr4.c: 161: currentIsOn = 1;
"161
[e = _currentIsOn -> -> 1 `i `uc ]
[; ;tmr4.c: 162: DAC_SetOutput(dac_value);
"162
[e ( _DAC_SetOutput (1 _dac_value ]
"163
}
[e :U 629 ]
[; ;tmr4.c: 163: }
[; ;tmr4.c: 164: }
"164
[e :UE 625 ]
}
