
---------- Begin Simulation Statistics ----------
final_tick                                85549698500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 502756                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686780                       # Number of bytes of host memory used
host_op_rate                                   503743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.90                       # Real time elapsed on the host
host_tick_rate                              430106449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085550                       # Number of seconds simulated
sim_ticks                                 85549698500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.693403                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095337                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101781                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81341                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727267                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477273                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65312                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.710994                       # CPI: cycles per instruction
system.cpu.discardedOps                        190506                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42608978                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43401722                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001174                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38331275                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.584456                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        171099397                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132768122                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437652                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          307                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       713859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          455                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1428867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            461                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82007                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140377                       # Transaction distribution
system.membus.trans_dist::CleanEvict            70198                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145070                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145069                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82007                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       664728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 664728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23516992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23516992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227077                       # Request fanout histogram
system.membus.respLayer1.occupancy         1226713250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1045832000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            428667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       766552                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3296                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286343                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286342                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       425243                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2143876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       430080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85616640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86046720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          211016                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8984128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           926026                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029159                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 925256     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    764      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             926026                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1343904500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1067380993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5136499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2696                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               485233                       # number of demand (read+write) hits
system.l2.demand_hits::total                   487929                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2696                       # number of overall hits
system.l2.overall_hits::.cpu.data              485233                       # number of overall hits
system.l2.overall_hits::total                  487929                       # number of overall hits
system.l2.demand_misses::.cpu.inst                728                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226353                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227081                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               728                       # number of overall misses
system.l2.overall_misses::.cpu.data            226353                       # number of overall misses
system.l2.overall_misses::total                227081                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19374815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19433753000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58937500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19374815500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19433753000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           711586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               715010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          711586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              715010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.212617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.318096                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.317591                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.212617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.318096                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.317591                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80958.104396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85595.576378                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85580.709086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80958.104396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85595.576378                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85580.709086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140377                       # number of writebacks
system.l2.writebacks::total                    140377                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226349                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226349                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51657500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17111091500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17162749000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51657500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17111091500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17162749000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.212617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.318091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.317586                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.212617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.318091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317586                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70958.104396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75596.055207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75581.186117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70958.104396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75596.055207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75581.186117                       # average overall mshr miss latency
system.l2.replacements                         211016                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       626175                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           626175                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       626175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       626175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3080                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3080                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3080                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3080                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141273                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145070                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145070                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12773968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12773968500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88053.825739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88053.825739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145070                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11323278500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11323278500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506630                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78053.894672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78053.894672                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2696                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              728                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58937500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58937500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.212617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.212617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80958.104396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80958.104396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51657500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.212617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.212617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70958.104396                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70958.104396                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        343960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            343960                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6600847000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6600847000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       425243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        425243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.191145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.191145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81208.210819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81208.210819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81279                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81279                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5787813000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5787813000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.191135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.191135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71209.205330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71209.205330                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16035.563284                       # Cycle average of tags in use
system.l2.tags.total_refs                     1428535                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227400                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.282036                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.959497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        79.923712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15904.680075                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978733                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11239                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2290                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11655880                       # Number of tag accesses
system.l2.tags.data_accesses                 11655880                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          46592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14486336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14532928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8984128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8984128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              227077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140377                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140377                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            544619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         169332403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             169877022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       544619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           544619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      105016478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            105016478                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      105016478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           544619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        169332403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            274893499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226184.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008333884500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8369                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8369                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              603895                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132219                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227077                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140377                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227077                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    165                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8675                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8857                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3542490250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1134560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7797090250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15611.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34361.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84391                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227077                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       138771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.371641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.851058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.874673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        96254     69.36%     69.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19372     13.96%     83.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3523      2.54%     85.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1839      1.33%     87.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9747      7.02%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          712      0.51%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          589      0.42%     95.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          387      0.28%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6348      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       138771                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.111363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.043421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.883656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8271     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      0.30%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           63      0.75%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8369                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.770223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.740166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016660                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5245     62.67%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      0.65%     63.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2827     33.78%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              235      2.81%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8369                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14522368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8982400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14532928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8984128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       169.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       105.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    169.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85549667000                       # Total gap between requests
system.mem_ctrls.avgGap                     232817.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14475776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8982400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 544619.102310454124                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 169208965.710148006678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104996278.858890429139                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21798000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7775292250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2045320311750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29942.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34350.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14570195.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            492160200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            261566580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           804620880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          363040560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6753049680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23544621210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13024034880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45243093990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.851589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33605941250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2856620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49087137250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            498750420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            265069365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           815530800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          369586440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6753049680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23876849700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12744263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45323099925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.786787                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32882045000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2856620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49811033500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9658921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9658921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9658921                       # number of overall hits
system.cpu.icache.overall_hits::total         9658921                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3424                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3424                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3424                       # number of overall misses
system.cpu.icache.overall_misses::total          3424                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96050500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96050500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96050500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96050500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9662345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9662345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9662345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9662345                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000354                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000354                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000354                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000354                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28052.132009                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28052.132009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28052.132009                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28052.132009                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3296                       # number of writebacks
system.cpu.icache.writebacks::total              3296                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3424                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     92626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92626500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     92626500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92626500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000354                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000354                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27052.132009                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27052.132009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27052.132009                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27052.132009                       # average overall mshr miss latency
system.cpu.icache.replacements                   3296                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9658921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9658921                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3424                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3424                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96050500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96050500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9662345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9662345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28052.132009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28052.132009                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     92626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92626500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27052.132009                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27052.132009                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.955297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9662345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2821.946554                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.955297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999651                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19328114                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19328114                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51308553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51308553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51309058                       # number of overall hits
system.cpu.dcache.overall_hits::total        51309058                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       762673                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         762673                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       770584                       # number of overall misses
system.cpu.dcache.overall_misses::total        770584                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27248126000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27248126000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27248126000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27248126000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52071226                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52071226                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014796                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014796                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35727.141252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35727.141252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35360.357858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35360.357858                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194210                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3427                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.670557                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       626175                       # number of writebacks
system.cpu.dcache.writebacks::total            626175                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        58993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58993                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       703680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       703680                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       711586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       711586                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24918820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24918820000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25542010999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25542010999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35412.147567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35412.147567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35894.482183                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35894.482183                       # average overall mshr miss latency
system.cpu.dcache.replacements                 710561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40703421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40703421                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       417704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        417704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10659272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10659272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41121125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41121125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25518.722588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25518.722588                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          367                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       417337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       417337                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10230040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10230040000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010149                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24512.660033                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24512.660033                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10605132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10605132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       344969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       344969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16588853500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16588853500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48087.954280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48087.954280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58626                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58626                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286343                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14688780000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14688780000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026150                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51297.849083                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51297.849083                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           505                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7911                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8416                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939995                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7906                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    623190999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    623190999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939401                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78825.069441                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78825.069441                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.446713                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            711585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.105418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.446713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984811                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          357                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104871021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104871021                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85549698500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
