// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.name }} (
    input wire [0:0] cfg_clk,
    input wire [0:0] cfg_e,
    input wire [0:0] cfg_we,
    input wire [{{ module.ports.cfg_i|length }} - 1:0] cfg_i,
    output wire [{{ module.ports.cfg_o|length }} - 1:0] cfg_o,
    output wire [0:0] oe,
    input wire [0:0] opin_i,
    output wire [0:0] opin_o
    );

    assign opin_o = oe ? opin_i : 1'b0;

    {{ module.instances.i_cfg_data.model.name }} i_cfg_data (
        .cfg_clk            (cfg_clk)
        ,.cfg_e             (cfg_e)
        ,.cfg_we            (cfg_we)
        ,.cfg_i             (cfg_i)
        ,.cfg_o             (cfg_o)
        ,.cfg_d             (oe)
        );

endmodule
