// Seed: 3092190236
module module_0 (
    input id_0,
    output logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5
);
  logic id_6;
  logic id_7;
endmodule
module module_1 (
    input  id_0,
    output id_1
);
  logic id_6;
  always @(posedge 1) begin
    id_5 = 1'b0;
  end
  logic id_7;
  logic id_8;
endmodule
