module bram_checker(
        input logic GCLK,
        input logic [31:0] din,
        output logic [31:0] addrb,
        output logic LD[0],
    );
    
    always_comb begin
        
endmodule
