{
  "module_name": "clk-mt7622-eth.c",
  "hash_id": "f1c77e44d1a3eeb58b02c38a7f5d2b851fdaca935b800bb68b64a59551e9a394",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt7622-eth.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt7622-clk.h>\n\n#define GATE_ETH(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &eth_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate_regs eth_cg_regs = {\n\t.set_ofs = 0x30,\n\t.clr_ofs = 0x30,\n\t.sta_ofs = 0x30,\n};\n\nstatic const struct mtk_gate eth_clks[] = {\n\tGATE_ETH(CLK_ETH_HSDMA_EN, \"eth_hsdma_en\", \"eth_sel\", 5),\n\tGATE_ETH(CLK_ETH_ESW_EN, \"eth_esw_en\", \"eth_500m\", 6),\n\tGATE_ETH(CLK_ETH_GP2_EN, \"eth_gp2_en\", \"txclk_src_pre\", 7),\n\tGATE_ETH(CLK_ETH_GP1_EN, \"eth_gp1_en\", \"txclk_src_pre\", 8),\n\tGATE_ETH(CLK_ETH_GP0_EN, \"eth_gp0_en\", \"txclk_src_pre\", 9),\n};\n\nstatic const struct mtk_gate_regs sgmii_cg_regs = {\n\t.set_ofs = 0xE4,\n\t.clr_ofs = 0xE4,\n\t.sta_ofs = 0xE4,\n};\n\n#define GATE_SGMII(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &sgmii_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr_inv)\n\nstatic const struct mtk_gate sgmii_clks[] = {\n\tGATE_SGMII(CLK_SGMII_TX250M_EN, \"sgmii_tx250m_en\",\n\t\t   \"ssusb_tx250m\", 2),\n\tGATE_SGMII(CLK_SGMII_RX250M_EN, \"sgmii_rx250m_en\",\n\t\t   \"ssusb_eq_rx250m\", 3),\n\tGATE_SGMII(CLK_SGMII_CDR_REF, \"sgmii_cdr_ref\",\n\t\t   \"ssusb_cdr_ref\", 4),\n\tGATE_SGMII(CLK_SGMII_CDR_FB, \"sgmii_cdr_fb\",\n\t\t   \"ssusb_cdr_fb\", 5),\n};\n\nstatic u16 rst_ofs[] = { 0x34, };\n\nstatic const struct mtk_clk_rst_desc clk_rst_desc = {\n\t.version = MTK_RST_SIMPLE,\n\t.rst_bank_ofs = rst_ofs,\n\t.rst_bank_nr = ARRAY_SIZE(rst_ofs),\n};\n\nstatic const struct mtk_clk_desc eth_desc = {\n\t.clks = eth_clks,\n\t.num_clks = ARRAY_SIZE(eth_clks),\n\t.rst_desc = &clk_rst_desc,\n};\n\nstatic const struct mtk_clk_desc sgmii_desc = {\n\t.clks = sgmii_clks,\n\t.num_clks = ARRAY_SIZE(sgmii_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt7622_eth[] = {\n\t{ .compatible = \"mediatek,mt7622-ethsys\", .data = &eth_desc },\n\t{ .compatible = \"mediatek,mt7622-sgmiisys\", .data = &sgmii_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt7622_eth);\n\nstatic struct platform_driver clk_mt7622_eth_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt7622-eth\",\n\t\t.of_match_table = of_match_clk_mt7622_eth,\n\t},\n};\nmodule_platform_driver(clk_mt7622_eth_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}