
<html><head><title>Useful Tips</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="leenap" />
<meta name="CreateDate" content="2020-02-20" />
<meta name="CreateTime" content="1582191966" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="" />
<meta name="DocTitle" content="Mixed Signal (MS) Interoperability Guide" />
<meta name="DocType" content="Methodology" />
<meta name="FileTitle" content="Useful Tips" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="dmsflow" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-02-20" />
<meta name="ModifiedTime" content="1582191966" />
<meta name="NextFile" content="" />
<meta name="Group" content="" />
<meta name="Platform" content="" />
<meta name="PrevFile" content="Voltage_Dependent_Rule_Interoperability.html" />
<meta name="Product" content="Virtuoso Layout Suite,Innovus," />
<meta name="ProductFamily" content="Custom IC Design,Digital IC Design," />
<meta name="ProductVersion" content="20.10" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Mixed Signal (MS) Interoperability Guide -- Useful Tips" />
<meta name="Version" content="20.10" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="dmsflow201" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="dmsflowTOC.html">Contents</a></li><li><a class="prev" href="Voltage_Dependent_Rule_Interoperability.html" title="Voltage_Dependent_Rule_Interoperability">Voltage_Dependent_Rule_Interop ...</a></li><li style="float: right;"><a class="viewPrint" href="dmsflow.pdf">View/Print PDF</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Mixed Signal (MS) Interoperability Guide<br />Product Version 20.10, March 2020</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">18</div>
<h1 style="margin: 4px 0 4px;"><span>Useful Tips</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p></p>
<div class="toc-macro rbtoc1582191933545">
<ul class="toc-indentation">
<li><a href="#UsefulTips-RemovingPipeCharacterfromInstanceNames">Removing Pipe Character from Instance Names</a></li>
<li><a href="#UsefulTips-ViewingPCellsinInnovus">Viewing PCells in Innovus</a></li>
<li><a href="#UsefulTips-GlobalNetNameCollisionResolution">Global Net Name Collision Resolution</a></li>
<li><a href="#UsefulTips-NanoRouteSupportforNets">NanoRoute Support for Nets</a></li>
<li><a href="#UsefulTips-SavingBlackboxesinOpenAccess">Saving Blackboxes in OpenAccess</a></li>
<li><a href="#UsefulTips-ImportingthePowerandGroundNetsConnectionsUsingVerilogNetlist">Importing the Power and Ground Nets Connections Using Verilog Netlist</a></li>
<li><a href="#UsefulTips-TurningOffPowerandGroundConnectionsinaNetlist">Turning Off Power and Ground Connections in a Netlist</a>
<ul class="toc-indentation">
<li><a href="#UsefulTips-verilogAnnotateCommandSyntax">verilogAnnotate Command Syntax</a></li>
</ul>
</li>
<li><a href="#UsefulTips-SettingsforAutomaticAnnotationofBusBitsDuringAbstractGenerationusingVirtuosoAbstractGenerator">Settings for Automatic Annotation of Bus Bits During Abstract Generation using Virtuoso Abstract Generator</a></li>
<li><a href="#UsefulTips-TheInterfaceBitSettingofaTerminal">The Interface Bit Setting of a Terminal</a>
<ul class="toc-indentation">
<li><a href="#UsefulTips-RunningverilogAnnotate">Running verilogAnnotate</a></li>
<li><a href="#UsefulTips-CheckingforthePresenceoftheInterfaceBit">Checking for the Presence of the Interface Bit</a></li>
</ul>
</li>
<li><a href="#UsefulTips-GeneratingPowerandGroundPins">Generating Power and Ground Pins</a></li>
<li><a href="#UsefulTips-UsingAbstractViewsinInnovus">Using Abstract Views in Innovus</a></li>
<li><a href="#UsefulTips-PerformingPowerRoutingOutsideInnovus">Performing Power Routing Outside Innovus</a></li>
<li><a href="#UsefulTips-GeneratingAbstractswithAntennaInformation">Generating Abstracts with Antenna Information</a></li>
<li><a href="#UsefulTips-MappingVirtuosoBindKeystoInnovusBindKeys">Mapping Virtuoso Bind Keys to Innovus Bind Keys</a></li>
<li><a href="#UsefulTips-skilltotclSKILLtoTCLMapping">SKILL to TCL Mapping</a></li>
<li><a href="#UsefulTips-GeneratingaVerilogNetlistforInnovusfromaVirtuosoSchematic">Generating a Verilog Netlist for Innovus from a Virtuoso Schematic</a>
<ul class="toc-indentation">
<li><a href="#UsefulTips-NetlistingOptions">Netlisting Options</a></li>
<li><a href="#UsefulTips-SchematicandHierarchyEditorSetup">Schematic and Hierarchy Editor Setup</a></li>
<li><a href="#UsefulTips-NetlistGeneration">Netlist Generation</a></li>
<li><a href="#UsefulTips-ProblemsandSolutions">Problems and Solutions</a></li>
<li><a href="#UsefulTips-FilteringPowerandGroundNetsinVerilog">Filtering Power and Ground Nets in Verilog</a></li>
<li><a href="#UsefulTips-NetlistingOptions.1">Netlisting Options</a></li>
<li><a href="#UsefulTips-SchematicModifications">Schematic Modifications</a></li>
<li><a href="#UsefulTips-LimitationduetoSplitBusandBundlewith`MergeAll&#39;">Limitation due to Split Bus and Bundle with `Merge All&#39;</a></li>
</ul>
</li>
<li><a href="#UsefulTips-CreatingaNon-DefaultRuleinVirtuosoandthenUsingitinInnovus">Creating a Non-Default Rule in Virtuoso and then Using it in Innovus</a>
<ul class="toc-indentation">
<li><a href="#UsefulTips-UsingVirtuoso">Using Virtuoso</a></li>
<li><a href="#UsefulTips-UsingInnovus">Using Innovus</a></li>
</ul>
</li>
<li><a href="#UsefulTips-TroubleshootingCommonErrorsinInnovusOpenAccessFlow">Troubleshooting Common Errors in Innovus OpenAccess Flow</a>
<ul class="toc-indentation">
<li><a href="#UsefulTips-IMPOAX-717Error">IMPOAX-717 Error</a></li>
</ul>
</li>
<li><a href="#UsefulTips-WorkingwithOldVersionsofOpenAccessData">Working with Old Versions of OpenAccess Data</a></li>
</ul>
</div>
<h2 id="UsefulTips-RemovingPipeCharacterfromInstanceNames">Removing Pipe Character from Instance Names</h2>

<p>Generate physical hierarchy prefixes the &#8216;|&#8217; pipe character to instance names in the generated layout. This change in instance names can cause interoperability issues in certain flows where tools are name specific.</p>

<p>For example, suppose you have an OA-based VDI flow where the top level schematic is created from a verilog netlist using&#160;<code>verilog2oa</code>. Now, when you create a layout from the schematic view, the layout netlist prefixes all instances with &#8220;|&#8221;. This means if the instance names are&#160;<code>I0</code>,&#160;<code>I1</code>,&#160;<code>I2</code>, and so on in the schematic, they are changed to |I0, |I1, |I2 and so on in the generated layout.&#160;</p>

<p>To avoid such issues, set the following variable in the .cdsinit file before starting Virtuoso session:</p>

<p><code>envSetVal(&quot;layoutXL&quot; &quot;prefixLayoutInstNamesWithPipe&quot; &#39;boolean nil)</code></p>

<p>When you do so, the layout generation flow from schematic using&#160;<em>Generate From Source</em>&#160;does not prefix the &#8216;|&#8217; pipe character to instance names in the layout database.</p>
<h2 id="UsefulTips-ViewingPCellsinInnovus">Viewing PCells in Innovus</h2>

<p>To view pcells in Innovus, set the following variables on UNIX prompt before starting the Innovus session:</p>

<p><code>setenv CDS_ENABLE_EXP_PCELL TRUE</code></p>

<p><code>setenv CDS_EXP_PCELL_DIR &lt;directory path&gt;/.expressPcells</code></p>

<p><code></code></p>

<p></p>
<h2 id="UsefulTips-GlobalNetNameCollisionResolution">Global Net Name Collision Resolution</h2>

<p>If the module&#160;<code>dtmf_chip_block</code>&#160;has a local net name&#160;<code>?VDD?</code>&#160;that collides with a global net name&#160;<code>?VDD?</code>, then a local instance terminal power-connection requires access to the global net that is blocked by the local net with the same name. Therefore, a new global net&#160;<code>?OAX_VDD_1?&#160;</code>will be created while reading a design inside Innovus, as an equivalent net to the&#160;<code>?VDD?</code>&#160;global net and will be used for these power-connections. The two nets are effectively the same nets.</p>

<p>To avoid this collision, do not use local net names that collide with global net names.</p>
<h2 id="UsefulTips-NanoRouteSupportforNets">NanoRoute Support for Nets</h2>

<p>NanoRoute supports the following two use models for pre-routed nets.</p>

<p></p>
<ul><li>If a via does not match the net&#39;s non-default rule (NDR) via list, it is still allowed.
<p><strong>Note:&#160;</strong>Presently, there is a workaround that forces it to become a special via but NanoRoute will change to fully support it without changing it to a special via.</p>
</li></ul><ul><li>If a routing segment has an NDR that does not match the net&#39;s NDR, it will be allowed.&#160;<br /><strong>Note:&#160;</strong>If NanoRoute is used to route a net (for ECO routing or so on), it will rip-up all the odd vias and routing segments, and reroute them. There are a variety of ways NanoRoute can avoid routing a net:</li></ul><ul><li>By setting&#160;<code><span class="fontredcadence">setAttribute</span> -skip_routing</code>&#160;to&#160;<code>true</code>&#160;for that net.</li></ul><ul><li>By marking all the route segments as&#160;<code>FIXED</code>, and so on.</li></ul><h2 id="UsefulTips-SavingBlackboxesinOpenAccess">Saving Blackboxes in OpenAccess</h2>

<p>A blackbox must be committed into a partition before saving it to OpenAccess. After doing this, a cell type will not remain as blackbox, but will get saved as a block.</p>

<p></p>
<h2 id="UsefulTips-ImportingthePowerandGroundNetsConnectionsUsingVerilogNetlist">Importing the Power and Ground Nets Connections Using Verilog Netlist</h2>

<p>Innovus can infer global net connectivity from Verilog netlist so that you may not specify it through the multiple&#160;<code><span class="fontredcadence">globalNetConnect</span></code>&#160;commands. To enable this:</p>
<ul><li>All undefined PG connections should be defined by using&#160;<code><span class="fontredcadence">globalNetConnect</span></code>.</li></ul><ul><li>All power and ground net names must be defined in the configuration file.</li></ul><ul><li>Use the&#160;<code>-override</code>&#160;parameter such that&#160;<code><span class="fontredcadence">globalNetConnect</span></code>&#160;does not override the PG connections in the netlist.</li></ul><ul><li>Use the new&#160;<code>-<span class="fontredcadence">netlistOverride</span></code>&#160;parameter. Doing so, the physical netlist will reflect overrides but the logical netlist will not reflect such changes.</li></ul><h2 id="UsefulTips-TurningOffPowerandGroundConnectionsinaNetlist">Turning Off Power and Ground Connections in a Netlist</h2>

<p>The&#160;<code>oa2verilog</code>&#160;command contains a mechanism to determine which terminals of the cells in a library should be included in the output netlist. If a cell library has power and ground terminals, but you prefer to generate a Verilog netlist that does not contain power and ground terminals, run the&#160;<code>verilogAnnotate</code>&#160;command on a reference library containing cells to indicate the ports that should be output in the Verilog netlist.</p>
<h3 id="UsefulTips-verilogAnnotateCommandSyntax">verilogAnnotate Command Syntax</h3>

<p><code><code>verilogAnnotate<br />-refLibs&#160;<code><em>libList</em></code>&#160;<br />-verilog&#160;<code><em>fileList</em></code>&#160;<br />[-libDefFile&#160;<code><em>file</em></code>]&#160;<br />[-logFile&#160;<code><em>file</em></code>]&#160;<br />[-noInfo&#160;<code><em>msgIds</em></code>]&#160;<br />[-noWarning&#160;<code><em>msgIds</em></code>]&#160;<br />[-refViews&#160;<code><em>viewList</em></code>]&#160;<br />[-templateFile&#160;<code><em>file</em></code>]&#160;<br />[-tolerate]&#160;<br />[-h | -help]&#160;<br />[-v]&#160;<br />[-version]</code></code></p>

<p><code></code></p>

<p></p>
<h2 id="UsefulTips-SettingsforAutomaticAnnotationofBusBitsDuringAbstractGenerationusingVirtuosoAbstractGenerator">Settings for Automatic Annotation of Bus Bits During Abstract Generation using Virtuoso Abstract Generator</h2>

<p>While using Abstractor Generator tool for bus terminals use the following options before running the tool:</p>

<p>(&#160;<code>absSetOption( &quot;AnnotateBusInAbstract&quot; &quot;true&quot;))</code></p>

<p>You need to run&#160;<code>verilogAnnotate</code>&#160;after running Abstractor Generator (with above settings) to set the interface bit for each valid logical term in the cells. If you fail to run, you will get the following error while running&#160;<code><span class="fontredcadence">saveDesign</span> -<span class="fontredcadence">cellview</span></code>.</p>

<p><code>*ERROR: (IMPOAX-683): Unable to find module terminal &quot;D&quot; for module &quot;JACK&quot;. Can not create Connection Data for this terminal.</code></p>
<ul><li>If you are running&#160;<code><span class="fontredcadence">assembleDesign</span></code>&#160;on AMS blocks created in Virtuoso,&#160;<code>verilogAnnotate</code>&#160;needs to be run on the layout views (or the view name being used for&#160;<code><span class="fontredcadence">assembleDesign</span></code>) besides abstract views.</li></ul><ul><li>If you use VLS-XL to generate layouts, set the following and you can ignore bus annotation during abstract generation flow:&#160;<br /><code>envSetVal(&quot;layoutXL&quot; &quot;createImplicitBusTerminals&quot; &#39;boolean t)</code></li></ul><h2 id="UsefulTips-TheInterfaceBitSettingofaTerminal">The Interface Bit Setting of a Terminal</h2>

<p>To preserve the logical connectivity of a terminal to the corresponding net, the terminal of the block/cell must have the&#160;<code>isInterface</code>&#160;bit set to&#160;<code>true</code>.&#160;</p>

<p>The following examples depict what can happen when the interface bit is not properly set:</p>

<p><strong>Example 1 - isInterface of both the bus and its individual scalar terminals is set to true</strong></p>

<p>Consider a design in which the&#160;<code>isInterface</code>&#160;attribute of both the bus, such as <code>main_bus&lt;1:0&gt;</code>, and its individual scalar terminals, such as <code>main_bus &lt;1&gt;</code> and <code>main_bus &lt;0&gt;</code>, is set to&#160;<code>true</code>. In this case, you may encounter an error <span>with the following message </span>during the&#160;<code><span class="fontredcadence">assembleDesign</span></code>&#160;step in Innovus:</p>

<p><code>Duplicate Fterms are encountered</code></p>

<p>To resolve the problem, run <code>verilogAnnoate</code> to turn off the <code>isInterface</code> attribute of both scalar terminals.</p>

<p><strong>Example 2 - Some terminals in the block/cell do not have isInterface set to true during partitioning</strong></p>

<p>Consider a situation in which some of the terminals in the block/cell do not have the <code>isInterface</code> bit set to <code>true</code> d<span>uring the partitioning of a design. In this case, these terminals will have issues </span>when the block is being assembled with the top level.&#160;</p>

<p>The <code>isInterface</code> bit is meant to align with the Verilog modules. So, if an OpenAccess abstract terminal has <code>isInterface = nil</code>, it should not appear in the Verilog netlist when running <code><span class="fontredcadence">saveNetlist</span></code>, unless the <code>-<span class="fontredcadence">includePowerGround</span></code> or <code>-phys</code> options are used. Terminals with <code>isInterface = nil</code> should be connected only to a <code>USE POWER/GROUND</code> net, not a regular signal net. Assuming that the Verilog module (and <code>.lib</code>) has port, running <code>verilogAnnotate</code> will set the bit on the abstract&#39;s terminal to <code>true</code> instead of <code>nil</code>.</p>

<p>To fix this problem, run the <code>verilogAnnotate</code> command on the layout view of the cell or recreate the reference libraries with the interface bit set for this terminal.</p>
<h3 id="UsefulTips-RunningverilogAnnotate">Running verilogAnnotate</h3>

<p>Run <code>verilogAnnotate</code> as follows:</p>

<p><code>verilogAnnotate -refLibs <em>libraryList</em> -verilog <em>fileList</em> [<em>Optional_Arguments</em>]</code></p>

<p><strong>Example</strong></p>

<p><code><span class="fontredcadence">restoreDesign</span> -<span class="fontredcadence">cellview</span> {<em>lib cell view</em>}</code></p>

<p># If you have <span>only </span>the top-level design netlist but not the specific cell&#39;s netlist, you first need to generate a leaf-only netlist as follows:</p>

<p><code><span class="fontredcadence">saveNetlist</span> leafOnly.v -<span class="fontredcadence">onlyLeafCell</span></code></p>

<p># Make sure you have write permission to update the OpenAccess file:</p>

<p><code>verilogAnnotate -refLibs library_1 -verilog leafOnly.v</code></p>

<p><code>exit</code></p>

<p>#Restart the tool</p>

<p><code><span class="fontredcadence">restoreDesign</span> -<span class="fontredcadence">cellview</span> {lib cell view}</code></p>

<p><code><span class="fontredcadence">attachTerm</span> <em>...</em></code></p>

<p><code><span class="fontredcadence">saveDesign</span> <em>...</em></code></p>

<p>The saved design will have the changes saved.</p>
<h3 id="UsefulTips-CheckingforthePresenceoftheInterfaceBit">Checking for the Presence of the Interface Bit</h3>

<p><span>Before moving to the Innovus flow, </span>you may want to check that certain terminals carry these interface bits. To do so, run oaDBChecker and check the log file for INFO such as the following:</p>

<p><code>Checking for status of interface bit for all blocks in the current view...</code><br /><code>INFO (CHECKER_DESGN-14): Interface bit on terminal &#39;cntrlyo&lt;7&gt;&#39; of cell &#39;dtmf_chip&#39; is set to false.</code></p>

<p><code></code></p>

<p></p>

<p></p>
<h2 id="UsefulTips-GeneratingPowerandGroundPins">Generating Power and Ground Pins</h2>

<p>Power and ground pins are created in three ways:</p>
<ul><li>When you create a power mesh in Innovus, power and ground pins are automatically generated in VDI.</li></ul><ul><li>In <code><span class="fontredcadence">sroute</span></code>, you have an option to create pins at the intersection of the power grid and <code>prBoundary</code>.</li></ul><ul><li>Use the&#160;<code><span class="fontredcadence">createPGPin</span></code>&#160;command in Innovus.</li></ul><h2 id="UsefulTips-UsingAbstractViewsinInnovus">Using Abstract Views in Innovus</h2>

<p>Innovus is designed to use abstract views. If the cells remastered with layout views are read in Innovus, then errors might appear with&#160;<code><span class="fontredcadence">verifyGeometry</span></code>, and so on.</p>
<h2 id="UsefulTips-PerformingPowerRoutingOutsideInnovus">Performing Power Routing Outside Innovus</h2>

<p>Power routes created using Virtuoso might not have the&#160;<code>stripe</code>&#160;attribute that is needed by <code><span class="fontredcadence">sroute</span></code> in Innovus. To set the shape&#160;attribute on all the special wires (power routes) of <code>$my_nets</code> to <code>stripe</code>, use the following command in Innovus:</p>

<p><code><span class="fontredcadence">dbSet</span> $my_nets.<span class="fontredcadence">sWires</span>.shape stripe</code></p>
<h2 id="UsefulTips-GeneratingAbstractswithAntennaInformation">Generating Abstracts with Antenna Information</h2>

<p>To generate abstracts with antenna information, you can use either&#160;<code>write_lef_abstract</code>&#160;(after&#160;<code><span class="fontredcadence">verifyProcessAntenna</span></code>),&#160;<code><span class="fontredcadence">save_abstract</span></code>&#160;(after&#160;<code><span class="fontredcadence">verifyProcessAntenna</span></code>), or use the abstract tool. If you want to do cover obstruction style modeling for the completed partition, use&#160;<code>write_lef_abstract</code>/<code><span class="fontredcadence">save_abstract</span></code>. For detailed modeling, you can use the abstract tool.</p>

<p>For determining metal density, you can run&#160;<code><span class="fontredcadence">verifyMetalDensity</span></code>&#160;<code>-<span class="fontredcadence">saveToDB</span>&#160;</code>before&#160;<code>write_lef_abstract</code>/<code><span class="fontredcadence">save_abstract</span></code>.</p>

<p><strong>Note:&#160;</strong>Using non-overlapping windows is recommended for this usage.</p>

<p></p>
<h2 id="UsefulTips-MappingVirtuosoBindKeystoInnovusBindKeys">Mapping Virtuoso Bind Keys to Innovus Bind Keys</h2>

<p>There is an internal map that tries to find Innovus equivalent commands for the user&#39;s Virtuoso bindkeys and assigns them to the keys according to the user&#39;s Virtuoso setup. For example, if a Virtuoso bindkey uses<code>&#160;hiRedraw()</code>&#160;as bindkey instead of the default key in Innovus, the Innovus behavior aligns in a way that it now maps to the&#160;<code><span class="fontredcadence">redraw</span></code>&#160;command in Innovus.</p>

<p><code><br /></code></p>

<p>The following table describes the mapping between Virtuoso bind keys to Innovus bind keys.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd">
<p><strong>Virtuoso Action </strong></p>
</td>
<td class="confluenceTd">
<p><strong>Innovus Action </strong></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiClearRuler()</code></p>
</td>
<td class="confluenceTd">
<p><code>cleanRuler</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiMerge()</code></p>
</td>
<td class="confluenceTd">
<p><code>mergeWire</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leEditDesignProperties()</code></p>
</td>
<td class="confluenceTd">
<p><code>summaryReport</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiReShape()</code></p>
</td>
<td class="confluenceTd">
<p><code>resizeMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiSearch()</code></p>
</td>
<td class="confluenceTd">
<p><code>getWireInfo</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>hiRedo()</code></p>
</td>
<td class="confluenceTd">
<p><code>redo</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>hiZoomOut()</code></p>
</td>
<td class="confluenceTd">
<p><code>zoomOut</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geSingleSelectPoint()</code></p>
</td>
<td class="confluenceTd">
<p><code>selectMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiCopy()</code></p>
</td>
<td class="confluenceTd">
<p><code>copySpecialWire</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiEditDisplayOptions()</code></p>
</td>
<td class="confluenceTd">
<p><code>popUpEdit</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>hiZoomAbsoluteScale</code><br /><code>(hiGetCurrentWindow())</code></p>
</td>
<td class="confluenceTd">
<p><code>fit</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiCreateRuler()</code></p>
</td>
<td class="confluenceTd">
<p><code>createRuler</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiMove()</code></p>
</td>
<td class="confluenceTd">
<p><code>moveWireMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiCreateVia()</code></p>
</td>
<td class="confluenceTd">
<p><code>addViaMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiEditProp()</code></p>
</td>
<td class="confluenceTd">
<p><code>attributeEditor</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiRotate()</code></p>
</td>
<td class="confluenceTd">
<p><code>rotateInstance</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiStretch()</code></p>
</td>
<td class="confluenceTd">
<p><code>stretchWireMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leUndo()</code></p>
</td>
<td class="confluenceTd">
<p><code>undo</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>hiPrevWinView</code><code><br /></code><code>(hiGetCurrentWindow())</code></p>
</td>
<td class="confluenceTd">
<p><code>previousView</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>hiZoomIn()</code></p>
</td>
<td class="confluenceTd">
<p><code>zoomIn</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geScroll</code><code><br /></code><code>(nil \\\&quot;n\\\&quot; nil)</code></p>
</td>
<td class="confluenceTd">
<p><code>panUp</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geScroll</code><code><br /></code><code>(nil \\\&quot;s\\\&quot; nil)</code></p>
</td>
<td class="confluenceTd">
<p><code>panDown</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geScroll</code><code><br /></code><code>(nil \\\&quot;w\\\&quot; nil)</code></p>
</td>
<td class="confluenceTd">
<p><code>panLeft</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geScroll</code><code><br /></code><code>(nil \\\&quot;e\\\&quot; nil)</code></p>
</td>
<td class="confluenceTd">
<p><code>panRight</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geSave()</code></p>
</td>
<td class="confluenceTd">
<p><code>saveDesign</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiDelete()</code></p>
</td>
<td class="confluenceTd">
<p><code>deleteSelected</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>cancelEnterFun()</code></p>
</td>
<td class="confluenceTd">
<p><code>cancel</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>geDeselectAllFig()</code></p>
</td>
<td class="confluenceTd">
<p><code>deselectAll</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leSetFormSnapMode</code><code><br /></code><code>(\\\&quot;90XFirst\\\&quot;)</code></p>
</td>
<td class="confluenceTd">
<p><code>snapFloorplan</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>hiRedraw()</code></p>
</td>
<td class="confluenceTd">
<p><code>redraw</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>leHiSplit()</code></p>
</td>
<td class="confluenceTd">
<p><code>splitWire</code></p>
</td>
</tr>
</tbody></table></div>

<p></p>

<p><br /></p>

<p></p>
<h2 id="UsefulTips-skilltotclSKILLtoTCLMapping"><span class="confluence-anchor-link" id="UsefulTips-skilltotcl"></span>SKILL to TCL Mapping</h2>

<p>The following table shows the mapping of Virtuoso SKILL functions to Innovus TCL functions while using the&#160;<code><span class="fontredcadence">setOaxMode&#160;-bindkeyFile</span></code><span class="fontredcadence">&#160;parameter</span>.</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd">
<p><strong>Virtuoso Key <br />(Default)</strong></p>
</td>
<td class="confluenceTd">
<p><strong>SKILL Function</strong></p>
</td>
<td class="confluenceTd">
<p><strong>Innovus Key<br />(Default)</strong></p>
</td>
<td class="confluenceTd">
<p><strong>Innovus Action</strong></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-k </code></p>
</td>
<td class="confluenceTd">
<p><code>leHiClearRuler()</code></p>
</td>
<td class="confluenceTd">
<p><code>K</code></p>
</td>
<td class="confluenceTd">
<p><code>cleanRuler</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-m</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiMerge()</code></p>
</td>
<td class="confluenceTd">
<p><code>M</code></p>
</td>
<td class="confluenceTd">
<p><code>mergeWire</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-q</code></p>
</td>
<td class="confluenceTd">
<p><code>leEditDesignProperties()</code></p>
</td>
<td class="confluenceTd">
<p><code>Q</code></p>
</td>
<td class="confluenceTd">
<p><code>summaryReport</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-r</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiReShape()</code></p>
</td>
<td class="confluenceTd">
<p><code>R</code></p>
</td>
<td class="confluenceTd">
<p><code>resizeMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-s</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiSearch()</code></p>
</td>
<td class="confluenceTd">
<p><code>S</code></p>
</td>
<td class="confluenceTd">
<p><code>getWireInfo</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-u</code></p>
</td>
<td class="confluenceTd">
<p><code>hiRedo()</code></p>
</td>
<td class="confluenceTd">
<p><code>U</code></p>
</td>
<td class="confluenceTd">
<p><code>redo</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift</code><code><br /></code>&lt;<code>DrawThru3</code>&gt;</p>
</td>
<td class="confluenceTd">
<p><code>hiZoomOut()</code></p>
</td>
<td class="confluenceTd">
<p><code>Z</code></p>
</td>
<td class="confluenceTd">
<p><code>zoomOut</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>a</code></p>
</td>
<td class="confluenceTd">
<p><code>geSingleSelectPoint()</code></p>
</td>
<td class="confluenceTd">
<p><code>a</code></p>
</td>
<td class="confluenceTd">
<p><code>selectMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>c</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiCopy()</code></p>
</td>
<td class="confluenceTd">
<p><code>c</code></p>
</td>
<td class="confluenceTd">
<p><code>copySpecialWire</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>e</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiEditDisplayOptions()</code></p>
</td>
<td class="confluenceTd">
<p><code>e</code></p>
</td>
<td class="confluenceTd">
<p><code>popUpEdit</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p>f</p>
</td>
<td class="confluenceTd">
<p><code>hiZoomAbsoluteScale</code><code><br /></code><code>(hiGetCurrentWindow())</code></p>
</td>
<td class="confluenceTd">
<p><code>f</code></p>
</td>
<td class="confluenceTd">
<p><code>fit</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>k</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiCreateRuler()</code></p>
</td>
<td class="confluenceTd">
<p><code>k</code></p>
</td>
<td class="confluenceTd">
<p><code>createRuler</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>m</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiMove()</code></p>
</td>
<td class="confluenceTd">
<p><code>m</code></p>
</td>
<td class="confluenceTd">
<p><code>moveWireMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>o</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiCreateVia()</code></p>
</td>
<td class="confluenceTd">
<p><code>o</code></p>
</td>
<td class="confluenceTd">
<p><code>addViaMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>q</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiEditProp()</code></p>
</td>
<td class="confluenceTd">
<p><code>q</code></p>
</td>
<td class="confluenceTd">
<p><code>attributeEditor</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Shift-o</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiRotate()</code></p>
</td>
<td class="confluenceTd">
<p><code>r</code></p>
</td>
<td class="confluenceTd">
<p><code>rotateInstance</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>s</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiStretch()</code></p>
</td>
<td class="confluenceTd">
<p><code>s</code></p>
</td>
<td class="confluenceTd">
<p><code>stretchWireMode</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>u</code></p>
</td>
<td class="confluenceTd">
<p><code>leUndo()</code></p>
</td>
<td class="confluenceTd">
<p><code>u</code></p>
</td>
<td class="confluenceTd">
<p><code>undo</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>w</code></p>
</td>
<td class="confluenceTd">
<p><code>hiPrevWinView</code><code><br /></code><code>(hiGetCurrentWindow())</code></p>
</td>
<td class="confluenceTd">
<p><code>w</code></p>
</td>
<td class="confluenceTd">
<p><code>previousView</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>z</code></p>
</td>
<td class="confluenceTd">
<p><code>hiZoomIn()</code></p>
</td>
<td class="confluenceTd">
<p><code>z</code></p>
</td>
<td class="confluenceTd">
<p><code>zoomIn</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>4-</code> Down arrow key</p>
</td>
<td class="confluenceTd">
<p><code>geScroll(nil \\\&quot;n\\\&quot; </code><code>nil)</code></p>
</td>
<td class="confluenceTd">
<p>Up</p>
</td>
<td class="confluenceTd">
<p><code>panUp</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>5-</code> Down arrow key</p>
</td>
<td class="confluenceTd">
<p><code>geScroll(nil \\\&quot;s\\\&quot; </code><code>nil)</code></p>
</td>
<td class="confluenceTd">
<p>Down</p>
</td>
<td class="confluenceTd">
<p><code>panDown</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>4-</code>Down arrow key</p>
</td>
<td class="confluenceTd">
<p><code>geScroll(nil \\\&quot;w\\\&quot; </code><code>nil) </code></p>
</td>
<td class="confluenceTd">
<p>Left</p>
</td>
<td class="confluenceTd">
<p><code>panLeft</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>5-</code>Down arrow key</p>
</td>
<td class="confluenceTd">
<p><code>geScroll(nil \\\&quot;e\\\&quot; </code><code>nil)</code></p>
</td>
<td class="confluenceTd">
<p>Right</p>
</td>
<td class="confluenceTd">
<p><code>panRight</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>F2</code></p>
</td>
<td class="confluenceTd">
<p><code>geSave()</code></p>
</td>
<td class="confluenceTd">
<p><code>F2</code></p>
</td>
<td class="confluenceTd">
<p><code>saveDesign</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Delete</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiDelete()</code></p>
</td>
<td class="confluenceTd">
<p>Delete</p>
</td>
<td class="confluenceTd">
<p><code>deleteSelected</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Escape</code></p>
</td>
<td class="confluenceTd">
<p><code>cancelEnterFun()</code></p>
</td>
<td class="confluenceTd">
<p>Escape</p>
</td>
<td class="confluenceTd">
<p><code>cancel</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Ctrl-d</code></p>
</td>
<td class="confluenceTd">
<p><code>geDeselectAllFig()</code></p>
</td>
<td class="confluenceTd">
<p><code>Ctrl-d</code></p>
</td>
<td class="confluenceTd">
<p><code>deselectAll</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Ctrl-n</code></p>
</td>
<td class="confluenceTd">
<p><code>leSetFormSnapMode</code><code><br /></code><code>(\\\&quot;90XFirst\\\&quot;)</code></p>
</td>
<td class="confluenceTd">
<p><code>Ctrl-n</code></p>
</td>
<td class="confluenceTd">
<p><code>snapFloorplan</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Ctrl-r</code></p>
</td>
<td class="confluenceTd">
<p><code>hiRedraw()</code></p>
</td>
<td class="confluenceTd">
<p><code>Ctrl-r</code></p>
</td>
<td class="confluenceTd">
<p><code>redraw</code></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>Ctrl-s</code></p>
</td>
<td class="confluenceTd">
<p><code>leHiSplit()</code></p>
</td>
<td class="confluenceTd">
<p><code>Ctrl-s</code></p>
</td>
<td class="confluenceTd">
<p><code>splitWire</code></p>
</td>
</tr>
</tbody></table></div>

<p><strong>Note:&#160;</strong>If the&#160;<code><span class="fontredcadence">setOaxMode&#160;-bindkeyFile</span></code><span class="fontredcadence">&#160;parameter</span> <span class="fontredcadence">is used</span>, then the Virtuoso Key column applies to Innovus for all of the equivalent commands in the mapping.</p>

<p></p>
<h2 id="UsefulTips-GeneratingaVerilogNetlistforInnovusfromaVirtuosoSchematic">Generating a Verilog Netlist for Innovus from a Virtuoso Schematic</h2>

<p>This section describes the various settings available to generate Verilog netlist for Innovus from a Virtuoso schematic. These settings are categorized as:</p>
<ul><li>Netlisting Options</li></ul><ul><li>Schematic and Hierarchy Editor setup</li></ul><ul><li>Netlist Generation</li></ul><h3 id="UsefulTips-NetlistingOptions">Netlisting Options</h3>

<p>The following table describes the variable settings that need to be done in the&#160;<code>.simrc</code>&#160;file:</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><td class="confluenceTd">
<p><strong>Settings</strong></p>
</td>
<td class="confluenceTd">
<p><strong>Function</strong></p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>simVerilogFlattenBuses=nil</code></p>
</td>
<td class="confluenceTd">
<p>Preserves the bus syntax in order to avoid the individual bits to be created instead of the bus syntax.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>simVerilogNetlistExplicit=t</code></p>
</td>
<td class="confluenceTd">
<p>Dumps explicit connection which is required for Innovus.</p>
</td>
</tr>
<tr><td class="confluenceTd"><code>simVerilogGenerateLogicalVerilog=t</code></td>
<td class="confluenceTd">Generates a logical verilog netlist for a design.</td>
</tr>
<tr><td class="confluenceTd">
<p><code>simVerilogGenerateSingleNetlistFile=t</code></p>
</td>
<td class="confluenceTd">
<p>Generates a single netlist instead of splitting them into multiple ones (one netlist per module).</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>vlogExpandIteratedInst=t</code></p>
</td>
<td class="confluenceTd">
<p>Expands the iterated instances for Innovus.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>vlogifCompatibilityMode=&quot;4.0&quot;</code></p>
</td>
<td class="confluenceTd">
<p>Dumps out the Verilog version.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="UsefulTips-SchematicandHierarchyEditorSetup">Schematic and Hierarchy Editor Setup</h3>
<ul><li>Ensure that there are no Pcells at the top-level schematic. If you don&#39;t want the power and ground connections to be a part of the netlist, see the&#160;<a href="#UsefulTips-Filtering">Filtering Power and Ground Nets in Verilog</a>&#160;section.</li></ul><ul><li>In the Hierarchy Editor (control schematic traversal), set the&#160;<code>viewList</code>&#160;and the&#160;<code>stopList</code>&#160;in order to traverse the design correctly. For each instance make sure to define the `view to use&#39; accurately.</li></ul><ul><li>`viewToUse&#39; symbol&#160;<br />Instances with `viewToUse&#39; specified as symbol are interpreted in Innovus as follows:</li></ul><ul><li>If no Verilog netlist exists and `abstract&#39; view exists, it is considered as an IP (stop at the IP level).</li></ul><ul><li>If Verilog netlist exists and no `abstract&#39; exists, it is considered as a module with no physical representation (physically flatten).</li></ul><ul><li>If no Verilog netlist exists and no `abstract&#39; exists, it is considered as an empty module with no physical representation.</li></ul><h3 id="UsefulTips-NetlistGeneration">Netlist Generation</h3>

<p>Generate the netlist using&#160;<em>CIW</em>--<em>Tools</em>--<em>NC-Verilog</em>&#160;or from Virtuoso Schematic Editor using&#160;<em>Launch</em>--<em>Simulation</em>--<em>NC-Verilog.</em></p>

<p>Now, use the&#160;<em>Commands-Generate Netlist</em>&#160;menu command after initializing the design.</p>

<p>Following is the SKILL equivalent of the NC-Verilog based command:</p>
<ul><li><code>deInstallApp(getCurrentWindow() &quot;NC-Verilog&quot;)</code></li></ul><ul><li><code>vtoolsIseGNCForm-&gt;simSimButton-&gt;value= nil</code></li></ul><ul><li><code>vtoolsIseGNCForm-&gt;simElabButton-&gt;value= nil</code></li></ul><ul><li><code>vtoolsIseGNCForm-&gt;simCompileButton-&gt;value= t</code></li></ul><ul><li><code>vlogifNCInitDesign()</code></li></ul><ul><li><code>vlogifNCNetlist()</code><br />The<code>&#160;vlogifNCNetlist()</code>&#160;skill function&#160;generates the verilog netlist from the schematic from which it has been run.</li></ul>
<p>For more information on generating a netlist, see&#160;<em>Virtuoso NC-Verilog Environment User Guide</em>.</p>
<h3 id="UsefulTips-ProblemsandSolutions">Problems and Solutions</h3>
<ul><li>If you have the inherited connections dumped out (<code><em>inh_xx</em></code>&#160;ports).&#160;<br />Solution: Read the&#160;<a href="#UsefulTips-Filtering">Filtering Power and Ground Nets in Verilog</a>.</li></ul><ul><li>Verilog netlist is naming array instance as&#160;<code>INST_n_</code>&#160;but the instance name in Virtuoso is&#160;<code>INST(n)</code>.&#160;<br />Solution: Type the following:&#160;<br /><br /><code>hnlMapInstName = `(&quot;!&quot; &quot;#&quot; &quot;$&quot; &quot;%&quot; &quot;&amp;&quot; &quot;(&quot; &quot;)&quot; &quot;*&quot; &quot;+&quot; &quot;,&quot; &quot;-&quot; (&#160;</code><code>&quot;.&quot; &quot;_&quot;) (&quot;/&quot; &quot;_&quot;) &quot;:&quot; &quot;;&quot; ( &quot;&lt;&quot; &quot;(&quot;) &quot;=&quot; (&quot;&gt;&quot; &quot;)&quot; ) &quot;?&quot; &quot;@&quot; &quot;[&quot;&#160;</code><code>&quot;\\&quot; &quot;]&quot; &quot;^&quot; &quot;`&quot; &quot; &quot;{&quot; &quot;|&quot; &quot;}&quot; &quot;~&quot;)</code><br /><br />You need as well to escape manually iterated instances due to the (): AND2_C \I5(0) ( .g(net7[0]), .A(A), .B(B));</li></ul>
<p><span class="confluence-anchor-link" id="UsefulTips-Filtering"></span></p>
<h3 id="UsefulTips-FilteringPowerandGroundNetsinVerilog">Filtering Power and Ground Nets in Verilog</h3>

<p>The following methods can be used to filter power and ground nets in Verilog:</p>
<ul><li>Netlisting Options</li></ul><ul><li>Schematic modifications</li></ul><h3 id="UsefulTips-NetlistingOptions.1">Netlisting Options</h3>

<p>Set the following in the<code>.simrc</code>&#160;file:</p>

<p><code>simVerilogGenerateLogicalVerilog=t</code></p>

<p>This option could be used in addition to the ones mentioned in the Schematic Modifications section.</p>
<h3 id="UsefulTips-SchematicModifications">Schematic Modifications</h3>

<p>Perform the following schematic modifications:</p>
<ul><li><a href="#UsefulTips-ModifySchematicviews">Modify Schematic views</a></li></ul><ul><li><a href="#UsefulTips-ModifySymbolviews">Modify Symbol views</a></li></ul><ul><li><a href="#UsefulTips-SchemeModManual">Schematic modifications: Manual</a></li></ul><ul><li><a href="#UsefulTips-SchemeModAuto">Schematic Modifications: Automated</a></li></ul><h4 id="UsefulTips-ModifySchematicviews">Modify Schematic views</h4>
<ol><li>Set the signal type&#160;<code>power</code>&#160;to specify power nets.</li><li>Set the signal type&#160;<code>ground</code>&#160;to specify ground nets.</li><li>Set the signal type to&#160;<code>tieHi</code>/<code>tieLo</code>&#160;on signals which need to be of these types.</li></ol>
<p><strong>Note:&#160;</strong>Ensure that the nets which are not power or ground are set to a signal type other than&#160;<code>power</code>,&#160;<code>ground</code>,&#160;<code>tieHi</code>&#160;or&#160;<code>tieLo</code>.</p>
<h4 id="UsefulTips-ModifySymbolviews">Modify Symbol views</h4>
<ol><li>Set the signal type to&#160;<code>power</code>&#160;for the power symbol pins.</li><li>Set the signal type to&#160;<code>ground</code>&#160;for the ground symbol pins.</li><li>Set the signal type to&#160;<code>tieHi</code>/<code>tieLo</code>&#160;on signals which need to be of that type</li></ol>
<p><strong>Note:&#160;</strong>Ensure that the pins which are not power or ground are set to signal type different than&#160;<code>power</code>,&#160;<code>ground</code>,&#160;<code>tieHi</code>&#160;or&#160;<code>tieLo</code>.</p>

<p><span class="confluence-anchor-link" id="UsefulTips-SchemeModManual"></span></p>
<h4 id="UsefulTips-Schematicmodifications:Manual">Schematic modifications: Manual</h4>
<h5 id="UsefulTips-SchematicNetsignaltype"><em>Schematic Net signal type</em></h5><ol><li>Select the Net in the Navigator or in the canvas.</li><li>Use the&#160;<em>Edit Object Properties</em>&#160;window or the&#160;<em>Property Editor</em>&#160;assistant to change the signal type to&#160;<code>power</code>&#160;or&#160;<code>ground</code>.</li></ol><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238271/303238274.gif" data-linked-resource-container-id="303238271" data-linked-resource-container-version="1" data-linked-resource-content-type="image/gif" data-linked-resource-default-alias="power_ground_nets1.gif" data-linked-resource-id="303238274" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238271/303238274.gif" /></span></p>
<h5 id="UsefulTips-SymbolPinSignalType"><em>Symbol Pin Signal Type</em></h5><ol><li>Select the pin in the navigator or in the canvas.</li><li>Change the signal type to&#160;<code>power</code>&#160;or&#160;<code>ground</code>.</li></ol><p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238271/303238272.gif" data-linked-resource-container-id="303238271" data-linked-resource-container-version="1" data-linked-resource-content-type="image/gif" data-linked-resource-default-alias="power_ground_nets2.gif" data-linked-resource-id="303238272" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238271/303238272.gif" /></span></p>
<p align="left"><span class="confluence-anchor-link" id="UsefulTips-SchemeModAuto"></span></p>
<h4 id="UsefulTips-SchematicModifications:Automated">Schematic Modifications: Automated</h4>
<ol><li>Register the power and ground nets for the auto assignment of signal type.<br /><code>ciRegisterNet(&quot;supply&quot; &#39;(&quot;vdd&quot; &quot;vdd!&quot;) ?regexNetNames &#39;(&quot;^vdd&quot;))</code><br /><code>ciRegisterNet(&quot;ground&quot; &#39;(&quot;gnd&quot; &quot;gnd!&quot;) ?regexNetNames &#39;(&quot;^gnd&quot;))</code><br /><br /></li><li>Check the current registered nets.<br /><code>ciGetNetNames(&quot;supply&quot;)</code><br /><code>ciGetNetNames(&quot;ground&quot;)</code><br /><br /></li><li>Set the SKILL variable to enable the auto assignment of signal type based on registered net during check and save.<br /><code>schSetEnv(postProcNetSigTypes t)</code><br /><br /></li><li>Activate the signal type consistency check into the schematic during check and save.<br /><code>schSRCForm-&gt;tabField-&gt;page7-&gt;enableSigTypeChecks-&gt;value= t</code><br /><br /></li><li>Run the schematic hierarchical check and save.<br /><code>schHiCheckHier()</code></li></ol><h3 id="UsefulTips-LimitationduetoSplitBusandBundlewith`MergeAll&#39;">Limitation due to Split Bus and Bundle with `Merge All&#39;</h3>

<p>You could face a problem when you use a mix of split bus and bundle with the&#160;<em>Merge All</em>&#160;option of NC-Verilog.</p>

<p>The following picture illustrate the type of configuration which could lead to a problem.</p>
<p align="left"><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/303238271/303238273.gif" data-linked-resource-container-id="303238271" data-linked-resource-container-version="1" data-linked-resource-content-type="image/gif" data-linked-resource-default-alias="power_ground_nets_problems.gif" data-linked-resource-id="303238273" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/303238271/303238273.gif" /></span></p>
<p align="left"></p>
<h2 id="UsefulTips-CreatingaNon-DefaultRuleinVirtuosoandthenUsingitinInnovus">Creating a Non-Default Rule in Virtuoso and then Using it in Innovus</h2>

<p>You can create a valid NDR in Virtuoso and then use it in Innovus using the following steps:</p>
<h3 id="UsefulTips-UsingVirtuoso">Using Virtuoso</h3>
<ol><li>Run Virtuoso</li><li>Select&#160;<em>Tools</em>&#160;-&#160;<em>Library manager.</em></li><li>Select the Lib/Cell/View of the design.</li><li>Once the view is open, Select&#160;<em>Layout GXL.</em></li><li>From the&#160;<em>Workspace</em>&#160;option, run the&#160;<em>Virtuoso Constraint Editor</em>.</li><li>Open the&#160;<em>Process Rule Editor</em>. You create NDRs in the&#160;<em>Process Rule Editor</em>.</li><li>Select the&#160;<em>Design</em>&#160;radio button. This option is selected because we want to create an NDR which is a part of the design.</li><li>Specify the NDR name in the&#160;<em>Create Constraint Group</em>&#160;option. For example,&#160;<code>myNDR3</code>.</li><li>Click on + to create the NDR.</li><li>In the next step, we need to assign properties to the NDR to make it a valid NDR in Innovus. In Innovus, an NDR is&#160;considered to be valid if it has valid routing layers defined.</li><li>Select&#160;<em>Minimum Width</em>,&#160;<em>Minimum Spacing Same Layer</em>,&#160;<em>Valid Layers</em>,&#160;<em>Valid Vias</em>&#160;from the&#160;<em>Create Process Rule</em>&#160;text box and&#160;select + to assign this property to the NDR.</li><li>Click on&#160;<em>Value</em>&#160;to assign layers. Select Metal1, Metal 2...Metal 6 and click&#160;<em>Update</em>.</li><li>To define valid vias in the NDR, select vias and click&#160;<em>Update</em>.</li><li>To specify minimum width or spacing for the valid layers, select minimum width/minimum spacing and specify a value.</li><li>You can also copy process rules from other constraint groups using&#160;<em>Copy Process Rules</em>&#160;and&#160;<em>Paste</em>&#160;buttons.</li><li>After pasting the rules, if needed, select and modify the values.</li><li>Select&#160;<em>Close</em>.</li><li>In the constraints manager, select nets.</li><li>Create a net class constraint.</li><li>Change default group of the net class to the one you created. For example,&#160;<code>myNDR3</code>.</li><li>Save the design in Virtuoso.</li><li>Exit Virtuoso.</li></ol><h3 id="UsefulTips-UsingInnovus">Using Innovus</h3>
<ol><li>Run Innovus.</li><li>Open the same cellview for which you created the NDR using&#160;<em>File</em>&#160;-&#160;<em>Restore Design</em>&#160;or&#160;&#160;<em>File</em>&#160;&#8211;&#160;<em>Import Design</em>.</li><li>Open the&#160;<em>Integration Constraints Editor</em>.</li><li>To view the NDR created in Virtuoso, select&#160;<code>myNDR3</code>. It has same values which you specified in Virtuoso.</li><li>In this procedure, you created an NDR in Virtuoso, assigned nets with the NDR, save the design, and import the design in Innovus with the same values.</li></ol>
<p></p>
<h2 id="UsefulTips-TroubleshootingCommonErrorsinInnovusOpenAccessFlow">Troubleshooting Common Errors in Innovus OpenAccess Flow</h2>
<h3 id="UsefulTips-IMPOAX-717Error">IMPOAX-717 Error</h3>

<p><code>**ERROR: (IMPOAX-717):&#160; There should be a cut layer after layer &#39;mxx&#39;. Check the order of layers in the technology information read from OA database.</code></p>

<p><strong>Cause</strong>: The technology file needs to have a cut layer in between any two routing layers defined. In this case, either layer&#160;<em>mxx</em>&#160;does not have the cut layer defined or the same layer is defined in the tech multiple times, perhaps with a different width or thickness.</p>

<p><strong>Solution</strong>: To investigate this issue further, dump the tech in Virtuoso and look for the presence of a cut layer between any two routing layers. If the error is being caused because of multiple definitions of the same metal layer (with different width/thickness), the tech file might not have been created properly. &#160;This method of defining multiple version of the same metal &#160;layer is referred to as a Multi Metal Stack Option (MMSO). &#160;</p>

<p>The proper way of creating a tech file with multiple metal stack is to create a LEFdefaultRouteSpec (LDRS) in the OpenAccess tech for each metal-stack. The LDRS for a metal stack will have only the layers used for that specific stack. Once this is done, Innovus can choose the correct metal stack for a particular design by using the following command.</p>

<p><code>set init_oa_default_rule&#160;<em>LEFdefaultRouteSpec_name</em></code></p>
<h2 id="UsefulTips-WorkingwithOldVersionsofOpenAccessData">Working with Old Versions of OpenAccess Data</h2>

<p>A useful utility to run on old versions of OpenAccess data is&#160;<em>oaScan.&#160;</em>It can be found in both the Innovus and Virtuoso hierarchies. It&#160;scans the contents of a library and checks for&#160;inconsistencies in the OpenAccess design, tech, and DMData databases. Such inconsistencies in data can cause the software to hang, crash, or work incorrectly. You&#160;can run&#160;<em>oaScan&#160;</em>on cells/designs to to repair these inconsistencies and&#160;debug random crashes and hangs.</p>

<p><strong>Executable Path:</strong></p>

<p><em>&lt;INNOVUS or VIRTUOSO Installation&gt;/tools/bin/oaScan&#160;</em></p>

<p><em><strong>Usage:</strong>&#160;</em></p>

<p>Syntax:&#160;<code>oaScan</code><br /><code>-lib&#160;<em>libName</em></code><br /><code>[-libPath&#160;<em>libPath</em>]</code><br /><code>[-cell&#160;<em>cellName</em>]</code><br /><code>[-view&#160;<em>viewName</em>]&#160;</code><br /><code>[-viewType&#160;<em>viewTypeName</em>]&#160;</code><br /><code>[-dataModel&#160;<em>version</em>]&#160;</code><br /><code>[-repair]&#160;</code><br /><code>[-verbose]&#160;</code><br /><code>[-forceLibPath] #Ignores check for .oalib in libPath</code><br /><code>[-fixWarnings]&#160;</code><br /><code>[-noWarnings]&#160;</code><br /><code>[-logFile&#160;<em>file</em>]&#160;</code><br /><code>[-templateFile&#160;<em>file</em>] #File that collects command options</code><br /><code>[-h | -help]&#160;</code><br /><code>[-version]&#160;</code></p>

<p><strong>Document Location:</strong></p>

<p><em>&lt;INNOVUS or VIRTUOSO Installation&gt;/doc/oascan/oascan.pdf</em></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Voltage_Dependent_Rule_Interoperability.html" id="prev" title="Voltage_Dependent_Rule_Interoperability">Voltage_Dependent_Rule_Interop ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>