<stg><name>kernel2</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="2" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="19" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([341 x i32]* %array_2), !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([341 x i32]* %array_1), !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([342 x i32]* %array_0), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel2_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i11 [ 3, %0 ], [ %i, %loop_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln6 = icmp eq i11 %i_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1021, i64 1021, i64 1021) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln6, label %5, label %loop_begin

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="11">
<![CDATA[
loop_begin:3  %trunc_ln7 = trunc i11 %i_0 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln7_1 = add i10 -2, %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln7_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln7_2 = add i10 -3, %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln7_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:4  %add_ln7 = add i10 -1, %trunc_ln7

]]></Node>
<StgValue><ssdm name="add_ln7"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="14" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="13" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="15" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
loop_end:1  %i = add i11 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="12" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="14" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="11" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="13" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="10" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="12" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="9" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="11" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="8" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="10" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="7" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="9" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="69" st_id="12" stage="6" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="8" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="73" st_id="13" stage="5" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="7" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="77" st_id="14" stage="4" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="78" st_id="14" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="22" op_0_bw="10">
<![CDATA[
:4  %zext_ln7_5 = zext i10 %add_ln7_1 to i22

]]></Node>
<StgValue><ssdm name="zext_ln7_5"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %mul_ln7_2 = mul i22 1366, %zext_ln7_5

]]></Node>
<StgValue><ssdm name="mul_ln7_2"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %udiv_ln7_1 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_2, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln7_1"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="6" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="84" st_id="15" stage="3" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="85" st_id="15" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_1 = urem i10 %add_ln7_1, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_1"/></StgValue>
</operation>

<operation id="86" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3">
<![CDATA[
:3  %trunc_ln7_2 = trunc i10 %urem_ln7_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln7_2"/></StgValue>
</operation>

<operation id="87" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:11  switch i3 %trunc_ln7_2, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln7"/></StgValue>
</operation>

<operation id="88" st_id="15" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="89" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="22" op_0_bw="10">
<![CDATA[
:4  %zext_ln7_6 = zext i10 %add_ln7_2 to i22

]]></Node>
<StgValue><ssdm name="zext_ln7_6"/></StgValue>
</operation>

<operation id="90" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:5  %mul_ln7_3 = mul i22 1366, %zext_ln7_6

]]></Node>
<StgValue><ssdm name="mul_ln7_3"/></StgValue>
</operation>

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %udiv_ln7_2 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_3, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln7_2"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="5" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="93" st_id="16" stage="2" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="22" op_0_bw="10">
<![CDATA[
loop_begin:7  %zext_ln7_4 = zext i10 %add_ln7 to i22

]]></Node>
<StgValue><ssdm name="zext_ln7_4"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
loop_begin:8  %mul_ln7_1 = mul i22 1366, %zext_ln7_4

]]></Node>
<StgValue><ssdm name="mul_ln7_1"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_begin:9  %udiv_ln7 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul_ln7_1, i32 12, i32 21)

]]></Node>
<StgValue><ssdm name="udiv_ln7"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln7_1 = zext i10 %udiv_ln7_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7_1"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_0_addr_1 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="array_0_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %array_1_addr_1 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="array_1_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_2_addr_1 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_1

]]></Node>
<StgValue><ssdm name="array_2_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
branch7:0  %array_1_load_1 = load i32* %array_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_1_load_1"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
branch6:0  %array_0_load_1 = load i32* %array_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_0_load_1"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="!0"/>
<literal name="trunc_ln7_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
branch8:0  %array_2_load_1 = load i32* %array_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_2_load_1"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %urem_ln7_2 = urem i10 %add_ln7_2, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_2"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3">
<![CDATA[
:3  %trunc_ln7_3 = trunc i10 %urem_ln7_2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln7_3"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln7_2 = zext i10 %udiv_ln7_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7_2"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %array_0_addr_2 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_2

]]></Node>
<StgValue><ssdm name="array_0_addr_2"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %array_1_addr_2 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_2

]]></Node>
<StgValue><ssdm name="array_1_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_2_addr_2 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_2

]]></Node>
<StgValue><ssdm name="array_2_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:11  switch i3 %trunc_ln7_3, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln7"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="9">
<![CDATA[
branch4:0  %array_1_load_2 = load i32* %array_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_1_load_2"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
branch3:0  %array_0_load_2 = load i32* %array_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_0_load_2"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="!0"/>
<literal name="trunc_ln7_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
branch5:0  %array_2_load_2 = load i32* %array_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_2_load_2"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="4" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="115" st_id="17" stage="1" lat="14">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_begin:5  %urem_ln7 = urem i10 %add_ln7, 3

]]></Node>
<StgValue><ssdm name="urem_ln7"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3">
<![CDATA[
loop_begin:6  %trunc_ln7_1 = trunc i10 %urem_ln7 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln7_1"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
loop_begin:10  %zext_ln7 = zext i10 %udiv_ln7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_begin:11  %array_0_addr = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="array_0_addr"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_begin:12  %array_1_addr = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="array_1_addr"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_begin:13  %array_2_addr = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="array_2_addr"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
loop_begin:14  switch i3 %trunc_ln7_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln7"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
branch10:0  %array_1_load = load i32* %array_1_addr, align 4

]]></Node>
<StgValue><ssdm name="array_1_load"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
branch9:0  %array_0_load = load i32* %array_0_addr, align 4

]]></Node>
<StgValue><ssdm name="array_0_load"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="!0"/>
<literal name="trunc_ln7_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
branch11:0  %array_2_load = load i32* %array_2_addr, align 4

]]></Node>
<StgValue><ssdm name="array_2_load"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="9">
<![CDATA[
branch7:0  %array_1_load_1 = load i32* %array_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_1_load_1"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="9">
<![CDATA[
branch6:0  %array_0_load_1 = load i32* %array_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_0_load_1"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="!0"/>
<literal name="trunc_ln7_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="9">
<![CDATA[
branch8:0  %array_2_load_1 = load i32* %array_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="array_2_load_1"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_2" val="!0"/>
<literal name="trunc_ln7_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="9">
<![CDATA[
branch4:0  %array_1_load_2 = load i32* %array_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_1_load_2"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
branch3:0  %array_0_load_2 = load i32* %array_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_0_load_2"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="!0"/>
<literal name="trunc_ln7_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="9">
<![CDATA[
branch5:0  %array_2_load_2 = load i32* %array_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="array_2_load_2"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_3" val="!0"/>
<literal name="trunc_ln7_3" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="3" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="11">
<![CDATA[
:5  %zext_ln7_7 = zext i11 %i_0 to i24

]]></Node>
<StgValue><ssdm name="zext_ln7_7"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
:6  %mul_ln7_4 = mul i24 2731, %zext_ln7_7

]]></Node>
<StgValue><ssdm name="mul_ln7_4"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %udiv_ln7_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %mul_ln7_4, i32 13, i32 23)

]]></Node>
<StgValue><ssdm name="udiv_ln7_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
branch10:0  %array_1_load = load i32* %array_1_addr, align 4

]]></Node>
<StgValue><ssdm name="array_1_load"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
branch9:0  %array_0_load = load i32* %array_0_addr, align 4

]]></Node>
<StgValue><ssdm name="array_0_load"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="!0"/>
<literal name="trunc_ln7_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
branch11:0  %array_2_load = load i32* %array_2_addr, align 4

]]></Node>
<StgValue><ssdm name="array_2_load"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
<literal name="trunc_ln7_1" val="!0"/>
<literal name="trunc_ln7_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %phi_ln7_1 = phi i32 [ %array_0_load_1, %branch6 ], [ %array_1_load_1, %branch7 ], [ %array_2_load_1, %branch8 ]

]]></Node>
<StgValue><ssdm name="phi_ln7_1"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %phi_ln7_2 = phi i32 [ %array_0_load_2, %branch3 ], [ %array_1_load_2, %branch4 ], [ %array_2_load_2, %branch5 ]

]]></Node>
<StgValue><ssdm name="phi_ln7_2"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln7 = mul nsw i32 %phi_ln7_2, %phi_ln7_1

]]></Node>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="2" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
loop_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0  %phi_ln7 = phi i32 [ %array_0_load, %branch9 ], [ %array_1_load, %branch10 ], [ %array_2_load, %branch11 ]

]]></Node>
<StgValue><ssdm name="phi_ln7"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln7_3 = add nsw i32 %mul_ln7, %phi_ln7

]]></Node>
<StgValue><ssdm name="add_ln7_3"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="1" lat="15">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %urem_ln7_3 = urem i11 %i_0, 3

]]></Node>
<StgValue><ssdm name="urem_ln7_3"/></StgValue>
</operation>

<operation id="157" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="3">
<![CDATA[
:4  %trunc_ln7_4 = trunc i11 %urem_ln7_3 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln7_4"/></StgValue>
</operation>

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="11">
<![CDATA[
:8  %zext_ln7_3 = zext i11 %udiv_ln7_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln7_3"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %array_0_addr_3 = getelementptr [342 x i32]* %array_0, i64 0, i64 %zext_ln7_3

]]></Node>
<StgValue><ssdm name="array_0_addr_3"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %array_1_addr_3 = getelementptr [341 x i32]* %array_1, i64 0, i64 %zext_ln7_3

]]></Node>
<StgValue><ssdm name="array_1_addr_3"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %array_2_addr_3 = getelementptr [341 x i32]* %array_2, i64 0, i64 %zext_ln7_3

]]></Node>
<StgValue><ssdm name="array_2_addr_3"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:12  switch i3 %trunc_ln7_4, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln7"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch1:0  store i32 %add_ln7_3, i32* %array_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %loop_end

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch0:0  store i32 %add_ln7_3, i32* %array_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %loop_end

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7_4" val="!0"/>
<literal name="trunc_ln7_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
branch2:0  store i32 %add_ln7_3, i32* %array_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln7_4" val="!0"/>
<literal name="trunc_ln7_4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %loop_end

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
loop_end:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str2, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
loop_end:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="171" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
