(S (NP (NP (NNP Graph) (NNP Convolutional) (NNP Networks)) (PRN (-LRB- -LRB-) (NP (NNP GCNs)) (-RRB- -RRB-))) (VP (VBP have) (VP (VBN emerged) (PP (IN as) (NP (NP (DT the) (JJ state-of-the-art) (JJ deep) (NN learning) (NN model)) (PP (IN for) (NP (NP (NN representation) (VBG learning)) (PP (IN on) (NP (NN graphs))))))))) (. .))
(S (NP (NP (PRP It))) (VP (VBZ is) (ADJP (VBG challenging)) (S (VP (TO to) (VP (VB accelerate) (NP (NP (NN training)) (PP (IN of) (NP (NNP GCNs))))))) (, ,) (PP (JJ due) (TO to) (NP (NP (NP (PRN (-LRB- -LRB-) (CD 1) (-RRB- -RRB-)) (NP (ADJP (JJ substantial) (CC and) (JJ irregular)) (NNS data) (NN communication))) (SBAR (S (VP (TO to) (VP (VB propagate) (NP (NN information)) (PP (IN within) (NP (DT the) (NN graph)))))))) (, ,) (CC and) (NP (PRN (-LRB- -LRB-) (CD 2) (-RRB- -RRB-)) (NP (NP (JJ intensive) (NN computation)) (SBAR (S (VP (TO to) (VP (VB propagate) (NP (NN information)) (PP (IN along) (NP (DT the) (JJ neural) (NN network) (NNS layers)))))))))))) (. .))
(S (S (VP (TO To) (VP (VB address) (NP (DT these) (NNS challenges))))) (, ,) (NP (PRP we)) (VP (VBP design) (NP (NP (DT a) (JJ novel) (NN accelerator)) (PP (IN for) (S (VP (VBG training) (NP (NNP GCNs)) (PP (IN on) (NP (NNP CPU-FPGA) (JJ heterogeneous) (NNS systems)))))) (, ,) (PP (IN by) (S (VP (VBG incorporating) (NP (JJ multiple) (JJ algorithm-architecture) (NNS co-optimizations))))))) (. .))
(S (NP (PRP We)) (ADVP (RB first)) (VP (VP (VBP analyze) (NP (NP (DT the) (NN computation) (CC and) (NN communication) (NNS characteristics)) (PP (IN of) (NP (JJ various) (NNP GCN) (NN training) (NN algorithms))))) (, ,) (CC and) (VP (VB select) (NP (NP (DT a) (JJ subgraph-based) (NN algorithm)) (SBAR (WHNP (WDT that)) (S (VP (VBZ is) (ADJP (RB well) (VBN suited) (PP (IN for) (NP (NN hardware) (NN execution)))))))))) (. .))
(S (S (VP (TO To) (VP (VB optimize) (NP (NP (DT the) (NN feature) (NN propagation)) (PP (IN within) (NP (NN subgraphs))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ lightweight) (JJ pre-processing) (NN step)) (VP (VBN based) (PP (IN on) (NP (DT a) (ADJP (NN graph) (JJ theoretic)) (NN approach)))))) (. .))
(S (NP (NP (JJ Such) (NN pre-processing)) (VP (VBN performed) (PP (IN on) (NP (DT the) (NNP CPU))))) (VP (ADVP (RB significantly)) (VBZ reduces) (NP (NP (DT the) (NN memory) (NN access) (NNS requirements)) (CC and) (NP (NP (DT the) (NN computation)) (SBAR (S (VP (TO to) (VP (VB be) (VP (VBN performed) (PP (IN on) (NP (DT the) (NNP FPGA))))))))))) (. .))
(S (S (VP (TO To) (VP (VB accelerate) (NP (NP (DT the) (NN weight) (NN update)) (PP (IN in) (NP (NNP GCN) (NNS layers))))))) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (DT a) (JJ systolic) (NN array) (VBN based) (NN design)) (PP (IN for) (NP (JJ efficient) (NN parallelization))))) (. .))
(S (NP (PRP We)) (VP (VP (VBP integrate) (NP (DT the) (JJ above) (NNS optimizations)) (PP (IN into) (NP (DT a) (JJ complete) (NN hardware) (NN pipeline)))) (, ,) (CC and) (VP (VB analyze) (NP (PRP$ its) (NX (NX (NN load-balance)) (CC and) (NX (NN resource) (NN utilization)))) (PP (IN by) (NP (JJ accurate) (NN performance) (NN modeling))))) (. .))
(S (NP (PRP We)) (VP (VBP evaluate) (NP (PRP$ our) (NN design)) (PP (IN on) (NP (NP (DT a) (NNP Xilinx) (NNP Alveo) (NNP U200) (NN board)) (VP (VBN hosted) (PP (IN by) (NP (DT a) (JJ 40-core) (NN Xeon) (NN server))))))) (. .))
(S (PP (IN On) (NP (CD three) (JJ large) (NNS graphs))) (, ,) (NP (PRP we)) (VP (VBP achieve) (NP (DT an) (NAC (NN order) (PP (IN of) (NP (NN magnitude)))) (NN training) (NN speedup)) (PP (IN with) (NP (JJ negligible) (NN accuracy) (NN loss))) (, ,) (PP (VBN compared) (PP (IN with) (NP (NP (JJ state-of-the-art) (NN implementation)) (PP (IN on) (NP (DT a) (JJ multi-core) (NN platform))))))) (. .))
