;redcode
;assert 1
	SPL -9, @-92
	MOV -1, <-26
	SUB 421, 1
	ADD 270, 60
	SPL -9, @-92
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-54
	SPL 0, <402
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL <-127, 100
	SUB 0, 2
	SUB #512, @0
	SUB #12, @10
	SPL 0
	SPL 121, 100
	SLT #871, 0
	SLT 721, -905
	MOV #72, @290
	ADD #129, 109
	ADD 0, 0
	MOV @121, 106
	SUB #12, @10
	SUB -1, <-0
	SUB @12, @6
	SUB #12, @1
	MOV 1, @11
	MOV 1, @11
	SUB #871, 0
	SLT 121, 15
	SUB #72, @290
	SPL 1, <11
	MOV 1, @11
	MOV 1, @11
	ADD 270, 60
	SLT #871, 0
	SUB 0, 2
	MOV -1, <-26
	SUB @72, @290
	SLT 12, @10
	SPL -9, @-92
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-54
	SPL 0, <402
	MOV -1, <-26
	MOV -1, <-26
	SUB 421, 1
	ADD 270, 60
	MOV -1, <-26
