/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Wed Mar 22 22:14:28 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkMainMem_h__
#define __mkMainMem_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkMainMem module */
class MOD_mkMainMem : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_bram_memory;
  MOD_Reg<tUInt8> INST_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_bram_serverAdapter_cnt_3;
  MOD_Fifo<tUWide> INST_bram_serverAdapter_outDataCore;
  MOD_Wire<tUInt8> INST_bram_serverAdapter_outData_deqCalled;
  MOD_Wire<tUWide> INST_bram_serverAdapter_outData_enqData;
  MOD_Wire<tUWide> INST_bram_serverAdapter_outData_outData;
  MOD_Reg<tUInt8> INST_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_dl_d_0_rv;
  MOD_CReg<tUWide> INST_dl_d_10_rv;
  MOD_CReg<tUWide> INST_dl_d_11_rv;
  MOD_CReg<tUWide> INST_dl_d_12_rv;
  MOD_CReg<tUWide> INST_dl_d_13_rv;
  MOD_CReg<tUWide> INST_dl_d_14_rv;
  MOD_CReg<tUWide> INST_dl_d_15_rv;
  MOD_CReg<tUWide> INST_dl_d_16_rv;
  MOD_CReg<tUWide> INST_dl_d_17_rv;
  MOD_CReg<tUWide> INST_dl_d_18_rv;
  MOD_CReg<tUWide> INST_dl_d_19_rv;
  MOD_CReg<tUWide> INST_dl_d_1_rv;
  MOD_CReg<tUWide> INST_dl_d_20_rv;
  MOD_CReg<tUWide> INST_dl_d_21_rv;
  MOD_CReg<tUWide> INST_dl_d_22_rv;
  MOD_CReg<tUWide> INST_dl_d_23_rv;
  MOD_CReg<tUWide> INST_dl_d_24_rv;
  MOD_CReg<tUWide> INST_dl_d_25_rv;
  MOD_CReg<tUWide> INST_dl_d_26_rv;
  MOD_CReg<tUWide> INST_dl_d_27_rv;
  MOD_CReg<tUWide> INST_dl_d_28_rv;
  MOD_CReg<tUWide> INST_dl_d_29_rv;
  MOD_CReg<tUWide> INST_dl_d_2_rv;
  MOD_CReg<tUWide> INST_dl_d_30_rv;
  MOD_CReg<tUWide> INST_dl_d_31_rv;
  MOD_CReg<tUWide> INST_dl_d_32_rv;
  MOD_CReg<tUWide> INST_dl_d_33_rv;
  MOD_CReg<tUWide> INST_dl_d_34_rv;
  MOD_CReg<tUWide> INST_dl_d_35_rv;
  MOD_CReg<tUWide> INST_dl_d_36_rv;
  MOD_CReg<tUWide> INST_dl_d_37_rv;
  MOD_CReg<tUWide> INST_dl_d_38_rv;
  MOD_CReg<tUWide> INST_dl_d_39_rv;
  MOD_CReg<tUWide> INST_dl_d_3_rv;
  MOD_CReg<tUWide> INST_dl_d_4_rv;
  MOD_CReg<tUWide> INST_dl_d_5_rv;
  MOD_CReg<tUWide> INST_dl_d_6_rv;
  MOD_CReg<tUWide> INST_dl_d_7_rv;
  MOD_CReg<tUWide> INST_dl_d_8_rv;
  MOD_CReg<tUWide> INST_dl_d_9_rv;
 
 /* Constructor */
 public:
  MOD_mkMainMem(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_put;
  tUInt8 PORT_EN_get;
  tUWide PORT_put_req;
  tUWide PORT_get;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_get;
  tUInt8 DEF_WILL_FIRE_put;
  tUInt8 DEF_b__h890;
  tUWide DEF_dl_d_39_rv_port0__read____d383;
  tUWide DEF_dl_d_0_rv_port1__read____d371;
  tUInt8 DEF_bram_serverAdapter_s1___d46;
  tUInt8 DEF_bram_serverAdapter_cnt_3_whas____d24;
  tUInt8 DEF_bram_serverAdapter_cnt_2_whas____d22;
  tUInt8 DEF_bram_serverAdapter_cnt_1_whas____d21;
  tUInt8 DEF_bram_serverAdapter_s1_6_BIT_0___d47;
 
 /* Local definitions */
 private:
  tUWide DEF_dl_d_39_rv_port1__read____d58;
  tUWide DEF_dl_d_38_rv_port1__read____d67;
  tUWide DEF_dl_d_38_rv_port0__read____d56;
  tUWide DEF_dl_d_37_rv_port1__read____d75;
  tUWide DEF_dl_d_37_rv_port0__read____d65;
  tUWide DEF_dl_d_36_rv_port1__read____d83;
  tUWide DEF_dl_d_36_rv_port0__read____d73;
  tUWide DEF_dl_d_35_rv_port1__read____d91;
  tUWide DEF_dl_d_35_rv_port0__read____d81;
  tUWide DEF_dl_d_34_rv_port1__read____d99;
  tUWide DEF_dl_d_34_rv_port0__read____d89;
  tUWide DEF_dl_d_33_rv_port1__read____d107;
  tUWide DEF_dl_d_33_rv_port0__read____d97;
  tUWide DEF_dl_d_32_rv_port1__read____d115;
  tUWide DEF_dl_d_32_rv_port0__read____d105;
  tUWide DEF_dl_d_31_rv_port1__read____d123;
  tUWide DEF_dl_d_31_rv_port0__read____d113;
  tUWide DEF_dl_d_30_rv_port1__read____d131;
  tUWide DEF_dl_d_30_rv_port0__read____d121;
  tUWide DEF_dl_d_29_rv_port1__read____d139;
  tUWide DEF_dl_d_29_rv_port0__read____d129;
  tUWide DEF_dl_d_28_rv_port1__read____d147;
  tUWide DEF_dl_d_28_rv_port0__read____d137;
  tUWide DEF_dl_d_27_rv_port1__read____d155;
  tUWide DEF_dl_d_27_rv_port0__read____d145;
  tUWide DEF_dl_d_26_rv_port1__read____d163;
  tUWide DEF_dl_d_26_rv_port0__read____d153;
  tUWide DEF_dl_d_25_rv_port1__read____d171;
  tUWide DEF_dl_d_25_rv_port0__read____d161;
  tUWide DEF_dl_d_24_rv_port1__read____d179;
  tUWide DEF_dl_d_24_rv_port0__read____d169;
  tUWide DEF_dl_d_23_rv_port1__read____d187;
  tUWide DEF_dl_d_23_rv_port0__read____d177;
  tUWide DEF_dl_d_22_rv_port1__read____d195;
  tUWide DEF_dl_d_22_rv_port0__read____d185;
  tUWide DEF_dl_d_21_rv_port1__read____d203;
  tUWide DEF_dl_d_21_rv_port0__read____d193;
  tUWide DEF_dl_d_20_rv_port1__read____d211;
  tUWide DEF_dl_d_20_rv_port0__read____d201;
  tUWide DEF_dl_d_19_rv_port1__read____d219;
  tUWide DEF_dl_d_19_rv_port0__read____d209;
  tUWide DEF_dl_d_18_rv_port1__read____d227;
  tUWide DEF_dl_d_18_rv_port0__read____d217;
  tUWide DEF_dl_d_17_rv_port1__read____d235;
  tUWide DEF_dl_d_17_rv_port0__read____d225;
  tUWide DEF_dl_d_16_rv_port1__read____d243;
  tUWide DEF_dl_d_16_rv_port0__read____d233;
  tUWide DEF_dl_d_15_rv_port1__read____d251;
  tUWide DEF_dl_d_15_rv_port0__read____d241;
  tUWide DEF_dl_d_14_rv_port1__read____d259;
  tUWide DEF_dl_d_14_rv_port0__read____d249;
  tUWide DEF_dl_d_13_rv_port1__read____d267;
  tUWide DEF_dl_d_13_rv_port0__read____d257;
  tUWide DEF_dl_d_12_rv_port1__read____d275;
  tUWide DEF_dl_d_12_rv_port0__read____d265;
  tUWide DEF_dl_d_11_rv_port1__read____d283;
  tUWide DEF_dl_d_11_rv_port0__read____d273;
  tUWide DEF_dl_d_10_rv_port1__read____d291;
  tUWide DEF_dl_d_10_rv_port0__read____d281;
  tUWide DEF_dl_d_9_rv_port1__read____d299;
  tUWide DEF_dl_d_9_rv_port0__read____d289;
  tUWide DEF_dl_d_8_rv_port1__read____d307;
  tUWide DEF_dl_d_8_rv_port0__read____d297;
  tUWide DEF_dl_d_7_rv_port1__read____d315;
  tUWide DEF_dl_d_7_rv_port0__read____d305;
  tUWide DEF_dl_d_6_rv_port1__read____d323;
  tUWide DEF_dl_d_6_rv_port0__read____d313;
  tUWide DEF_dl_d_5_rv_port1__read____d331;
  tUWide DEF_dl_d_5_rv_port0__read____d321;
  tUWide DEF_dl_d_4_rv_port1__read____d339;
  tUWide DEF_dl_d_4_rv_port0__read____d329;
  tUWide DEF_dl_d_3_rv_port1__read____d347;
  tUWide DEF_dl_d_3_rv_port0__read____d337;
  tUWide DEF_dl_d_2_rv_port1__read____d355;
  tUWide DEF_dl_d_2_rv_port0__read____d345;
  tUWide DEF_dl_d_1_rv_port1__read____d363;
  tUWide DEF_dl_d_1_rv_port0__read____d353;
  tUWide DEF_dl_d_0_rv_port0__read____d361;
  tUWide DEF_x_wget__h358;
  tUWide DEF_x_wget__h299;
  tUWide DEF_x__h425;
  tUWide DEF_v__h1460;
  tUWide DEF_x__h21746;
  tUWide DEF_x__h21289;
  tUWide DEF_x__h21031;
  tUWide DEF_x__h20773;
  tUWide DEF_x__h20515;
  tUWide DEF_x__h20257;
  tUWide DEF_x__h19999;
  tUWide DEF_x__h19741;
  tUWide DEF_x__h19483;
  tUWide DEF_x__h19225;
  tUWide DEF_x__h18967;
  tUWide DEF_x__h18709;
  tUWide DEF_x__h18451;
  tUWide DEF_x__h18193;
  tUWide DEF_x__h17935;
  tUWide DEF_x__h17677;
  tUWide DEF_x__h17419;
  tUWide DEF_x__h17161;
  tUWide DEF_x__h16903;
  tUWide DEF_x__h16645;
  tUWide DEF_x__h16387;
  tUWide DEF_x__h16129;
  tUWide DEF_x__h15871;
  tUWide DEF_x__h15613;
  tUWide DEF_x__h15355;
  tUWide DEF_x__h15097;
  tUWide DEF_x__h14839;
  tUWide DEF_x__h14581;
  tUWide DEF_x__h14323;
  tUWide DEF_x__h14065;
  tUWide DEF_x__h13807;
  tUWide DEF_x__h13549;
  tUWide DEF_x__h13291;
  tUWide DEF_x__h13033;
  tUWide DEF_x__h12775;
  tUWide DEF_x__h12517;
  tUWide DEF_x__h12259;
  tUWide DEF_x__h12001;
  tUWide DEF_x__h11743;
  tUWide DEF_x__h11485;
  tUWide DEF_req_data__h21571;
  tUWide DEF_v__h21619;
  tUWide DEF_v__h21327;
  tUWide DEF_x__h447;
  tUWide DEF__1_CONCAT_bram_serverAdapter_outData_outData_wg_ETC___d377;
  tUWide DEF__1_CONCAT_dl_d_0_rv_port0__read__61_BITS_511_TO_ETC___d368;
  tUWide DEF__1_CONCAT_dl_d_1_rv_port0__read__53_BITS_511_TO_ETC___d360;
  tUWide DEF__1_CONCAT_dl_d_2_rv_port0__read__45_BITS_511_TO_ETC___d352;
  tUWide DEF__1_CONCAT_dl_d_3_rv_port0__read__37_BITS_511_TO_ETC___d344;
  tUWide DEF__1_CONCAT_dl_d_4_rv_port0__read__29_BITS_511_TO_ETC___d336;
  tUWide DEF__1_CONCAT_dl_d_5_rv_port0__read__21_BITS_511_TO_ETC___d328;
  tUWide DEF__1_CONCAT_dl_d_6_rv_port0__read__13_BITS_511_TO_ETC___d320;
  tUWide DEF__1_CONCAT_dl_d_7_rv_port0__read__05_BITS_511_TO_ETC___d312;
  tUWide DEF__1_CONCAT_dl_d_8_rv_port0__read__97_BITS_511_TO_ETC___d304;
  tUWide DEF__1_CONCAT_dl_d_9_rv_port0__read__89_BITS_511_TO_ETC___d296;
  tUWide DEF__1_CONCAT_dl_d_10_rv_port0__read__81_BITS_511_T_ETC___d288;
  tUWide DEF__1_CONCAT_dl_d_11_rv_port0__read__73_BITS_511_T_ETC___d280;
  tUWide DEF__1_CONCAT_dl_d_12_rv_port0__read__65_BITS_511_T_ETC___d272;
  tUWide DEF__1_CONCAT_dl_d_13_rv_port0__read__57_BITS_511_T_ETC___d264;
  tUWide DEF__1_CONCAT_dl_d_14_rv_port0__read__49_BITS_511_T_ETC___d256;
  tUWide DEF__1_CONCAT_dl_d_15_rv_port0__read__41_BITS_511_T_ETC___d248;
  tUWide DEF__1_CONCAT_dl_d_16_rv_port0__read__33_BITS_511_T_ETC___d240;
  tUWide DEF__1_CONCAT_dl_d_17_rv_port0__read__25_BITS_511_T_ETC___d232;
  tUWide DEF__1_CONCAT_dl_d_18_rv_port0__read__17_BITS_511_T_ETC___d224;
  tUWide DEF__1_CONCAT_dl_d_19_rv_port0__read__09_BITS_511_T_ETC___d216;
  tUWide DEF__1_CONCAT_dl_d_20_rv_port0__read__01_BITS_511_T_ETC___d208;
  tUWide DEF__1_CONCAT_dl_d_21_rv_port0__read__93_BITS_511_T_ETC___d200;
  tUWide DEF__1_CONCAT_dl_d_22_rv_port0__read__85_BITS_511_T_ETC___d192;
  tUWide DEF__1_CONCAT_dl_d_23_rv_port0__read__77_BITS_511_T_ETC___d184;
  tUWide DEF__1_CONCAT_dl_d_24_rv_port0__read__69_BITS_511_T_ETC___d176;
  tUWide DEF__1_CONCAT_dl_d_25_rv_port0__read__61_BITS_511_T_ETC___d168;
  tUWide DEF__1_CONCAT_dl_d_26_rv_port0__read__53_BITS_511_T_ETC___d160;
  tUWide DEF__1_CONCAT_dl_d_27_rv_port0__read__45_BITS_511_T_ETC___d152;
  tUWide DEF__1_CONCAT_dl_d_28_rv_port0__read__37_BITS_511_T_ETC___d144;
  tUWide DEF__1_CONCAT_dl_d_29_rv_port0__read__29_BITS_511_T_ETC___d136;
  tUWide DEF__1_CONCAT_dl_d_30_rv_port0__read__21_BITS_511_T_ETC___d128;
  tUWide DEF__1_CONCAT_dl_d_31_rv_port0__read__13_BITS_511_T_ETC___d120;
  tUWide DEF__1_CONCAT_dl_d_32_rv_port0__read__05_BITS_511_T_ETC___d112;
  tUWide DEF__1_CONCAT_dl_d_33_rv_port0__read__7_BITS_511_TO_ETC___d104;
  tUWide DEF__1_CONCAT_dl_d_34_rv_port0__read__9_BITS_511_TO_ETC___d96;
  tUWide DEF__1_CONCAT_dl_d_35_rv_port0__read__1_BITS_511_TO_ETC___d88;
  tUWide DEF__1_CONCAT_dl_d_36_rv_port0__read__3_BITS_511_TO_ETC___d80;
  tUWide DEF__1_CONCAT_dl_d_38_rv_port0__read__6_BITS_511_TO_ETC___d64;
  tUWide DEF__1_CONCAT_dl_d_37_rv_port0__read__5_BITS_511_TO_ETC___d72;
  tUWide DEF__0_CONCAT_DONTCARE___d62;
 
 /* Rules */
 public:
  void RL_bram_serverAdapter_outData_setFirstCore();
  void RL_bram_serverAdapter_outData_setFirstEnq();
  void RL_bram_serverAdapter_outData_enqOnly();
  void RL_bram_serverAdapter_outData_deqOnly();
  void RL_bram_serverAdapter_outData_enqAndDeq();
  void RL_bram_serverAdapter_cnt_finalAdd();
  void RL_bram_serverAdapter_s1__dreg_update();
  void RL_bram_serverAdapter_stageReadResponseAlways();
  void RL_bram_serverAdapter_moveToOutFIFO();
  void RL_bram_serverAdapter_overRun();
  void RL_dl_try_move();
  void RL_dl_try_move_1();
  void RL_dl_try_move_2();
  void RL_dl_try_move_3();
  void RL_dl_try_move_4();
  void RL_dl_try_move_5();
  void RL_dl_try_move_6();
  void RL_dl_try_move_7();
  void RL_dl_try_move_8();
  void RL_dl_try_move_9();
  void RL_dl_try_move_10();
  void RL_dl_try_move_11();
  void RL_dl_try_move_12();
  void RL_dl_try_move_13();
  void RL_dl_try_move_14();
  void RL_dl_try_move_15();
  void RL_dl_try_move_16();
  void RL_dl_try_move_17();
  void RL_dl_try_move_18();
  void RL_dl_try_move_19();
  void RL_dl_try_move_20();
  void RL_dl_try_move_21();
  void RL_dl_try_move_22();
  void RL_dl_try_move_23();
  void RL_dl_try_move_24();
  void RL_dl_try_move_25();
  void RL_dl_try_move_26();
  void RL_dl_try_move_27();
  void RL_dl_try_move_28();
  void RL_dl_try_move_29();
  void RL_dl_try_move_30();
  void RL_dl_try_move_31();
  void RL_dl_try_move_32();
  void RL_dl_try_move_33();
  void RL_dl_try_move_34();
  void RL_dl_try_move_35();
  void RL_dl_try_move_36();
  void RL_dl_try_move_37();
  void RL_dl_try_move_38();
  void RL_deq();
 
 /* Methods */
 public:
  void METH_put(tUWide ARG_put_req);
  tUInt8 METH_RDY_put();
  tUWide METH_get();
  tUInt8 METH_RDY_get();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMainMem &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMainMem &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMainMem &backing);
};

#endif /* ifndef __mkMainMem_h__ */
