
STM32F4xx-Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000021d8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  080023a8  080023a8  000123a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080025ec  080025ec  000125ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080025f4  080025f4  000125f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080025f8  080025f8  000125f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000007c  20000000  080025fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000080  2000007c  08002678  0002007c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000fc  08002678  000200fc  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f8ac  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000023ba  00000000  00000000  0002f958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_loc    0000736f  00000000  00000000  00031d12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00000750  00000000  00000000  00039088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_ranges 00000ad8  00000000  00000000  000397d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00024413  00000000  00000000  0003a2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000e121  00000000  00000000  0005e6c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000db97b  00000000  00000000  0006c7e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0014815f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001b78  00000000  00000000  001481b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002390 	.word	0x08002390

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	08002390 	.word	0x08002390

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 80005a8:	4b03      	ldr	r3, [pc, #12]	; (80005b8 <BSP_LED_On+0x10>)
 80005aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80005ae:	2201      	movs	r2, #1
 80005b0:	6840      	ldr	r0, [r0, #4]
 80005b2:	2120      	movs	r1, #32
 80005b4:	f000 b99a 	b.w	80008ec <HAL_GPIO_WritePin>
 80005b8:	20000000 	.word	0x20000000

080005bc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80005bc:	490f      	ldr	r1, [pc, #60]	; (80005fc <SystemInit+0x40>)
 80005be:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80005c2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80005ca:	4b0d      	ldr	r3, [pc, #52]	; (8000600 <SystemInit+0x44>)
 80005cc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80005ce:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80005d0:	f042 0201 	orr.w	r2, r2, #1
 80005d4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80005d6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80005d8:	681a      	ldr	r2, [r3, #0]
 80005da:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80005de:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80005e2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80005e4:	4a07      	ldr	r2, [pc, #28]	; (8000604 <SystemInit+0x48>)
 80005e6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80005e8:	681a      	ldr	r2, [r3, #0]
 80005ea:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80005ee:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80005f0:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80005f2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80005f6:	608b      	str	r3, [r1, #8]
#endif
}
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	e000ed00 	.word	0xe000ed00
 8000600:	40023800 	.word	0x40023800
 8000604:	24003010 	.word	0x24003010

08000608 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8000608:	4770      	bx	lr
	...

0800060c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800060c:	b570      	push	{r4, r5, r6, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800060e:	4a0e      	ldr	r2, [pc, #56]	; (8000648 <HAL_InitTick+0x3c>)
 8000610:	4e0e      	ldr	r6, [pc, #56]	; (800064c <HAL_InitTick+0x40>)
{
 8000612:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000614:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000618:	7830      	ldrb	r0, [r6, #0]
 800061a:	fbb3 f3f0 	udiv	r3, r3, r0
 800061e:	6810      	ldr	r0, [r2, #0]
 8000620:	fbb0 f0f3 	udiv	r0, r0, r3
 8000624:	f000 f878 	bl	8000718 <HAL_SYSTICK_Config>
 8000628:	4604      	mov	r4, r0
 800062a:	b950      	cbnz	r0, 8000642 <HAL_InitTick+0x36>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800062c:	2d0f      	cmp	r5, #15
 800062e:	d808      	bhi.n	8000642 <HAL_InitTick+0x36>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000630:	4602      	mov	r2, r0
 8000632:	4629      	mov	r1, r5
 8000634:	f04f 30ff 	mov.w	r0, #4294967295
 8000638:	f000 f83c 	bl	80006b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800063c:	6075      	str	r5, [r6, #4]
 800063e:	4620      	mov	r0, r4
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000640:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8000642:	2001      	movs	r0, #1
 8000644:	e7fc      	b.n	8000640 <HAL_InitTick+0x34>
 8000646:	bf00      	nop
 8000648:	2000000c 	.word	0x2000000c
 800064c:	20000010 	.word	0x20000010

08000650 <HAL_Init>:
{
 8000650:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <HAL_Init+0x30>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800065a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000662:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800066a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800066c:	2003      	movs	r0, #3
 800066e:	f000 f80f 	bl	8000690 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000672:	200f      	movs	r0, #15
 8000674:	f7ff ffca 	bl	800060c <HAL_InitTick>
  HAL_MspInit();
 8000678:	f7ff ffc6 	bl	8000608 <HAL_MspInit>
}
 800067c:	2000      	movs	r0, #0
 800067e:	bd08      	pop	{r3, pc}
 8000680:	40023c00 	.word	0x40023c00

08000684 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000684:	4b01      	ldr	r3, [pc, #4]	; (800068c <HAL_GetTick+0x8>)
 8000686:	6818      	ldr	r0, [r3, #0]
}
 8000688:	4770      	bx	lr
 800068a:	bf00      	nop
 800068c:	200000a4 	.word	0x200000a4

08000690 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000690:	4907      	ldr	r1, [pc, #28]	; (80006b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000692:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000694:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000698:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800069a:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800069c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006a0:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80006ac:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80006ae:	4770      	bx	lr
 80006b0:	e000ed00 	.word	0xe000ed00

080006b4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006b4:	4b16      	ldr	r3, [pc, #88]	; (8000710 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006b6:	b530      	push	{r4, r5, lr}
 80006b8:	68dc      	ldr	r4, [r3, #12]
 80006ba:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006be:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006c2:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006c4:	2d04      	cmp	r5, #4
 80006c6:	bf28      	it	cs
 80006c8:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006ca:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006cc:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006d0:	bf8c      	ite	hi
 80006d2:	3c03      	subhi	r4, #3
 80006d4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006d6:	fa03 f505 	lsl.w	r5, r3, r5
 80006da:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006de:	40a3      	lsls	r3, r4
 80006e0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e4:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80006e6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006e8:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ec:	bfac      	ite	ge
 80006ee:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	4a08      	ldrlt	r2, [pc, #32]	; (8000714 <HAL_NVIC_SetPriority+0x60>)
 80006f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80006f8:	bfb8      	it	lt
 80006fa:	f000 000f 	andlt.w	r0, r0, #15
 80006fe:	b2db      	uxtb	r3, r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000700:	bfaa      	itet	ge
 8000702:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000706:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000708:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800070c:	bd30      	pop	{r4, r5, pc}
 800070e:	bf00      	nop
 8000710:	e000ed00 	.word	0xe000ed00
 8000714:	e000ed14 	.word	0xe000ed14

08000718 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000718:	3801      	subs	r0, #1
 800071a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800071e:	d20a      	bcs.n	8000736 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000720:	4b06      	ldr	r3, [pc, #24]	; (800073c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000722:	4a07      	ldr	r2, [pc, #28]	; (8000740 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000724:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000726:	21f0      	movs	r1, #240	; 0xf0
 8000728:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800072c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800072e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000730:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000732:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000734:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000736:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	e000e010 	.word	0xe000e010
 8000740:	e000ed00 	.word	0xe000ed00

08000744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000748:	f8df 919c 	ldr.w	r9, [pc, #412]	; 80008e8 <HAL_GPIO_Init+0x1a4>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800074c:	4a64      	ldr	r2, [pc, #400]	; (80008e0 <HAL_GPIO_Init+0x19c>)
  for(position = 0U; position < GPIO_NUMBER; position++)
 800074e:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000750:	680d      	ldr	r5, [r1, #0]
    ioposition = 0x01U << position;
 8000752:	2401      	movs	r4, #1
 8000754:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000756:	ea04 0c05 	and.w	ip, r4, r5
    if(iocurrent == ioposition)
 800075a:	43ac      	bics	r4, r5
 800075c:	f040 80ad 	bne.w	80008ba <HAL_GPIO_Init+0x176>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000760:	684d      	ldr	r5, [r1, #4]
 8000762:	f005 0403 	and.w	r4, r5, #3
 8000766:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800076a:	2603      	movs	r6, #3
 800076c:	1e67      	subs	r7, r4, #1
 800076e:	fa06 f608 	lsl.w	r6, r6, r8
 8000772:	2f01      	cmp	r7, #1
 8000774:	ea6f 0606 	mvn.w	r6, r6
 8000778:	d834      	bhi.n	80007e4 <HAL_GPIO_Init+0xa0>
        temp = GPIOx->OSPEEDR; 
 800077a:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800077c:	ea07 0e06 	and.w	lr, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000780:	68cf      	ldr	r7, [r1, #12]
 8000782:	fa07 f708 	lsl.w	r7, r7, r8
 8000786:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 800078a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800078c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800078e:	ea27 0e0c 	bic.w	lr, r7, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000792:	f3c5 1700 	ubfx	r7, r5, #4, #1
 8000796:	409f      	lsls	r7, r3
 8000798:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800079c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800079e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007a0:	ea07 0e06 	and.w	lr, r7, r6
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007a4:	688f      	ldr	r7, [r1, #8]
 80007a6:	fa07 f708 	lsl.w	r7, r7, r8
 80007aa:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80007ae:	2c02      	cmp	r4, #2
        GPIOx->PUPDR = temp;
 80007b0:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80007b2:	d119      	bne.n	80007e8 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->AFR[position >> 3U];
 80007b4:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80007b8:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007bc:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80007c0:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80007c4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80007c8:	f04f 0e0f 	mov.w	lr, #15
 80007cc:	fa0e fe0b 	lsl.w	lr, lr, fp
 80007d0:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80007d4:	690f      	ldr	r7, [r1, #16]
 80007d6:	fa07 f70b 	lsl.w	r7, r7, fp
 80007da:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80007de:	f8ca 7020 	str.w	r7, [sl, #32]
 80007e2:	e001      	b.n	80007e8 <HAL_GPIO_Init+0xa4>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007e4:	2c03      	cmp	r4, #3
 80007e6:	d1da      	bne.n	800079e <HAL_GPIO_Init+0x5a>
      temp = GPIOx->MODER;
 80007e8:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007ea:	fa04 f408 	lsl.w	r4, r4, r8
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80007ee:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80007f0:	4326      	orrs	r6, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80007f2:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      GPIOx->MODER = temp;
 80007f6:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80007f8:	d05f      	beq.n	80008ba <HAL_GPIO_Init+0x176>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007fa:	f04f 0a00 	mov.w	sl, #0
 80007fe:	f8cd a004 	str.w	sl, [sp, #4]
 8000802:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000806:	4c37      	ldr	r4, [pc, #220]	; (80008e4 <HAL_GPIO_Init+0x1a0>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000808:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 800080c:	f8c9 6044 	str.w	r6, [r9, #68]	; 0x44
 8000810:	f8d9 6044 	ldr.w	r6, [r9, #68]	; 0x44
 8000814:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8000818:	9601      	str	r6, [sp, #4]
 800081a:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800081c:	f023 0603 	bic.w	r6, r3, #3
 8000820:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000824:	f506 369c 	add.w	r6, r6, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000828:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800082c:	f8d6 8008 	ldr.w	r8, [r6, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000830:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000834:	270f      	movs	r7, #15
 8000836:	fa07 f70e 	lsl.w	r7, r7, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800083a:	42a0      	cmp	r0, r4
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800083c:	ea28 0707 	bic.w	r7, r8, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000840:	d042      	beq.n	80008c8 <HAL_GPIO_Init+0x184>
 8000842:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000846:	42a0      	cmp	r0, r4
 8000848:	d040      	beq.n	80008cc <HAL_GPIO_Init+0x188>
 800084a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800084e:	42a0      	cmp	r0, r4
 8000850:	d03e      	beq.n	80008d0 <HAL_GPIO_Init+0x18c>
 8000852:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000856:	42a0      	cmp	r0, r4
 8000858:	d03c      	beq.n	80008d4 <HAL_GPIO_Init+0x190>
 800085a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800085e:	42a0      	cmp	r0, r4
 8000860:	d03a      	beq.n	80008d8 <HAL_GPIO_Init+0x194>
 8000862:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8000866:	42a0      	cmp	r0, r4
 8000868:	d038      	beq.n	80008dc <HAL_GPIO_Init+0x198>
 800086a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800086e:	42a0      	cmp	r0, r4
 8000870:	bf0c      	ite	eq
 8000872:	2406      	moveq	r4, #6
 8000874:	2407      	movne	r4, #7
 8000876:	fa04 f40e 	lsl.w	r4, r4, lr
 800087a:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 800087c:	60b4      	str	r4, [r6, #8]
        temp = EXTI->RTSR;
 800087e:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000880:	ea6f 060c 	mvn.w	r6, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000884:	02ef      	lsls	r7, r5, #11
        temp &= ~((uint32_t)iocurrent);
 8000886:	bf54      	ite	pl
 8000888:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 800088a:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->RTSR = temp;
 800088e:	6094      	str	r4, [r2, #8]

        temp = EXTI->FTSR;
 8000890:	68d4      	ldr	r4, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000892:	02af      	lsls	r7, r5, #10
        temp &= ~((uint32_t)iocurrent);
 8000894:	bf54      	ite	pl
 8000896:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 8000898:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->FTSR = temp;
 800089c:	60d4      	str	r4, [r2, #12]

        temp = EXTI->EMR;
 800089e:	6854      	ldr	r4, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80008a0:	03af      	lsls	r7, r5, #14
        temp &= ~((uint32_t)iocurrent);
 80008a2:	bf54      	ite	pl
 80008a4:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80008a6:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->EMR = temp;
 80008aa:	6054      	str	r4, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80008ac:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80008ae:	03ed      	lsls	r5, r5, #15
        temp &= ~((uint32_t)iocurrent);
 80008b0:	bf54      	ite	pl
 80008b2:	4034      	andpl	r4, r6
        {
          temp |= iocurrent;
 80008b4:	ea4c 0404 	orrmi.w	r4, ip, r4
        }
        EXTI->IMR = temp;
 80008b8:	6014      	str	r4, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ba:	3301      	adds	r3, #1
 80008bc:	2b10      	cmp	r3, #16
 80008be:	f47f af47 	bne.w	8000750 <HAL_GPIO_Init+0xc>
      }
    }
  }
}
 80008c2:	b003      	add	sp, #12
 80008c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80008c8:	4654      	mov	r4, sl
 80008ca:	e7d4      	b.n	8000876 <HAL_GPIO_Init+0x132>
 80008cc:	2401      	movs	r4, #1
 80008ce:	e7d2      	b.n	8000876 <HAL_GPIO_Init+0x132>
 80008d0:	2402      	movs	r4, #2
 80008d2:	e7d0      	b.n	8000876 <HAL_GPIO_Init+0x132>
 80008d4:	2403      	movs	r4, #3
 80008d6:	e7ce      	b.n	8000876 <HAL_GPIO_Init+0x132>
 80008d8:	2404      	movs	r4, #4
 80008da:	e7cc      	b.n	8000876 <HAL_GPIO_Init+0x132>
 80008dc:	2405      	movs	r4, #5
 80008de:	e7ca      	b.n	8000876 <HAL_GPIO_Init+0x132>
 80008e0:	40013c00 	.word	0x40013c00
 80008e4:	40020000 	.word	0x40020000
 80008e8:	40023800 	.word	0x40023800

080008ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008ec:	b10a      	cbz	r2, 80008f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008ee:	6181      	str	r1, [r0, #24]
  }
}
 80008f0:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008f2:	0409      	lsls	r1, r1, #16
 80008f4:	e7fb      	b.n	80008ee <HAL_GPIO_WritePin+0x2>
	...

080008f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80008f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	9301      	str	r3, [sp, #4]
 80008fe:	4b18      	ldr	r3, [pc, #96]	; (8000960 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000900:	4d18      	ldr	r5, [pc, #96]	; (8000964 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000902:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000904:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000908:	641a      	str	r2, [r3, #64]	; 0x40
 800090a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000910:	9301      	str	r3, [sp, #4]
 8000912:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000914:	4b14      	ldr	r3, [pc, #80]	; (8000968 <HAL_PWREx_EnableOverDrive+0x70>)
 8000916:	2201      	movs	r2, #1
 8000918:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800091a:	f7ff feb3 	bl	8000684 <HAL_GetTick>
 800091e:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000920:	686b      	ldr	r3, [r5, #4]
 8000922:	03da      	lsls	r2, r3, #15
 8000924:	d50b      	bpl.n	800093e <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000928:	4d0e      	ldr	r5, [pc, #56]	; (8000964 <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800092a:	2201      	movs	r2, #1
 800092c:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800092e:	f7ff fea9 	bl	8000684 <HAL_GetTick>
 8000932:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000934:	686b      	ldr	r3, [r5, #4]
 8000936:	039b      	lsls	r3, r3, #14
 8000938:	d50a      	bpl.n	8000950 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 800093a:	2000      	movs	r0, #0
 800093c:	e006      	b.n	800094c <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800093e:	f7ff fea1 	bl	8000684 <HAL_GetTick>
 8000942:	1b00      	subs	r0, r0, r4
 8000944:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000948:	d9ea      	bls.n	8000920 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 800094a:	2003      	movs	r0, #3
}
 800094c:	b003      	add	sp, #12
 800094e:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000950:	f7ff fe98 	bl	8000684 <HAL_GetTick>
 8000954:	1b00      	subs	r0, r0, r4
 8000956:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800095a:	d9eb      	bls.n	8000934 <HAL_PWREx_EnableOverDrive+0x3c>
 800095c:	e7f5      	b.n	800094a <HAL_PWREx_EnableOverDrive+0x52>
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800
 8000964:	40007000 	.word	0x40007000
 8000968:	420e0040 	.word	0x420e0040
 800096c:	420e0044 	.word	0x420e0044

08000970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000974:	460d      	mov	r5, r1
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000976:	4604      	mov	r4, r0
 8000978:	b910      	cbnz	r0, 8000980 <HAL_RCC_ClockConfig+0x10>
  {
    return HAL_ERROR;
 800097a:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);

  return HAL_OK;
}
 800097c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000980:	4b44      	ldr	r3, [pc, #272]	; (8000a94 <HAL_RCC_ClockConfig+0x124>)
 8000982:	681a      	ldr	r2, [r3, #0]
 8000984:	f002 020f 	and.w	r2, r2, #15
 8000988:	428a      	cmp	r2, r1
 800098a:	d328      	bcc.n	80009de <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800098c:	6822      	ldr	r2, [r4, #0]
 800098e:	0797      	lsls	r7, r2, #30
 8000990:	d42d      	bmi.n	80009ee <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000992:	07d0      	lsls	r0, r2, #31
 8000994:	d441      	bmi.n	8000a1a <HAL_RCC_ClockConfig+0xaa>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000996:	4b3f      	ldr	r3, [pc, #252]	; (8000a94 <HAL_RCC_ClockConfig+0x124>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	f002 020f 	and.w	r2, r2, #15
 800099e:	42aa      	cmp	r2, r5
 80009a0:	d866      	bhi.n	8000a70 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009a2:	6822      	ldr	r2, [r4, #0]
 80009a4:	0751      	lsls	r1, r2, #29
 80009a6:	d46c      	bmi.n	8000a82 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80009a8:	0713      	lsls	r3, r2, #28
 80009aa:	d507      	bpl.n	80009bc <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80009ac:	4a3a      	ldr	r2, [pc, #232]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 80009ae:	6921      	ldr	r1, [r4, #16]
 80009b0:	6893      	ldr	r3, [r2, #8]
 80009b2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80009b6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80009ba:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80009bc:	f000 f894 	bl	8000ae8 <HAL_RCC_GetSysClockFreq>
 80009c0:	4b35      	ldr	r3, [pc, #212]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 80009c2:	4a36      	ldr	r2, [pc, #216]	; (8000a9c <HAL_RCC_ClockConfig+0x12c>)
 80009c4:	689b      	ldr	r3, [r3, #8]
 80009c6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80009ca:	5cd3      	ldrb	r3, [r2, r3]
 80009cc:	40d8      	lsrs	r0, r3
 80009ce:	4b34      	ldr	r3, [pc, #208]	; (8000aa0 <HAL_RCC_ClockConfig+0x130>)
 80009d0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80009d2:	4b34      	ldr	r3, [pc, #208]	; (8000aa4 <HAL_RCC_ClockConfig+0x134>)
 80009d4:	6818      	ldr	r0, [r3, #0]
 80009d6:	f7ff fe19 	bl	800060c <HAL_InitTick>
  return HAL_OK;
 80009da:	2000      	movs	r0, #0
 80009dc:	e7ce      	b.n	800097c <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009de:	b2ca      	uxtb	r2, r1
 80009e0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f003 030f 	and.w	r3, r3, #15
 80009e8:	428b      	cmp	r3, r1
 80009ea:	d1c6      	bne.n	800097a <HAL_RCC_ClockConfig+0xa>
 80009ec:	e7ce      	b.n	800098c <HAL_RCC_ClockConfig+0x1c>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009ee:	4b2a      	ldr	r3, [pc, #168]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 80009f0:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80009f4:	bf1e      	ittt	ne
 80009f6:	6899      	ldrne	r1, [r3, #8]
 80009f8:	f441 51e0 	orrne.w	r1, r1, #7168	; 0x1c00
 80009fc:	6099      	strne	r1, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80009fe:	0716      	lsls	r6, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000a00:	bf42      	ittt	mi
 8000a02:	6899      	ldrmi	r1, [r3, #8]
 8000a04:	f441 4160 	orrmi.w	r1, r1, #57344	; 0xe000
 8000a08:	6099      	strmi	r1, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a0a:	4923      	ldr	r1, [pc, #140]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 8000a0c:	68a0      	ldr	r0, [r4, #8]
 8000a0e:	688b      	ldr	r3, [r1, #8]
 8000a10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a14:	4303      	orrs	r3, r0
 8000a16:	608b      	str	r3, [r1, #8]
 8000a18:	e7bb      	b.n	8000992 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a1a:	6862      	ldr	r2, [r4, #4]
 8000a1c:	4b1e      	ldr	r3, [pc, #120]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 8000a1e:	2a01      	cmp	r2, #1
 8000a20:	d11c      	bne.n	8000a5c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a28:	d0a7      	beq.n	800097a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a2a:	4e1b      	ldr	r6, [pc, #108]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 8000a2c:	68b3      	ldr	r3, [r6, #8]
 8000a2e:	f023 0303 	bic.w	r3, r3, #3
 8000a32:	4313      	orrs	r3, r2
 8000a34:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000a36:	f7ff fe25 	bl	8000684 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a3a:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000a3e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000a40:	68b3      	ldr	r3, [r6, #8]
 8000a42:	6862      	ldr	r2, [r4, #4]
 8000a44:	f003 030c 	and.w	r3, r3, #12
 8000a48:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000a4c:	d0a3      	beq.n	8000996 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a4e:	f7ff fe19 	bl	8000684 <HAL_GetTick>
 8000a52:	1bc0      	subs	r0, r0, r7
 8000a54:	4540      	cmp	r0, r8
 8000a56:	d9f3      	bls.n	8000a40 <HAL_RCC_ClockConfig+0xd0>
        return HAL_TIMEOUT;
 8000a58:	2003      	movs	r0, #3
 8000a5a:	e78f      	b.n	800097c <HAL_RCC_ClockConfig+0xc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000a5c:	1e91      	subs	r1, r2, #2
 8000a5e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a60:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000a62:	d802      	bhi.n	8000a6a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a64:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000a68:	e7de      	b.n	8000a28 <HAL_RCC_ClockConfig+0xb8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a6a:	f013 0f02 	tst.w	r3, #2
 8000a6e:	e7db      	b.n	8000a28 <HAL_RCC_ClockConfig+0xb8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a70:	b2ea      	uxtb	r2, r5
 8000a72:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f003 030f 	and.w	r3, r3, #15
 8000a7a:	42ab      	cmp	r3, r5
 8000a7c:	f47f af7d 	bne.w	800097a <HAL_RCC_ClockConfig+0xa>
 8000a80:	e78f      	b.n	80009a2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000a82:	4905      	ldr	r1, [pc, #20]	; (8000a98 <HAL_RCC_ClockConfig+0x128>)
 8000a84:	68e0      	ldr	r0, [r4, #12]
 8000a86:	688b      	ldr	r3, [r1, #8]
 8000a88:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000a8c:	4303      	orrs	r3, r0
 8000a8e:	608b      	str	r3, [r1, #8]
 8000a90:	e78a      	b.n	80009a8 <HAL_RCC_ClockConfig+0x38>
 8000a92:	bf00      	nop
 8000a94:	40023c00 	.word	0x40023c00
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	080023a8 	.word	0x080023a8
 8000aa0:	2000000c 	.word	0x2000000c
 8000aa4:	20000014 	.word	0x20000014

08000aa8 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000aa8:	4b04      	ldr	r3, [pc, #16]	; (8000abc <HAL_RCC_GetPCLK1Freq+0x14>)
 8000aaa:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000ab2:	5cd3      	ldrb	r3, [r2, r3]
 8000ab4:	4a03      	ldr	r2, [pc, #12]	; (8000ac4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000ab6:	6810      	ldr	r0, [r2, #0]
}
 8000ab8:	40d8      	lsrs	r0, r3
 8000aba:	4770      	bx	lr
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	080023b8 	.word	0x080023b8
 8000ac4:	2000000c 	.word	0x2000000c

08000ac8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000ac8:	4b04      	ldr	r3, [pc, #16]	; (8000adc <HAL_RCC_GetPCLK2Freq+0x14>)
 8000aca:	4a05      	ldr	r2, [pc, #20]	; (8000ae0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000acc:	689b      	ldr	r3, [r3, #8]
 8000ace:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000ad2:	5cd3      	ldrb	r3, [r2, r3]
 8000ad4:	4a03      	ldr	r2, [pc, #12]	; (8000ae4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000ad6:	6810      	ldr	r0, [r2, #0]
}
 8000ad8:	40d8      	lsrs	r0, r3
 8000ada:	4770      	bx	lr
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	080023b8 	.word	0x080023b8
 8000ae4:	2000000c 	.word	0x2000000c

08000ae8 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000ae8:	4920      	ldr	r1, [pc, #128]	; (8000b6c <HAL_RCC_GetSysClockFreq+0x84>)
{
 8000aea:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000aec:	688b      	ldr	r3, [r1, #8]
 8000aee:	f003 030c 	and.w	r3, r3, #12
 8000af2:	2b08      	cmp	r3, #8
 8000af4:	d007      	beq.n	8000b06 <HAL_RCC_GetSysClockFreq+0x1e>
 8000af6:	2b0c      	cmp	r3, #12
 8000af8:	d020      	beq.n	8000b3c <HAL_RCC_GetSysClockFreq+0x54>
 8000afa:	481d      	ldr	r0, [pc, #116]	; (8000b70 <HAL_RCC_GetSysClockFreq+0x88>)
 8000afc:	4a1d      	ldr	r2, [pc, #116]	; (8000b74 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000afe:	2b04      	cmp	r3, #4
 8000b00:	bf08      	it	eq
 8000b02:	4610      	moveq	r0, r2
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b04:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b06:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b08:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b0a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b0c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b10:	bf14      	ite	ne
 8000b12:	4818      	ldrne	r0, [pc, #96]	; (8000b74 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b14:	4816      	ldreq	r0, [pc, #88]	; (8000b70 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b16:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000b1a:	bf18      	it	ne
 8000b1c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b1e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b22:	fba1 0100 	umull	r0, r1, r1, r0
 8000b26:	f7ff fbc3 	bl	80002b0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000b2a:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <HAL_RCC_GetSysClockFreq+0x84>)
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000b32:	3301      	adds	r3, #1
 8000b34:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllr;
 8000b36:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8000b3a:	e7e3      	b.n	8000b04 <HAL_RCC_GetSysClockFreq+0x1c>
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b3c:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b3e:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b40:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000b42:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b46:	bf14      	ite	ne
 8000b48:	480a      	ldrne	r0, [pc, #40]	; (8000b74 <HAL_RCC_GetSysClockFreq+0x8c>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b4a:	4809      	ldreq	r0, [pc, #36]	; (8000b70 <HAL_RCC_GetSysClockFreq+0x88>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b4c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000b50:	bf18      	it	ne
 8000b52:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b54:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000b58:	fba1 0100 	umull	r0, r1, r1, r0
 8000b5c:	f7ff fba8 	bl	80002b0 <__aeabi_uldivmod>
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8000b60:	4b02      	ldr	r3, [pc, #8]	; (8000b6c <HAL_RCC_GetSysClockFreq+0x84>)
 8000b62:	685b      	ldr	r3, [r3, #4]
 8000b64:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8000b68:	e7e5      	b.n	8000b36 <HAL_RCC_GetSysClockFreq+0x4e>
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	00f42400 	.word	0x00f42400
 8000b74:	007a1200 	.word	0x007a1200

08000b78 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b78:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b7c:	4604      	mov	r4, r0
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	d030      	beq.n	8000be4 <HAL_RCC_OscConfig+0x6c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b82:	6803      	ldr	r3, [r0, #0]
 8000b84:	07df      	lsls	r7, r3, #31
 8000b86:	d410      	bmi.n	8000baa <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b88:	6823      	ldr	r3, [r4, #0]
 8000b8a:	079e      	lsls	r6, r3, #30
 8000b8c:	d463      	bmi.n	8000c56 <HAL_RCC_OscConfig+0xde>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b8e:	6823      	ldr	r3, [r4, #0]
 8000b90:	071a      	lsls	r2, r3, #28
 8000b92:	f100 80ad 	bmi.w	8000cf0 <HAL_RCC_OscConfig+0x178>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000b96:	6823      	ldr	r3, [r4, #0]
 8000b98:	075b      	lsls	r3, r3, #29
 8000b9a:	f100 80cb 	bmi.w	8000d34 <HAL_RCC_OscConfig+0x1bc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b9e:	69a0      	ldr	r0, [r4, #24]
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	f040 8135 	bne.w	8000e10 <HAL_RCC_OscConfig+0x298>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	e034      	b.n	8000c14 <HAL_RCC_OscConfig+0x9c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000baa:	4b95      	ldr	r3, [pc, #596]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000bac:	689a      	ldr	r2, [r3, #8]
 8000bae:	f002 020c 	and.w	r2, r2, #12
 8000bb2:	2a04      	cmp	r2, #4
 8000bb4:	d00f      	beq.n	8000bd6 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000bb6:	689a      	ldr	r2, [r3, #8]
 8000bb8:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8000bbc:	2a08      	cmp	r2, #8
 8000bbe:	d102      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x4e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000bc0:	685a      	ldr	r2, [r3, #4]
 8000bc2:	0255      	lsls	r5, r2, #9
 8000bc4:	d407      	bmi.n	8000bd6 <HAL_RCC_OscConfig+0x5e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bc6:	689a      	ldr	r2, [r3, #8]
 8000bc8:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8000bcc:	2a0c      	cmp	r2, #12
 8000bce:	d10b      	bne.n	8000be8 <HAL_RCC_OscConfig+0x70>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000bd0:	685b      	ldr	r3, [r3, #4]
 8000bd2:	0258      	lsls	r0, r3, #9
 8000bd4:	d508      	bpl.n	8000be8 <HAL_RCC_OscConfig+0x70>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd6:	4b8a      	ldr	r3, [pc, #552]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	0399      	lsls	r1, r3, #14
 8000bdc:	d5d4      	bpl.n	8000b88 <HAL_RCC_OscConfig+0x10>
 8000bde:	6863      	ldr	r3, [r4, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d1d1      	bne.n	8000b88 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8000be4:	2001      	movs	r0, #1
 8000be6:	e015      	b.n	8000c14 <HAL_RCC_OscConfig+0x9c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000be8:	6863      	ldr	r3, [r4, #4]
 8000bea:	4d85      	ldr	r5, [pc, #532]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bf0:	d113      	bne.n	8000c1a <HAL_RCC_OscConfig+0xa2>
 8000bf2:	682b      	ldr	r3, [r5, #0]
 8000bf4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000bfa:	f7ff fd43 	bl	8000684 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bfe:	4e80      	ldr	r6, [pc, #512]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000c00:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c02:	6833      	ldr	r3, [r6, #0]
 8000c04:	039a      	lsls	r2, r3, #14
 8000c06:	d4bf      	bmi.n	8000b88 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c08:	f7ff fd3c 	bl	8000684 <HAL_GetTick>
 8000c0c:	1b40      	subs	r0, r0, r5
 8000c0e:	2864      	cmp	r0, #100	; 0x64
 8000c10:	d9f7      	bls.n	8000c02 <HAL_RCC_OscConfig+0x8a>
            return HAL_TIMEOUT;
 8000c12:	2003      	movs	r0, #3
}
 8000c14:	b002      	add	sp, #8
 8000c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c1a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c1e:	d104      	bne.n	8000c2a <HAL_RCC_OscConfig+0xb2>
 8000c20:	682b      	ldr	r3, [r5, #0]
 8000c22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c26:	602b      	str	r3, [r5, #0]
 8000c28:	e7e3      	b.n	8000bf2 <HAL_RCC_OscConfig+0x7a>
 8000c2a:	682a      	ldr	r2, [r5, #0]
 8000c2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000c30:	602a      	str	r2, [r5, #0]
 8000c32:	682a      	ldr	r2, [r5, #0]
 8000c34:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000c38:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d1dd      	bne.n	8000bfa <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8000c3e:	f7ff fd21 	bl	8000684 <HAL_GetTick>
 8000c42:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c44:	682b      	ldr	r3, [r5, #0]
 8000c46:	039b      	lsls	r3, r3, #14
 8000c48:	d59e      	bpl.n	8000b88 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c4a:	f7ff fd1b 	bl	8000684 <HAL_GetTick>
 8000c4e:	1b80      	subs	r0, r0, r6
 8000c50:	2864      	cmp	r0, #100	; 0x64
 8000c52:	d9f7      	bls.n	8000c44 <HAL_RCC_OscConfig+0xcc>
 8000c54:	e7dd      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000c56:	4b6a      	ldr	r3, [pc, #424]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000c58:	689a      	ldr	r2, [r3, #8]
 8000c5a:	f012 0f0c 	tst.w	r2, #12
 8000c5e:	d00f      	beq.n	8000c80 <HAL_RCC_OscConfig+0x108>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000c60:	689a      	ldr	r2, [r3, #8]
 8000c62:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8000c66:	2a08      	cmp	r2, #8
 8000c68:	d102      	bne.n	8000c70 <HAL_RCC_OscConfig+0xf8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000c6a:	685a      	ldr	r2, [r3, #4]
 8000c6c:	0257      	lsls	r7, r2, #9
 8000c6e:	d507      	bpl.n	8000c80 <HAL_RCC_OscConfig+0x108>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c70:	689a      	ldr	r2, [r3, #8]
 8000c72:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8000c76:	2a0c      	cmp	r2, #12
 8000c78:	d111      	bne.n	8000c9e <HAL_RCC_OscConfig+0x126>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	025e      	lsls	r6, r3, #9
 8000c7e:	d40e      	bmi.n	8000c9e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c80:	4b5f      	ldr	r3, [pc, #380]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	0795      	lsls	r5, r2, #30
 8000c86:	d502      	bpl.n	8000c8e <HAL_RCC_OscConfig+0x116>
 8000c88:	68e2      	ldr	r2, [r4, #12]
 8000c8a:	2a01      	cmp	r2, #1
 8000c8c:	d1aa      	bne.n	8000be4 <HAL_RCC_OscConfig+0x6c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	6921      	ldr	r1, [r4, #16]
 8000c92:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000c96:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000c9a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c9c:	e777      	b.n	8000b8e <HAL_RCC_OscConfig+0x16>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c9e:	68e2      	ldr	r2, [r4, #12]
 8000ca0:	4b58      	ldr	r3, [pc, #352]	; (8000e04 <HAL_RCC_OscConfig+0x28c>)
 8000ca2:	b1b2      	cbz	r2, 8000cd2 <HAL_RCC_OscConfig+0x15a>
        __HAL_RCC_HSI_ENABLE();
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ca8:	f7ff fcec 	bl	8000684 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cac:	4d54      	ldr	r5, [pc, #336]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000cae:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cb0:	682b      	ldr	r3, [r5, #0]
 8000cb2:	0798      	lsls	r0, r3, #30
 8000cb4:	d507      	bpl.n	8000cc6 <HAL_RCC_OscConfig+0x14e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb6:	682b      	ldr	r3, [r5, #0]
 8000cb8:	6922      	ldr	r2, [r4, #16]
 8000cba:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000cbe:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000cc2:	602b      	str	r3, [r5, #0]
 8000cc4:	e763      	b.n	8000b8e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc6:	f7ff fcdd 	bl	8000684 <HAL_GetTick>
 8000cca:	1b80      	subs	r0, r0, r6
 8000ccc:	2802      	cmp	r0, #2
 8000cce:	d9ef      	bls.n	8000cb0 <HAL_RCC_OscConfig+0x138>
 8000cd0:	e79f      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
        __HAL_RCC_HSI_DISABLE();
 8000cd2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fcd6 	bl	8000684 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd8:	4e49      	ldr	r6, [pc, #292]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
        tickstart = HAL_GetTick();
 8000cda:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cdc:	6833      	ldr	r3, [r6, #0]
 8000cde:	0799      	lsls	r1, r3, #30
 8000ce0:	f57f af55 	bpl.w	8000b8e <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ce4:	f7ff fcce 	bl	8000684 <HAL_GetTick>
 8000ce8:	1b40      	subs	r0, r0, r5
 8000cea:	2802      	cmp	r0, #2
 8000cec:	d9f6      	bls.n	8000cdc <HAL_RCC_OscConfig+0x164>
 8000cee:	e790      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000cf0:	6962      	ldr	r2, [r4, #20]
 8000cf2:	4b45      	ldr	r3, [pc, #276]	; (8000e08 <HAL_RCC_OscConfig+0x290>)
 8000cf4:	b17a      	cbz	r2, 8000d16 <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_LSI_ENABLE();
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000cfa:	f7ff fcc3 	bl	8000684 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cfe:	4e40      	ldr	r6, [pc, #256]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000d00:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d02:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8000d04:	079f      	lsls	r7, r3, #30
 8000d06:	f53f af46 	bmi.w	8000b96 <HAL_RCC_OscConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d0a:	f7ff fcbb 	bl	8000684 <HAL_GetTick>
 8000d0e:	1b40      	subs	r0, r0, r5
 8000d10:	2802      	cmp	r0, #2
 8000d12:	d9f6      	bls.n	8000d02 <HAL_RCC_OscConfig+0x18a>
 8000d14:	e77d      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
      __HAL_RCC_LSI_DISABLE();
 8000d16:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000d18:	f7ff fcb4 	bl	8000684 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d1c:	4e38      	ldr	r6, [pc, #224]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000d1e:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d20:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8000d22:	0798      	lsls	r0, r3, #30
 8000d24:	f57f af37 	bpl.w	8000b96 <HAL_RCC_OscConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d28:	f7ff fcac 	bl	8000684 <HAL_GetTick>
 8000d2c:	1b40      	subs	r0, r0, r5
 8000d2e:	2802      	cmp	r0, #2
 8000d30:	d9f6      	bls.n	8000d20 <HAL_RCC_OscConfig+0x1a8>
 8000d32:	e76e      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d34:	4b32      	ldr	r3, [pc, #200]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000d36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d38:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000d3c:	d128      	bne.n	8000d90 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d3e:	9201      	str	r2, [sp, #4]
 8000d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d46:	641a      	str	r2, [r3, #64]	; 0x40
 8000d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d4e:	9301      	str	r3, [sp, #4]
 8000d50:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000d52:	2701      	movs	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d54:	4d2d      	ldr	r5, [pc, #180]	; (8000e0c <HAL_RCC_OscConfig+0x294>)
 8000d56:	682b      	ldr	r3, [r5, #0]
 8000d58:	05d9      	lsls	r1, r3, #23
 8000d5a:	d51b      	bpl.n	8000d94 <HAL_RCC_OscConfig+0x21c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d5c:	68a3      	ldr	r3, [r4, #8]
 8000d5e:	4d28      	ldr	r5, [pc, #160]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d127      	bne.n	8000db4 <HAL_RCC_OscConfig+0x23c>
 8000d64:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000d66:	f043 0301 	orr.w	r3, r3, #1
 8000d6a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000d6c:	f7ff fc8a 	bl	8000684 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d70:	4e23      	ldr	r6, [pc, #140]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
      tickstart = HAL_GetTick();
 8000d72:	4605      	mov	r5, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d74:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d78:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8000d7a:	079b      	lsls	r3, r3, #30
 8000d7c:	d539      	bpl.n	8000df2 <HAL_RCC_OscConfig+0x27a>
    if(pwrclkchanged == SET)
 8000d7e:	2f00      	cmp	r7, #0
 8000d80:	f43f af0d 	beq.w	8000b9e <HAL_RCC_OscConfig+0x26>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d84:	4a1e      	ldr	r2, [pc, #120]	; (8000e00 <HAL_RCC_OscConfig+0x288>)
 8000d86:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8e:	e706      	b.n	8000b9e <HAL_RCC_OscConfig+0x26>
    FlagStatus       pwrclkchanged = RESET;
 8000d90:	2700      	movs	r7, #0
 8000d92:	e7df      	b.n	8000d54 <HAL_RCC_OscConfig+0x1dc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d94:	682b      	ldr	r3, [r5, #0]
 8000d96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000d9c:	f7ff fc72 	bl	8000684 <HAL_GetTick>
 8000da0:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000da2:	682b      	ldr	r3, [r5, #0]
 8000da4:	05da      	lsls	r2, r3, #23
 8000da6:	d4d9      	bmi.n	8000d5c <HAL_RCC_OscConfig+0x1e4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000da8:	f7ff fc6c 	bl	8000684 <HAL_GetTick>
 8000dac:	1b80      	subs	r0, r0, r6
 8000dae:	2802      	cmp	r0, #2
 8000db0:	d9f7      	bls.n	8000da2 <HAL_RCC_OscConfig+0x22a>
 8000db2:	e72e      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db4:	2b05      	cmp	r3, #5
 8000db6:	d104      	bne.n	8000dc2 <HAL_RCC_OscConfig+0x24a>
 8000db8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000dba:	f043 0304 	orr.w	r3, r3, #4
 8000dbe:	672b      	str	r3, [r5, #112]	; 0x70
 8000dc0:	e7d0      	b.n	8000d64 <HAL_RCC_OscConfig+0x1ec>
 8000dc2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000dc4:	f022 0201 	bic.w	r2, r2, #1
 8000dc8:	672a      	str	r2, [r5, #112]	; 0x70
 8000dca:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000dcc:	f022 0204 	bic.w	r2, r2, #4
 8000dd0:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1ca      	bne.n	8000d6c <HAL_RCC_OscConfig+0x1f4>
      tickstart = HAL_GetTick();
 8000dd6:	f7ff fc55 	bl	8000684 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dda:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000dde:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000de0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000de2:	0798      	lsls	r0, r3, #30
 8000de4:	d5cb      	bpl.n	8000d7e <HAL_RCC_OscConfig+0x206>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000de6:	f7ff fc4d 	bl	8000684 <HAL_GetTick>
 8000dea:	1b80      	subs	r0, r0, r6
 8000dec:	4540      	cmp	r0, r8
 8000dee:	d9f7      	bls.n	8000de0 <HAL_RCC_OscConfig+0x268>
 8000df0:	e70f      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000df2:	f7ff fc47 	bl	8000684 <HAL_GetTick>
 8000df6:	1b40      	subs	r0, r0, r5
 8000df8:	4540      	cmp	r0, r8
 8000dfa:	d9bd      	bls.n	8000d78 <HAL_RCC_OscConfig+0x200>
 8000dfc:	e709      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
 8000dfe:	bf00      	nop
 8000e00:	40023800 	.word	0x40023800
 8000e04:	42470000 	.word	0x42470000
 8000e08:	42470e80 	.word	0x42470e80
 8000e0c:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000e10:	4d3a      	ldr	r5, [pc, #232]	; (8000efc <HAL_RCC_OscConfig+0x384>)
 8000e12:	68ab      	ldr	r3, [r5, #8]
 8000e14:	f003 030c 	and.w	r3, r3, #12
 8000e18:	2b08      	cmp	r3, #8
 8000e1a:	d03f      	beq.n	8000e9c <HAL_RCC_OscConfig+0x324>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e1c:	4e38      	ldr	r6, [pc, #224]	; (8000f00 <HAL_RCC_OscConfig+0x388>)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000e22:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e24:	d12d      	bne.n	8000e82 <HAL_RCC_OscConfig+0x30a>
        tickstart = HAL_GetTick();
 8000e26:	f7ff fc2d 	bl	8000684 <HAL_GetTick>
 8000e2a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e2c:	682b      	ldr	r3, [r5, #0]
 8000e2e:	0199      	lsls	r1, r3, #6
 8000e30:	d421      	bmi.n	8000e76 <HAL_RCC_OscConfig+0x2fe>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000e32:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000e3a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000e3e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000e40:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000e44:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000e46:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8000e4a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000e4c:	0852      	lsrs	r2, r2, #1
 8000e4e:	3a01      	subs	r2, #1
 8000e50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e54:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e56:	2301      	movs	r3, #1
 8000e58:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000e5a:	f7ff fc13 	bl	8000684 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e5e:	4d27      	ldr	r5, [pc, #156]	; (8000efc <HAL_RCC_OscConfig+0x384>)
        tickstart = HAL_GetTick();
 8000e60:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e62:	682b      	ldr	r3, [r5, #0]
 8000e64:	019a      	lsls	r2, r3, #6
 8000e66:	f53f ae9e 	bmi.w	8000ba6 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e6a:	f7ff fc0b 	bl	8000684 <HAL_GetTick>
 8000e6e:	1b00      	subs	r0, r0, r4
 8000e70:	2802      	cmp	r0, #2
 8000e72:	d9f6      	bls.n	8000e62 <HAL_RCC_OscConfig+0x2ea>
 8000e74:	e6cd      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e76:	f7ff fc05 	bl	8000684 <HAL_GetTick>
 8000e7a:	1bc0      	subs	r0, r0, r7
 8000e7c:	2802      	cmp	r0, #2
 8000e7e:	d9d5      	bls.n	8000e2c <HAL_RCC_OscConfig+0x2b4>
 8000e80:	e6c7      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
        tickstart = HAL_GetTick();
 8000e82:	f7ff fbff 	bl	8000684 <HAL_GetTick>
 8000e86:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000e88:	682b      	ldr	r3, [r5, #0]
 8000e8a:	019b      	lsls	r3, r3, #6
 8000e8c:	f57f ae8b 	bpl.w	8000ba6 <HAL_RCC_OscConfig+0x2e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000e90:	f7ff fbf8 	bl	8000684 <HAL_GetTick>
 8000e94:	1b00      	subs	r0, r0, r4
 8000e96:	2802      	cmp	r0, #2
 8000e98:	d9f6      	bls.n	8000e88 <HAL_RCC_OscConfig+0x310>
 8000e9a:	e6ba      	b.n	8000c12 <HAL_RCC_OscConfig+0x9a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e9c:	2801      	cmp	r0, #1
 8000e9e:	f43f aeb9 	beq.w	8000c14 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 8000ea2:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000ea4:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ea6:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8000eaa:	4291      	cmp	r1, r2
 8000eac:	f47f ae9a 	bne.w	8000be4 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eb0:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000eb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000eb6:	428a      	cmp	r2, r1
 8000eb8:	f47f ae94 	bne.w	8000be4 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ebc:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8000ebe:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8000ec2:	401a      	ands	r2, r3
 8000ec4:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8000ec8:	f47f ae8c 	bne.w	8000be4 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000ecc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000ece:	0852      	lsrs	r2, r2, #1
 8000ed0:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8000ed4:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8000ed6:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8000eda:	f47f ae83 	bne.w	8000be4 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ede:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000ee0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8000ee4:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 8000ee8:	f47f ae7c 	bne.w	8000be4 <HAL_RCC_OscConfig+0x6c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8000eec:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000eee:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000ef2:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 8000ef6:	f43f ae56 	beq.w	8000ba6 <HAL_RCC_OscConfig+0x2e>
 8000efa:	e673      	b.n	8000be4 <HAL_RCC_OscConfig+0x6c>
 8000efc:	40023800 	.word	0x40023800
 8000f00:	42470060 	.word	0x42470060

08000f04 <UART_SetConfig>:
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f04:	6802      	ldr	r2, [r0, #0]
 8000f06:	68c1      	ldr	r1, [r0, #12]
{
 8000f08:	b538      	push	{r3, r4, r5, lr}
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000f0a:	6913      	ldr	r3, [r2, #16]
 8000f0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000f10:	430b      	orrs	r3, r1
 8000f12:	6113      	str	r3, [r2, #16]
{
 8000f14:	4605      	mov	r5, r0
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f16:	6883      	ldr	r3, [r0, #8]
 8000f18:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8000f1a:	68d1      	ldr	r1, [r2, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f1c:	4303      	orrs	r3, r0
 8000f1e:	6968      	ldr	r0, [r5, #20]
 8000f20:	4303      	orrs	r3, r0
 8000f22:	69e8      	ldr	r0, [r5, #28]
  MODIFY_REG(huart->Instance->CR1,
 8000f24:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 8000f28:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f2c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8000f2e:	430b      	orrs	r3, r1
 8000f30:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8000f32:	6953      	ldr	r3, [r2, #20]
 8000f34:	69a9      	ldr	r1, [r5, #24]
 8000f36:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f3a:	430b      	orrs	r3, r1
 8000f3c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8000f3e:	4b1f      	ldr	r3, [pc, #124]	; (8000fbc <UART_SetConfig+0xb8>)
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d003      	beq.n	8000f4c <UART_SetConfig+0x48>
 8000f44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000f48:	429a      	cmp	r2, r3
 8000f4a:	d124      	bne.n	8000f96 <UART_SetConfig+0x92>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8000f4c:	f7ff fdbc 	bl	8000ac8 <HAL_RCC_GetPCLK2Freq>
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000f50:	69ea      	ldr	r2, [r5, #28]
 8000f52:	2319      	movs	r3, #25
 8000f54:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000f58:	fba0 0103 	umull	r0, r1, r0, r3
 8000f5c:	e9d5 4300 	ldrd	r4, r3, [r5]
 8000f60:	d11c      	bne.n	8000f9c <UART_SetConfig+0x98>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8000f62:	461a      	mov	r2, r3
 8000f64:	1892      	adds	r2, r2, r2
 8000f66:	f04f 0300 	mov.w	r3, #0
 8000f6a:	415b      	adcs	r3, r3
 8000f6c:	f7ff f9a0 	bl	80002b0 <__aeabi_uldivmod>
 8000f70:	2164      	movs	r1, #100	; 0x64
 8000f72:	fbb0 f5f1 	udiv	r5, r0, r1
 8000f76:	fb01 0315 	mls	r3, r1, r5, r0
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	3332      	adds	r3, #50	; 0x32
 8000f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f82:	f003 0207 	and.w	r2, r3, #7
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 8000f8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000f90:	4413      	add	r3, r2
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000f92:	60a3      	str	r3, [r4, #8]
  }
}
 8000f94:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK1Freq();
 8000f96:	f7ff fd87 	bl	8000aa8 <HAL_RCC_GetPCLK1Freq>
 8000f9a:	e7d9      	b.n	8000f50 <UART_SetConfig+0x4c>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8000f9c:	009a      	lsls	r2, r3, #2
 8000f9e:	0f9b      	lsrs	r3, r3, #30
 8000fa0:	f7ff f986 	bl	80002b0 <__aeabi_uldivmod>
 8000fa4:	2264      	movs	r2, #100	; 0x64
 8000fa6:	fbb0 f1f2 	udiv	r1, r0, r2
 8000faa:	fb02 0311 	mls	r3, r2, r1, r0
 8000fae:	011b      	lsls	r3, r3, #4
 8000fb0:	3332      	adds	r3, #50	; 0x32
 8000fb2:	fbb3 f3f2 	udiv	r3, r3, r2
 8000fb6:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8000fba:	e7ea      	b.n	8000f92 <UART_SetConfig+0x8e>
 8000fbc:	40011000 	.word	0x40011000

08000fc0 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 8000fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	460e      	mov	r6, r1
 8000fc6:	4617      	mov	r7, r2
 8000fc8:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000fca:	6822      	ldr	r2, [r4, #0]
 8000fcc:	6813      	ldr	r3, [r2, #0]
 8000fce:	ea36 0303 	bics.w	r3, r6, r3
 8000fd2:	d101      	bne.n	8000fd8 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	e028      	b.n	800102a <UART_WaitOnFlagUntilTimeout.constprop.0+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8000fd8:	1c6b      	adds	r3, r5, #1
 8000fda:	d0f7      	beq.n	8000fcc <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000fdc:	b125      	cbz	r5, 8000fe8 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
 8000fde:	f7ff fb51 	bl	8000684 <HAL_GetTick>
 8000fe2:	1bc0      	subs	r0, r0, r7
 8000fe4:	4285      	cmp	r5, r0
 8000fe6:	d2f0      	bcs.n	8000fca <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000fe8:	6822      	ldr	r2, [r4, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000fea:	f102 030c 	add.w	r3, r2, #12
 8000fee:	e853 3f00 	ldrex	r3, [r3]
 8000ff2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000ff6:	320c      	adds	r2, #12
 8000ff8:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 8000ffc:	6821      	ldr	r1, [r4, #0]
 8000ffe:	2800      	cmp	r0, #0
 8001000:	d1f2      	bne.n	8000fe8 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001002:	f101 0314 	add.w	r3, r1, #20
 8001006:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800100a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800100e:	f101 0014 	add.w	r0, r1, #20
 8001012:	e840 3200 	strex	r2, r3, [r0]
 8001016:	2a00      	cmp	r2, #0
 8001018:	d1f3      	bne.n	8001002 <UART_WaitOnFlagUntilTimeout.constprop.0+0x42>
        huart->gState  = HAL_UART_STATE_READY;
 800101a:	2320      	movs	r3, #32
 800101c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        __HAL_UNLOCK(huart);
 8001020:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_READY;
 8001024:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 8001028:	2003      	movs	r0, #3
}
 800102a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800102c <HAL_UART_Init>:
{
 800102c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800102e:	4604      	mov	r4, r0
 8001030:	b340      	cbz	r0, 8001084 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001032:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001036:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800103a:	b91b      	cbnz	r3, 8001044 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800103c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8001040:	f000 f9ca 	bl	80013d8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001044:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001046:	2324      	movs	r3, #36	; 0x24
 8001048:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800104c:	68d3      	ldr	r3, [r2, #12]
 800104e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001052:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001054:	4620      	mov	r0, r4
 8001056:	f7ff ff55 	bl	8000f04 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800105a:	6823      	ldr	r3, [r4, #0]
 800105c:	691a      	ldr	r2, [r3, #16]
 800105e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001062:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001064:	695a      	ldr	r2, [r3, #20]
 8001066:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800106a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800106c:	68da      	ldr	r2, [r3, #12]
 800106e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001072:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001074:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8001076:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001078:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800107a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800107e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8001082:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001084:	2001      	movs	r0, #1
 8001086:	e7fc      	b.n	8001082 <HAL_UART_Init+0x56>

08001088 <HAL_UART_Transmit>:
{
 8001088:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800108a:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800108c:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
{
 8001090:	9300      	str	r3, [sp, #0]
  if (huart->gState == HAL_UART_STATE_READY)
 8001092:	2a20      	cmp	r2, #32
{
 8001094:	4604      	mov	r4, r0
 8001096:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8001098:	d149      	bne.n	800112e <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 800109a:	2900      	cmp	r1, #0
 800109c:	d045      	beq.n	800112a <HAL_UART_Transmit+0xa2>
 800109e:	2f00      	cmp	r7, #0
 80010a0:	d043      	beq.n	800112a <HAL_UART_Transmit+0xa2>
    __HAL_LOCK(huart);
 80010a2:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80010a6:	2a01      	cmp	r2, #1
 80010a8:	d041      	beq.n	800112e <HAL_UART_Transmit+0xa6>
 80010aa:	2201      	movs	r2, #1
 80010ac:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010b0:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80010b2:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80010b4:	6405      	str	r5, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80010b6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 80010ba:	f7ff fae3 	bl	8000684 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010be:	68a1      	ldr	r1, [r4, #8]
 80010c0:	9b00      	ldr	r3, [sp, #0]
    huart->TxXferSize = Size;
 80010c2:	84a7      	strh	r7, [r4, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010c4:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80010c8:	4602      	mov	r2, r0
    huart->TxXferCount = Size;
 80010ca:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010cc:	d103      	bne.n	80010d6 <HAL_UART_Transmit+0x4e>
 80010ce:	6921      	ldr	r1, [r4, #16]
 80010d0:	b909      	cbnz	r1, 80010d6 <HAL_UART_Transmit+0x4e>
 80010d2:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80010d4:	460e      	mov	r6, r1
    __HAL_UNLOCK(huart);
 80010d6:	2100      	movs	r1, #0
 80010d8:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 80010dc:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 80010de:	b289      	uxth	r1, r1
 80010e0:	b941      	cbnz	r1, 80010f4 <HAL_UART_Transmit+0x6c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80010e2:	2140      	movs	r1, #64	; 0x40
 80010e4:	4620      	mov	r0, r4
 80010e6:	f7ff ff6b 	bl	8000fc0 <UART_WaitOnFlagUntilTimeout.constprop.0>
 80010ea:	b960      	cbnz	r0, 8001106 <HAL_UART_Transmit+0x7e>
    huart->gState = HAL_UART_STATE_READY;
 80010ec:	2320      	movs	r3, #32
 80010ee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 80010f2:	e009      	b.n	8001108 <HAL_UART_Transmit+0x80>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010f4:	2180      	movs	r1, #128	; 0x80
 80010f6:	4620      	mov	r0, r4
 80010f8:	e9cd 2300 	strd	r2, r3, [sp]
 80010fc:	f7ff ff60 	bl	8000fc0 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8001100:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001104:	b110      	cbz	r0, 800110c <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8001106:	2003      	movs	r0, #3
}
 8001108:	b003      	add	sp, #12
 800110a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (pdata8bits == NULL)
 800110c:	6820      	ldr	r0, [r4, #0]
 800110e:	b94e      	cbnz	r6, 8001124 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001110:	f835 1b02 	ldrh.w	r1, [r5], #2
 8001114:	f3c1 0108 	ubfx	r1, r1, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001118:	6041      	str	r1, [r0, #4]
      huart->TxXferCount--;
 800111a:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 800111c:	3901      	subs	r1, #1
 800111e:	b289      	uxth	r1, r1
 8001120:	84e1      	strh	r1, [r4, #38]	; 0x26
 8001122:	e7db      	b.n	80010dc <HAL_UART_Transmit+0x54>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001124:	f816 1b01 	ldrb.w	r1, [r6], #1
 8001128:	e7f6      	b.n	8001118 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 800112a:	2001      	movs	r0, #1
 800112c:	e7ec      	b.n	8001108 <HAL_UART_Transmit+0x80>
    return HAL_BUSY;
 800112e:	2002      	movs	r0, #2
 8001130:	e7ea      	b.n	8001108 <HAL_UART_Transmit+0x80>
	...

08001134 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001134:	f8df d034 	ldr.w	sp, [pc, #52]	; 800116c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001138:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800113a:	e003      	b.n	8001144 <LoopCopyDataInit>

0800113c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800113c:	4b0c      	ldr	r3, [pc, #48]	; (8001170 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800113e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001140:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001142:	3104      	adds	r1, #4

08001144 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001144:	480b      	ldr	r0, [pc, #44]	; (8001174 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001146:	4b0c      	ldr	r3, [pc, #48]	; (8001178 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001148:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800114a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800114c:	d3f6      	bcc.n	800113c <CopyDataInit>
  ldr  r2, =_sbss
 800114e:	4a0b      	ldr	r2, [pc, #44]	; (800117c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001150:	e002      	b.n	8001158 <LoopFillZerobss>

08001152 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001152:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001154:	f842 3b04 	str.w	r3, [r2], #4

08001158 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001158:	4b09      	ldr	r3, [pc, #36]	; (8001180 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800115a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800115c:	d3f9      	bcc.n	8001152 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800115e:	f7ff fa2d 	bl	80005bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001162:	f000 f985 	bl	8001470 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001166:	f000 f855 	bl	8001214 <main>
  bx  lr    
 800116a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800116c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001170:	080025fc 	.word	0x080025fc
  ldr  r0, =_sdata
 8001174:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001178:	2000007c 	.word	0x2000007c
  ldr  r2, =_sbss
 800117c:	2000007c 	.word	0x2000007c
  ldr  r3, = _ebss
 8001180:	200000fc 	.word	0x200000fc

08001184 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC_IRQHandler>
	...

08001188 <_sbrk>:




caddr_t _sbrk(int incr)
{
 8001188:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end,*min_stack_ptr;

	if (heap_end == 0)
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <_sbrk+0x34>)
 800118c:	6819      	ldr	r1, [r3, #0]
{
 800118e:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001190:	b909      	cbnz	r1, 8001196 <_sbrk+0xe>
		heap_end = &end;
 8001192:	490b      	ldr	r1, [pc, #44]	; (80011c0 <_sbrk+0x38>)
 8001194:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;

#ifdef FreeRTOS
	/* Use the NVIC offset register to locate the main stack pointer. */
	min_stack_ptr = (char*)(*(unsigned int *)*(unsigned int *)0xE000ED08);
 8001196:	490b      	ldr	r1, [pc, #44]	; (80011c4 <_sbrk+0x3c>)
	prev_heap_end = heap_end;
 8001198:	6818      	ldr	r0, [r3, #0]
	min_stack_ptr = (char*)(*(unsigned int *)*(unsigned int *)0xE000ED08);
 800119a:	6809      	ldr	r1, [r1, #0]
 800119c:	6809      	ldr	r1, [r1, #0]
	/* Locate the STACK bottom address */
	min_stack_ptr -= MAX_STACK_SIZE;

	if (heap_end + incr > min_stack_ptr)
 800119e:	4402      	add	r2, r0
	min_stack_ptr -= MAX_STACK_SIZE;
 80011a0:	f5a1 5100 	sub.w	r1, r1, #8192	; 0x2000
	if (heap_end + incr > min_stack_ptr)
 80011a4:	428a      	cmp	r2, r1
 80011a6:	d906      	bls.n	80011b6 <_sbrk+0x2e>
	if (heap_end + incr > stack_ptr)
#endif
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80011a8:	f000 f95c 	bl	8001464 <__errno>
 80011ac:	230c      	movs	r3, #12
 80011ae:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80011b0:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80011b4:	bd08      	pop	{r3, pc}
	heap_end += incr;
 80011b6:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 80011b8:	e7fc      	b.n	80011b4 <_sbrk+0x2c>
 80011ba:	bf00      	nop
 80011bc:	20000098 	.word	0x20000098
 80011c0:	200000fc 	.word	0x200000fc
 80011c4:	e000ed08 	.word	0xe000ed08

080011c8 <_write>:
	_kill(status, -1);
	while (1) {}
}

int _write(int file, char *ptr, int len)
{
 80011c8:	b570      	push	{r4, r5, r6, lr}
 80011ca:	460e      	mov	r6, r1
 80011cc:	4614      	mov	r4, r2
	int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ce:	2500      	movs	r5, #0
 80011d0:	42a5      	cmp	r5, r4
 80011d2:	db01      	blt.n	80011d8 <_write+0x10>
		{
		   __io_putchar( *ptr++ );
		}
	return len;
}
 80011d4:	4620      	mov	r0, r4
 80011d6:	bd70      	pop	{r4, r5, r6, pc}
		   __io_putchar( *ptr++ );
 80011d8:	5d70      	ldrb	r0, [r6, r5]
 80011da:	f000 f8ed 	bl	80013b8 <__io_putchar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011de:	3501      	adds	r5, #1
 80011e0:	e7f6      	b.n	80011d0 <_write+0x8>

080011e2 <_close>:

int _close(int file)
{
	return -1;
}
 80011e2:	f04f 30ff 	mov.w	r0, #4294967295
 80011e6:	4770      	bx	lr

080011e8 <_fstat>:

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80011e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011ec:	604b      	str	r3, [r1, #4]
	return 0;
}
 80011ee:	2000      	movs	r0, #0
 80011f0:	4770      	bx	lr

080011f2 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80011f2:	2001      	movs	r0, #1
 80011f4:	4770      	bx	lr

080011f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80011f6:	2000      	movs	r0, #0
 80011f8:	4770      	bx	lr

080011fa <_read>:

int _read(int file, char *ptr, int len)
{
 80011fa:	b570      	push	{r4, r5, r6, lr}
 80011fc:	460e      	mov	r6, r1
 80011fe:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001200:	2500      	movs	r5, #0
 8001202:	42a5      	cmp	r5, r4
 8001204:	db01      	blt.n	800120a <_read+0x10>
	{
	  *ptr++ = __io_getchar();
	}

   return len;
}
 8001206:	4620      	mov	r0, r4
 8001208:	bd70      	pop	{r4, r5, r6, pc}
	  *ptr++ = __io_getchar();
 800120a:	f3af 8000 	nop.w
 800120e:	5570      	strb	r0, [r6, r5]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001210:	3501      	adds	r5, #1
 8001212:	e7f6      	b.n	8001202 <_read+0x8>

08001214 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{
 8001214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001216:	f2ad 5d5c 	subw	sp, sp, #1372	; 0x55c
       - Configure the Flash prefetch, instruction and Data caches
       - Configure the Systick to generate an interrupt each 1 msec
       - Set NVIC Group Priority to 4
       - Global MSP (MCU Support Package) initialization
     */
  HAL_Init();
 800121a:	f7ff fa19 	bl	8000650 <HAL_Init>
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;

  /* Enable Power Control clock */
  __HAL_RCC_PWR_CLK_ENABLE();
 800121e:	2500      	movs	r5, #0
 8001220:	4b5c      	ldr	r3, [pc, #368]	; (8001394 <main+0x180>)
 8001222:	9501      	str	r5, [sp, #4]
 8001224:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001226:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800122a:	641a      	str	r2, [r3, #64]	; 0x40
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001232:	9301      	str	r3, [sp, #4]
 8001234:	9b01      	ldr	r3, [sp, #4]
  
  /* The voltage scaling allows optimizing the power consumption when the device is 
     clocked below the maximum system frequency, to update the voltage scaling value 
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001236:	4b58      	ldr	r3, [pc, #352]	; (8001398 <main+0x184>)
 8001238:	9502      	str	r5, [sp, #8]
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001240:	601a      	str	r2, [r3, #0]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  
  /* Enable HSI Oscillator and activate PLL with HSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001248:	acb7      	add	r4, sp, #732	; 0x2dc
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800124a:	9302      	str	r3, [sp, #8]
 800124c:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
 800124e:	f04f 0e01 	mov.w	lr, #1
 8001252:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001254:	2602      	movs	r6, #2
  RCC_OscInitStruct.HSICalibrationValue = 0x10;
 8001256:	e9c4 e303 	strd	lr, r3, [r4, #12]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
 800125a:	6223      	str	r3, [r4, #32]
  RCC_OscInitStruct.PLL.PLLN = 360;
 800125c:	f44f 73b4 	mov.w	r3, #360	; 0x168
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001260:	e9c4 3609 	strd	r3, r6, [r4, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLQ = 7;
  RCC_OscInitStruct.PLL.PLLR = 6;
 8001264:	2207      	movs	r2, #7
 8001266:	2306      	movs	r3, #6
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001268:	4620      	mov	r0, r4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800126a:	e9c4 6506 	strd	r6, r5, [r4, #24]
  RCC_OscInitStruct.PLL.PLLR = 6;
 800126e:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001272:	6026      	str	r6, [r4, #0]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001274:	f7ff fc80 	bl	8000b78 <HAL_RCC_OscConfig>
 8001278:	b118      	cbz	r0, 8001282 <main+0x6e>
  * @retval None
  */
static void Error_Handler(void)
{
  /* Turn LED2 on */
  BSP_LED_On(LED2);
 800127a:	4628      	mov	r0, r5
 800127c:	f7ff f994 	bl	80005a8 <BSP_LED_On>
  while(1)
 8001280:	e7fe      	b.n	8001280 <main+0x6c>
  ret = HAL_PWREx_EnableOverDrive();
 8001282:	f7ff fb39 	bl	80008f8 <HAL_PWREx_EnableOverDrive>
  if(ret != HAL_OK)
 8001286:	4605      	mov	r5, r0
 8001288:	b100      	cbz	r0, 800128c <main+0x78>
    while(1) { ; }
 800128a:	e7fe      	b.n	800128a <main+0x76>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800128c:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800128e:	e9cd 3667 	strd	r3, r6, [sp, #412]	; 0x19c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;  
 8001292:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
 8001296:	e9cd 306a 	strd	r3, r0, [sp, #424]	; 0x1a8
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129a:	9069      	str	r0, [sp, #420]	; 0x1a4
  if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800129c:	2105      	movs	r1, #5
 800129e:	a867      	add	r0, sp, #412	; 0x19c
 80012a0:	f7ff fb66 	bl	8000970 <HAL_RCC_ClockConfig>
 80012a4:	4606      	mov	r6, r0
 80012a6:	b118      	cbz	r0, 80012b0 <main+0x9c>
  BSP_LED_On(LED2);
 80012a8:	4628      	mov	r0, r5
 80012aa:	f7ff f97d 	bl	80005a8 <BSP_LED_On>
  while(1)
 80012ae:	e7fe      	b.n	80012ae <main+0x9a>
  UartHandle.Instance          = USARTx;
 80012b0:	483a      	ldr	r0, [pc, #232]	; (800139c <main+0x188>)
  UartHandle.Init.BaudRate     = 9600;
 80012b2:	f8df c100 	ldr.w	ip, [pc, #256]	; 80013b4 <main+0x1a0>
  UartHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80012b6:	6186      	str	r6, [r0, #24]
  UartHandle.Init.BaudRate     = 9600;
 80012b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80012bc:	e9c0 c300 	strd	ip, r3, [r0]
  UartHandle.Init.Parity       = UART_PARITY_ODD;
 80012c0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80012c4:	6103      	str	r3, [r0, #16]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 80012c6:	230c      	movs	r3, #12
  UartHandle.Init.StopBits     = UART_STOPBITS_1;
 80012c8:	e9c0 6602 	strd	r6, r6, [r0, #8]
  UartHandle.Init.Mode         = UART_MODE_TX_RX;
 80012cc:	6143      	str	r3, [r0, #20]
  UartHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 80012ce:	61c6      	str	r6, [r0, #28]
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 80012d0:	f7ff feac 	bl	800102c <HAL_UART_Init>
 80012d4:	4605      	mov	r5, r0
 80012d6:	b118      	cbz	r0, 80012e0 <main+0xcc>
  BSP_LED_On(LED2);
 80012d8:	4630      	mov	r0, r6
 80012da:	f7ff f965 	bl	80005a8 <BSP_LED_On>
  while(1)
 80012de:	e7fe      	b.n	80012de <main+0xca>
  printf("\n\r UART Printf Example: retarget the C library printf function to the UART\n\r");
 80012e0:	482f      	ldr	r0, [pc, #188]	; (80013a0 <main+0x18c>)
 80012e2:	f000 f8ff 	bl	80014e4 <iprintf>
  uint16_t raw_data[160] = {
 80012e6:	492f      	ldr	r1, [pc, #188]	; (80013a4 <main+0x190>)
 80012e8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80012ec:	a817      	add	r0, sp, #92	; 0x5c
 80012ee:	f000 f8e3 	bl	80014b8 <memcpy>
  float smooth_data_1 = 0;
 80012f2:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80013a8 <main+0x194>
	  smooth_data_1 = smooth_data_1 - (lpf_beta*(smooth_data_1 - raw_data_1));
 80012f6:	eddf 6a2d 	vldr	s13, [pc, #180]	; 80013ac <main+0x198>
 80012fa:	a917      	add	r1, sp, #92	; 0x5c
 80012fc:	ab67      	add	r3, sp, #412	; 0x19c
  for(int i = 0; i < 160; i++){
 80012fe:	4628      	mov	r0, r5
	  raw_data_1 = raw_data[i];
 8001300:	f831 2b02 	ldrh.w	r2, [r1], #2
 8001304:	ee07 2a90 	vmov	s15, r2
	  smooth_data_1 = smooth_data_1 - (lpf_beta*(smooth_data_1 - raw_data_1));
 8001308:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800130c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001310:	eea7 7ae6 	vfms.f32	s14, s15, s13
	  smooth_array[i] = smooth_data_1;
 8001314:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8001318:	ee17 2a90 	vmov	r2, s15
 800131c:	b292      	uxth	r2, r2
 800131e:	f823 2b02 	strh.w	r2, [r3], #2
	  if(i!=0){
 8001322:	b120      	cbz	r0, 800132e <main+0x11a>
		  int deriv = (int)smooth_array[i] - (int)smooth_array[i-1];
 8001324:	f833 5c04 	ldrh.w	r5, [r3, #-4]
 8001328:	1b52      	subs	r2, r2, r5
			 deriv_array[i] = deriv;
 800132a:	f844 2020 	str.w	r2, [r4, r0, lsl #2]
  for(int i = 0; i < 160; i++){
 800132e:	3001      	adds	r0, #1
 8001330:	28a0      	cmp	r0, #160	; 0xa0
 8001332:	d1e5      	bne.n	8001300 <main+0xec>
  int peak_vals[20] = {};
 8001334:	ad03      	add	r5, sp, #12
 8001336:	2250      	movs	r2, #80	; 0x50
 8001338:	2100      	movs	r1, #0
 800133a:	4628      	mov	r0, r5
 800133c:	f000 f8ca 	bl	80014d4 <memset>
  for(int j = 0; j < 159; j++){
 8001340:	2300      	movs	r3, #0
  int peak_count = 0;
 8001342:	461e      	mov	r6, r3
  int pos_check = 0;
 8001344:	461a      	mov	r2, r3
  int neg = 0;
 8001346:	4618      	mov	r0, r3
  int pos = 0;
 8001348:	4619      	mov	r1, r3
	  if(deriv_array[j]>0 && pos_check==0){
 800134a:	f854 7b04 	ldr.w	r7, [r4], #4
 800134e:	2f00      	cmp	r7, #0
 8001350:	dd13      	ble.n	800137a <main+0x166>
 8001352:	b922      	cbnz	r2, 800135e <main+0x14a>
		  pos++;
 8001354:	3101      	adds	r1, #1
			  pos_check = 1;
 8001356:	1ecf      	subs	r7, r1, #3
		  neg = 0;
 8001358:	4610      	mov	r0, r2
			  pos_check = 1;
 800135a:	427a      	negs	r2, r7
 800135c:	417a      	adcs	r2, r7
  for(int j = 0; j < 159; j++){
 800135e:	3301      	adds	r3, #1
 8001360:	2b9f      	cmp	r3, #159	; 0x9f
 8001362:	d1f2      	bne.n	800134a <main+0x136>
	  printf("%d\n", peak_vals[k]);
 8001364:	4e12      	ldr	r6, [pc, #72]	; (80013b0 <main+0x19c>)
  for(int k = 0; k<20; k++){
 8001366:	2400      	movs	r4, #0
	  printf("%d\n", peak_vals[k]);
 8001368:	f855 1b04 	ldr.w	r1, [r5], #4
 800136c:	4630      	mov	r0, r6
  for(int k = 0; k<20; k++){
 800136e:	3401      	adds	r4, #1
	  printf("%d\n", peak_vals[k]);
 8001370:	f000 f8b8 	bl	80014e4 <iprintf>
  for(int k = 0; k<20; k++){
 8001374:	2c14      	cmp	r4, #20
 8001376:	d1f7      	bne.n	8001368 <main+0x154>
  while (1)
 8001378:	e7fe      	b.n	8001378 <main+0x164>
	  } else if (deriv_array[j]<0 && pos_check==1) {
 800137a:	d0f0      	beq.n	800135e <main+0x14a>
 800137c:	b142      	cbz	r2, 8001390 <main+0x17c>
		  neg++;
 800137e:	3001      	adds	r0, #1
		  if(neg==3){
 8001380:	2803      	cmp	r0, #3
 8001382:	d103      	bne.n	800138c <main+0x178>
			  peak_vals[peak_count] = j;
 8001384:	f845 3026 	str.w	r3, [r5, r6, lsl #2]
			  pos_check = 0;
 8001388:	2200      	movs	r2, #0
			  peak_count++;
 800138a:	3601      	adds	r6, #1
		  pos = 0;
 800138c:	2100      	movs	r1, #0
 800138e:	e7e6      	b.n	800135e <main+0x14a>
		  pos = 0;
 8001390:	4611      	mov	r1, r2
 8001392:	e7e4      	b.n	800135e <main+0x14a>
 8001394:	40023800 	.word	0x40023800
 8001398:	40007000 	.word	0x40007000
 800139c:	200000a8 	.word	0x200000a8
 80013a0:	08002500 	.word	0x08002500
 80013a4:	080023c0 	.word	0x080023c0
 80013a8:	00000000 	.word	0x00000000
 80013ac:	3e19999a 	.word	0x3e19999a
 80013b0:	0800254d 	.word	0x0800254d
 80013b4:	40004400 	.word	0x40004400

080013b8 <__io_putchar>:
{
 80013b8:	b507      	push	{r0, r1, r2, lr}
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF); 
 80013ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 80013be:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&UartHandle, (uint8_t *)&ch, 1, 0xFFFF); 
 80013c0:	2201      	movs	r2, #1
 80013c2:	a901      	add	r1, sp, #4
 80013c4:	4803      	ldr	r0, [pc, #12]	; (80013d4 <__io_putchar+0x1c>)
 80013c6:	f7ff fe5f 	bl	8001088 <HAL_UART_Transmit>
}
 80013ca:	9801      	ldr	r0, [sp, #4]
 80013cc:	b003      	add	sp, #12
 80013ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80013d2:	bf00      	nop
 80013d4:	200000a8 	.word	0x200000a8

080013d8 <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration  
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{  
 80013d8:	b510      	push	{r4, lr}
 80013da:	b088      	sub	sp, #32
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 80013dc:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <HAL_UART_MspInit+0x70>)
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
  
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 80013de:	481b      	ldr	r0, [pc, #108]	; (800144c <HAL_UART_MspInit+0x74>)
  USARTx_TX_GPIO_CLK_ENABLE();
 80013e0:	2200      	movs	r2, #0
 80013e2:	9200      	str	r2, [sp, #0]
 80013e4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013e6:	f041 0101 	orr.w	r1, r1, #1
 80013ea:	6319      	str	r1, [r3, #48]	; 0x30
 80013ec:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013ee:	f001 0101 	and.w	r1, r1, #1
 80013f2:	9100      	str	r1, [sp, #0]
 80013f4:	9900      	ldr	r1, [sp, #0]
  USARTx_RX_GPIO_CLK_ENABLE();
 80013f6:	9201      	str	r2, [sp, #4]
 80013f8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80013fa:	f041 0101 	orr.w	r1, r1, #1
 80013fe:	6319      	str	r1, [r3, #48]	; 0x30
 8001400:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001402:	f001 0101 	and.w	r1, r1, #1
 8001406:	9101      	str	r1, [sp, #4]
 8001408:	9901      	ldr	r1, [sp, #4]
  USARTx_CLK_ENABLE(); 
 800140a:	9202      	str	r2, [sp, #8]
 800140c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800140e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001412:	641a      	str	r2, [r3, #64]	; 0x40
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141a:	9302      	str	r3, [sp, #8]
 800141c:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800141e:	2204      	movs	r2, #4
 8001420:	2302      	movs	r3, #2
 8001422:	e9cd 2303 	strd	r2, r3, [sp, #12]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001426:	2407      	movs	r4, #7
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001428:	2201      	movs	r2, #1
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800142a:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 800142c:	e9cd 2305 	strd	r2, r3, [sp, #20]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 8001430:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 8001432:	f7ff f987 	bl	8000744 <HAL_GPIO_Init>
    
  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 8001436:	2308      	movs	r3, #8
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
    
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001438:	4804      	ldr	r0, [pc, #16]	; (800144c <HAL_UART_MspInit+0x74>)
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 800143a:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 800143c:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 800143e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001440:	f7ff f980 	bl	8000744 <HAL_GPIO_Init>
}
 8001444:	b008      	add	sp, #32
 8001446:	bd10      	pop	{r4, pc}
 8001448:	40023800 	.word	0x40023800
 800144c:	40020000 	.word	0x40020000

08001450 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8001450:	4770      	bx	lr

08001452 <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001452:	e7fe      	b.n	8001452 <HardFault_Handler>

08001454 <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001454:	e7fe      	b.n	8001454 <MemManage_Handler>

08001456 <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001456:	e7fe      	b.n	8001456 <BusFault_Handler>

08001458 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001458:	e7fe      	b.n	8001458 <UsageFault_Handler>

0800145a <SVC_Handler>:
 800145a:	4770      	bx	lr

0800145c <DebugMon_Handler>:
 800145c:	4770      	bx	lr

0800145e <PendSV_Handler>:
 800145e:	4770      	bx	lr

08001460 <SysTick_Handler>:
 8001460:	4770      	bx	lr
	...

08001464 <__errno>:
 8001464:	4b01      	ldr	r3, [pc, #4]	; (800146c <__errno+0x8>)
 8001466:	6818      	ldr	r0, [r3, #0]
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	20000018 	.word	0x20000018

08001470 <__libc_init_array>:
 8001470:	b570      	push	{r4, r5, r6, lr}
 8001472:	4d0d      	ldr	r5, [pc, #52]	; (80014a8 <__libc_init_array+0x38>)
 8001474:	4c0d      	ldr	r4, [pc, #52]	; (80014ac <__libc_init_array+0x3c>)
 8001476:	1b64      	subs	r4, r4, r5
 8001478:	10a4      	asrs	r4, r4, #2
 800147a:	2600      	movs	r6, #0
 800147c:	42a6      	cmp	r6, r4
 800147e:	d109      	bne.n	8001494 <__libc_init_array+0x24>
 8001480:	4d0b      	ldr	r5, [pc, #44]	; (80014b0 <__libc_init_array+0x40>)
 8001482:	4c0c      	ldr	r4, [pc, #48]	; (80014b4 <__libc_init_array+0x44>)
 8001484:	f000 ff84 	bl	8002390 <_init>
 8001488:	1b64      	subs	r4, r4, r5
 800148a:	10a4      	asrs	r4, r4, #2
 800148c:	2600      	movs	r6, #0
 800148e:	42a6      	cmp	r6, r4
 8001490:	d105      	bne.n	800149e <__libc_init_array+0x2e>
 8001492:	bd70      	pop	{r4, r5, r6, pc}
 8001494:	f855 3b04 	ldr.w	r3, [r5], #4
 8001498:	4798      	blx	r3
 800149a:	3601      	adds	r6, #1
 800149c:	e7ee      	b.n	800147c <__libc_init_array+0xc>
 800149e:	f855 3b04 	ldr.w	r3, [r5], #4
 80014a2:	4798      	blx	r3
 80014a4:	3601      	adds	r6, #1
 80014a6:	e7f2      	b.n	800148e <__libc_init_array+0x1e>
 80014a8:	080025f4 	.word	0x080025f4
 80014ac:	080025f4 	.word	0x080025f4
 80014b0:	080025f4 	.word	0x080025f4
 80014b4:	080025f8 	.word	0x080025f8

080014b8 <memcpy>:
 80014b8:	440a      	add	r2, r1
 80014ba:	4291      	cmp	r1, r2
 80014bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80014c0:	d100      	bne.n	80014c4 <memcpy+0xc>
 80014c2:	4770      	bx	lr
 80014c4:	b510      	push	{r4, lr}
 80014c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80014ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80014ce:	4291      	cmp	r1, r2
 80014d0:	d1f9      	bne.n	80014c6 <memcpy+0xe>
 80014d2:	bd10      	pop	{r4, pc}

080014d4 <memset>:
 80014d4:	4402      	add	r2, r0
 80014d6:	4603      	mov	r3, r0
 80014d8:	4293      	cmp	r3, r2
 80014da:	d100      	bne.n	80014de <memset+0xa>
 80014dc:	4770      	bx	lr
 80014de:	f803 1b01 	strb.w	r1, [r3], #1
 80014e2:	e7f9      	b.n	80014d8 <memset+0x4>

080014e4 <iprintf>:
 80014e4:	b40f      	push	{r0, r1, r2, r3}
 80014e6:	4b0a      	ldr	r3, [pc, #40]	; (8001510 <iprintf+0x2c>)
 80014e8:	b513      	push	{r0, r1, r4, lr}
 80014ea:	681c      	ldr	r4, [r3, #0]
 80014ec:	b124      	cbz	r4, 80014f8 <iprintf+0x14>
 80014ee:	69a3      	ldr	r3, [r4, #24]
 80014f0:	b913      	cbnz	r3, 80014f8 <iprintf+0x14>
 80014f2:	4620      	mov	r0, r4
 80014f4:	f000 f866 	bl	80015c4 <__sinit>
 80014f8:	ab05      	add	r3, sp, #20
 80014fa:	9a04      	ldr	r2, [sp, #16]
 80014fc:	68a1      	ldr	r1, [r4, #8]
 80014fe:	9301      	str	r3, [sp, #4]
 8001500:	4620      	mov	r0, r4
 8001502:	f000 f983 	bl	800180c <_vfiprintf_r>
 8001506:	b002      	add	sp, #8
 8001508:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800150c:	b004      	add	sp, #16
 800150e:	4770      	bx	lr
 8001510:	20000018 	.word	0x20000018

08001514 <std>:
 8001514:	2300      	movs	r3, #0
 8001516:	b510      	push	{r4, lr}
 8001518:	4604      	mov	r4, r0
 800151a:	e9c0 3300 	strd	r3, r3, [r0]
 800151e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001522:	6083      	str	r3, [r0, #8]
 8001524:	8181      	strh	r1, [r0, #12]
 8001526:	6643      	str	r3, [r0, #100]	; 0x64
 8001528:	81c2      	strh	r2, [r0, #14]
 800152a:	6183      	str	r3, [r0, #24]
 800152c:	4619      	mov	r1, r3
 800152e:	2208      	movs	r2, #8
 8001530:	305c      	adds	r0, #92	; 0x5c
 8001532:	f7ff ffcf 	bl	80014d4 <memset>
 8001536:	4b05      	ldr	r3, [pc, #20]	; (800154c <std+0x38>)
 8001538:	6263      	str	r3, [r4, #36]	; 0x24
 800153a:	4b05      	ldr	r3, [pc, #20]	; (8001550 <std+0x3c>)
 800153c:	62a3      	str	r3, [r4, #40]	; 0x28
 800153e:	4b05      	ldr	r3, [pc, #20]	; (8001554 <std+0x40>)
 8001540:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <std+0x44>)
 8001544:	6224      	str	r4, [r4, #32]
 8001546:	6323      	str	r3, [r4, #48]	; 0x30
 8001548:	bd10      	pop	{r4, pc}
 800154a:	bf00      	nop
 800154c:	08001db5 	.word	0x08001db5
 8001550:	08001dd7 	.word	0x08001dd7
 8001554:	08001e0f 	.word	0x08001e0f
 8001558:	08001e33 	.word	0x08001e33

0800155c <_cleanup_r>:
 800155c:	4901      	ldr	r1, [pc, #4]	; (8001564 <_cleanup_r+0x8>)
 800155e:	f000 b8af 	b.w	80016c0 <_fwalk_reent>
 8001562:	bf00      	nop
 8001564:	0800210d 	.word	0x0800210d

08001568 <__sfmoreglue>:
 8001568:	b570      	push	{r4, r5, r6, lr}
 800156a:	1e4a      	subs	r2, r1, #1
 800156c:	2568      	movs	r5, #104	; 0x68
 800156e:	4355      	muls	r5, r2
 8001570:	460e      	mov	r6, r1
 8001572:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001576:	f000 f8c5 	bl	8001704 <_malloc_r>
 800157a:	4604      	mov	r4, r0
 800157c:	b140      	cbz	r0, 8001590 <__sfmoreglue+0x28>
 800157e:	2100      	movs	r1, #0
 8001580:	e9c0 1600 	strd	r1, r6, [r0]
 8001584:	300c      	adds	r0, #12
 8001586:	60a0      	str	r0, [r4, #8]
 8001588:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800158c:	f7ff ffa2 	bl	80014d4 <memset>
 8001590:	4620      	mov	r0, r4
 8001592:	bd70      	pop	{r4, r5, r6, pc}

08001594 <__sfp_lock_acquire>:
 8001594:	4801      	ldr	r0, [pc, #4]	; (800159c <__sfp_lock_acquire+0x8>)
 8001596:	f000 b8b3 	b.w	8001700 <__retarget_lock_acquire_recursive>
 800159a:	bf00      	nop
 800159c:	200000f4 	.word	0x200000f4

080015a0 <__sfp_lock_release>:
 80015a0:	4801      	ldr	r0, [pc, #4]	; (80015a8 <__sfp_lock_release+0x8>)
 80015a2:	f000 b8ae 	b.w	8001702 <__retarget_lock_release_recursive>
 80015a6:	bf00      	nop
 80015a8:	200000f4 	.word	0x200000f4

080015ac <__sinit_lock_acquire>:
 80015ac:	4801      	ldr	r0, [pc, #4]	; (80015b4 <__sinit_lock_acquire+0x8>)
 80015ae:	f000 b8a7 	b.w	8001700 <__retarget_lock_acquire_recursive>
 80015b2:	bf00      	nop
 80015b4:	200000ef 	.word	0x200000ef

080015b8 <__sinit_lock_release>:
 80015b8:	4801      	ldr	r0, [pc, #4]	; (80015c0 <__sinit_lock_release+0x8>)
 80015ba:	f000 b8a2 	b.w	8001702 <__retarget_lock_release_recursive>
 80015be:	bf00      	nop
 80015c0:	200000ef 	.word	0x200000ef

080015c4 <__sinit>:
 80015c4:	b510      	push	{r4, lr}
 80015c6:	4604      	mov	r4, r0
 80015c8:	f7ff fff0 	bl	80015ac <__sinit_lock_acquire>
 80015cc:	69a3      	ldr	r3, [r4, #24]
 80015ce:	b11b      	cbz	r3, 80015d8 <__sinit+0x14>
 80015d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80015d4:	f7ff bff0 	b.w	80015b8 <__sinit_lock_release>
 80015d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80015dc:	6523      	str	r3, [r4, #80]	; 0x50
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <__sinit+0x68>)
 80015e0:	4a13      	ldr	r2, [pc, #76]	; (8001630 <__sinit+0x6c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80015e6:	42a3      	cmp	r3, r4
 80015e8:	bf04      	itt	eq
 80015ea:	2301      	moveq	r3, #1
 80015ec:	61a3      	streq	r3, [r4, #24]
 80015ee:	4620      	mov	r0, r4
 80015f0:	f000 f820 	bl	8001634 <__sfp>
 80015f4:	6060      	str	r0, [r4, #4]
 80015f6:	4620      	mov	r0, r4
 80015f8:	f000 f81c 	bl	8001634 <__sfp>
 80015fc:	60a0      	str	r0, [r4, #8]
 80015fe:	4620      	mov	r0, r4
 8001600:	f000 f818 	bl	8001634 <__sfp>
 8001604:	2200      	movs	r2, #0
 8001606:	60e0      	str	r0, [r4, #12]
 8001608:	2104      	movs	r1, #4
 800160a:	6860      	ldr	r0, [r4, #4]
 800160c:	f7ff ff82 	bl	8001514 <std>
 8001610:	68a0      	ldr	r0, [r4, #8]
 8001612:	2201      	movs	r2, #1
 8001614:	2109      	movs	r1, #9
 8001616:	f7ff ff7d 	bl	8001514 <std>
 800161a:	68e0      	ldr	r0, [r4, #12]
 800161c:	2202      	movs	r2, #2
 800161e:	2112      	movs	r1, #18
 8001620:	f7ff ff78 	bl	8001514 <std>
 8001624:	2301      	movs	r3, #1
 8001626:	61a3      	str	r3, [r4, #24]
 8001628:	e7d2      	b.n	80015d0 <__sinit+0xc>
 800162a:	bf00      	nop
 800162c:	08002554 	.word	0x08002554
 8001630:	0800155d 	.word	0x0800155d

08001634 <__sfp>:
 8001634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001636:	4607      	mov	r7, r0
 8001638:	f7ff ffac 	bl	8001594 <__sfp_lock_acquire>
 800163c:	4b1e      	ldr	r3, [pc, #120]	; (80016b8 <__sfp+0x84>)
 800163e:	681e      	ldr	r6, [r3, #0]
 8001640:	69b3      	ldr	r3, [r6, #24]
 8001642:	b913      	cbnz	r3, 800164a <__sfp+0x16>
 8001644:	4630      	mov	r0, r6
 8001646:	f7ff ffbd 	bl	80015c4 <__sinit>
 800164a:	3648      	adds	r6, #72	; 0x48
 800164c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001650:	3b01      	subs	r3, #1
 8001652:	d503      	bpl.n	800165c <__sfp+0x28>
 8001654:	6833      	ldr	r3, [r6, #0]
 8001656:	b30b      	cbz	r3, 800169c <__sfp+0x68>
 8001658:	6836      	ldr	r6, [r6, #0]
 800165a:	e7f7      	b.n	800164c <__sfp+0x18>
 800165c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001660:	b9d5      	cbnz	r5, 8001698 <__sfp+0x64>
 8001662:	4b16      	ldr	r3, [pc, #88]	; (80016bc <__sfp+0x88>)
 8001664:	60e3      	str	r3, [r4, #12]
 8001666:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800166a:	6665      	str	r5, [r4, #100]	; 0x64
 800166c:	f000 f847 	bl	80016fe <__retarget_lock_init_recursive>
 8001670:	f7ff ff96 	bl	80015a0 <__sfp_lock_release>
 8001674:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001678:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800167c:	6025      	str	r5, [r4, #0]
 800167e:	61a5      	str	r5, [r4, #24]
 8001680:	2208      	movs	r2, #8
 8001682:	4629      	mov	r1, r5
 8001684:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001688:	f7ff ff24 	bl	80014d4 <memset>
 800168c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001690:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001694:	4620      	mov	r0, r4
 8001696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001698:	3468      	adds	r4, #104	; 0x68
 800169a:	e7d9      	b.n	8001650 <__sfp+0x1c>
 800169c:	2104      	movs	r1, #4
 800169e:	4638      	mov	r0, r7
 80016a0:	f7ff ff62 	bl	8001568 <__sfmoreglue>
 80016a4:	4604      	mov	r4, r0
 80016a6:	6030      	str	r0, [r6, #0]
 80016a8:	2800      	cmp	r0, #0
 80016aa:	d1d5      	bne.n	8001658 <__sfp+0x24>
 80016ac:	f7ff ff78 	bl	80015a0 <__sfp_lock_release>
 80016b0:	230c      	movs	r3, #12
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	e7ee      	b.n	8001694 <__sfp+0x60>
 80016b6:	bf00      	nop
 80016b8:	08002554 	.word	0x08002554
 80016bc:	ffff0001 	.word	0xffff0001

080016c0 <_fwalk_reent>:
 80016c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80016c4:	4606      	mov	r6, r0
 80016c6:	4688      	mov	r8, r1
 80016c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80016cc:	2700      	movs	r7, #0
 80016ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80016d2:	f1b9 0901 	subs.w	r9, r9, #1
 80016d6:	d505      	bpl.n	80016e4 <_fwalk_reent+0x24>
 80016d8:	6824      	ldr	r4, [r4, #0]
 80016da:	2c00      	cmp	r4, #0
 80016dc:	d1f7      	bne.n	80016ce <_fwalk_reent+0xe>
 80016de:	4638      	mov	r0, r7
 80016e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80016e4:	89ab      	ldrh	r3, [r5, #12]
 80016e6:	2b01      	cmp	r3, #1
 80016e8:	d907      	bls.n	80016fa <_fwalk_reent+0x3a>
 80016ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80016ee:	3301      	adds	r3, #1
 80016f0:	d003      	beq.n	80016fa <_fwalk_reent+0x3a>
 80016f2:	4629      	mov	r1, r5
 80016f4:	4630      	mov	r0, r6
 80016f6:	47c0      	blx	r8
 80016f8:	4307      	orrs	r7, r0
 80016fa:	3568      	adds	r5, #104	; 0x68
 80016fc:	e7e9      	b.n	80016d2 <_fwalk_reent+0x12>

080016fe <__retarget_lock_init_recursive>:
 80016fe:	4770      	bx	lr

08001700 <__retarget_lock_acquire_recursive>:
 8001700:	4770      	bx	lr

08001702 <__retarget_lock_release_recursive>:
 8001702:	4770      	bx	lr

08001704 <_malloc_r>:
 8001704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001706:	1ccd      	adds	r5, r1, #3
 8001708:	f025 0503 	bic.w	r5, r5, #3
 800170c:	3508      	adds	r5, #8
 800170e:	2d0c      	cmp	r5, #12
 8001710:	bf38      	it	cc
 8001712:	250c      	movcc	r5, #12
 8001714:	2d00      	cmp	r5, #0
 8001716:	4606      	mov	r6, r0
 8001718:	db01      	blt.n	800171e <_malloc_r+0x1a>
 800171a:	42a9      	cmp	r1, r5
 800171c:	d903      	bls.n	8001726 <_malloc_r+0x22>
 800171e:	230c      	movs	r3, #12
 8001720:	6033      	str	r3, [r6, #0]
 8001722:	2000      	movs	r0, #0
 8001724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001726:	f000 fda3 	bl	8002270 <__malloc_lock>
 800172a:	4921      	ldr	r1, [pc, #132]	; (80017b0 <_malloc_r+0xac>)
 800172c:	680a      	ldr	r2, [r1, #0]
 800172e:	4614      	mov	r4, r2
 8001730:	b99c      	cbnz	r4, 800175a <_malloc_r+0x56>
 8001732:	4f20      	ldr	r7, [pc, #128]	; (80017b4 <_malloc_r+0xb0>)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	b923      	cbnz	r3, 8001742 <_malloc_r+0x3e>
 8001738:	4621      	mov	r1, r4
 800173a:	4630      	mov	r0, r6
 800173c:	f000 fb2a 	bl	8001d94 <_sbrk_r>
 8001740:	6038      	str	r0, [r7, #0]
 8001742:	4629      	mov	r1, r5
 8001744:	4630      	mov	r0, r6
 8001746:	f000 fb25 	bl	8001d94 <_sbrk_r>
 800174a:	1c43      	adds	r3, r0, #1
 800174c:	d123      	bne.n	8001796 <_malloc_r+0x92>
 800174e:	230c      	movs	r3, #12
 8001750:	6033      	str	r3, [r6, #0]
 8001752:	4630      	mov	r0, r6
 8001754:	f000 fd92 	bl	800227c <__malloc_unlock>
 8001758:	e7e3      	b.n	8001722 <_malloc_r+0x1e>
 800175a:	6823      	ldr	r3, [r4, #0]
 800175c:	1b5b      	subs	r3, r3, r5
 800175e:	d417      	bmi.n	8001790 <_malloc_r+0x8c>
 8001760:	2b0b      	cmp	r3, #11
 8001762:	d903      	bls.n	800176c <_malloc_r+0x68>
 8001764:	6023      	str	r3, [r4, #0]
 8001766:	441c      	add	r4, r3
 8001768:	6025      	str	r5, [r4, #0]
 800176a:	e004      	b.n	8001776 <_malloc_r+0x72>
 800176c:	6863      	ldr	r3, [r4, #4]
 800176e:	42a2      	cmp	r2, r4
 8001770:	bf0c      	ite	eq
 8001772:	600b      	streq	r3, [r1, #0]
 8001774:	6053      	strne	r3, [r2, #4]
 8001776:	4630      	mov	r0, r6
 8001778:	f000 fd80 	bl	800227c <__malloc_unlock>
 800177c:	f104 000b 	add.w	r0, r4, #11
 8001780:	1d23      	adds	r3, r4, #4
 8001782:	f020 0007 	bic.w	r0, r0, #7
 8001786:	1ac2      	subs	r2, r0, r3
 8001788:	d0cc      	beq.n	8001724 <_malloc_r+0x20>
 800178a:	1a1b      	subs	r3, r3, r0
 800178c:	50a3      	str	r3, [r4, r2]
 800178e:	e7c9      	b.n	8001724 <_malloc_r+0x20>
 8001790:	4622      	mov	r2, r4
 8001792:	6864      	ldr	r4, [r4, #4]
 8001794:	e7cc      	b.n	8001730 <_malloc_r+0x2c>
 8001796:	1cc4      	adds	r4, r0, #3
 8001798:	f024 0403 	bic.w	r4, r4, #3
 800179c:	42a0      	cmp	r0, r4
 800179e:	d0e3      	beq.n	8001768 <_malloc_r+0x64>
 80017a0:	1a21      	subs	r1, r4, r0
 80017a2:	4630      	mov	r0, r6
 80017a4:	f000 faf6 	bl	8001d94 <_sbrk_r>
 80017a8:	3001      	adds	r0, #1
 80017aa:	d1dd      	bne.n	8001768 <_malloc_r+0x64>
 80017ac:	e7cf      	b.n	800174e <_malloc_r+0x4a>
 80017ae:	bf00      	nop
 80017b0:	2000009c 	.word	0x2000009c
 80017b4:	200000a0 	.word	0x200000a0

080017b8 <__sfputc_r>:
 80017b8:	6893      	ldr	r3, [r2, #8]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	2b00      	cmp	r3, #0
 80017be:	b410      	push	{r4}
 80017c0:	6093      	str	r3, [r2, #8]
 80017c2:	da08      	bge.n	80017d6 <__sfputc_r+0x1e>
 80017c4:	6994      	ldr	r4, [r2, #24]
 80017c6:	42a3      	cmp	r3, r4
 80017c8:	db01      	blt.n	80017ce <__sfputc_r+0x16>
 80017ca:	290a      	cmp	r1, #10
 80017cc:	d103      	bne.n	80017d6 <__sfputc_r+0x1e>
 80017ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017d2:	f000 bb33 	b.w	8001e3c <__swbuf_r>
 80017d6:	6813      	ldr	r3, [r2, #0]
 80017d8:	1c58      	adds	r0, r3, #1
 80017da:	6010      	str	r0, [r2, #0]
 80017dc:	7019      	strb	r1, [r3, #0]
 80017de:	4608      	mov	r0, r1
 80017e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <__sfputs_r>:
 80017e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017e8:	4606      	mov	r6, r0
 80017ea:	460f      	mov	r7, r1
 80017ec:	4614      	mov	r4, r2
 80017ee:	18d5      	adds	r5, r2, r3
 80017f0:	42ac      	cmp	r4, r5
 80017f2:	d101      	bne.n	80017f8 <__sfputs_r+0x12>
 80017f4:	2000      	movs	r0, #0
 80017f6:	e007      	b.n	8001808 <__sfputs_r+0x22>
 80017f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017fc:	463a      	mov	r2, r7
 80017fe:	4630      	mov	r0, r6
 8001800:	f7ff ffda 	bl	80017b8 <__sfputc_r>
 8001804:	1c43      	adds	r3, r0, #1
 8001806:	d1f3      	bne.n	80017f0 <__sfputs_r+0xa>
 8001808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800180c <_vfiprintf_r>:
 800180c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001810:	460d      	mov	r5, r1
 8001812:	b09d      	sub	sp, #116	; 0x74
 8001814:	4614      	mov	r4, r2
 8001816:	4698      	mov	r8, r3
 8001818:	4606      	mov	r6, r0
 800181a:	b118      	cbz	r0, 8001824 <_vfiprintf_r+0x18>
 800181c:	6983      	ldr	r3, [r0, #24]
 800181e:	b90b      	cbnz	r3, 8001824 <_vfiprintf_r+0x18>
 8001820:	f7ff fed0 	bl	80015c4 <__sinit>
 8001824:	4b89      	ldr	r3, [pc, #548]	; (8001a4c <_vfiprintf_r+0x240>)
 8001826:	429d      	cmp	r5, r3
 8001828:	d11b      	bne.n	8001862 <_vfiprintf_r+0x56>
 800182a:	6875      	ldr	r5, [r6, #4]
 800182c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800182e:	07d9      	lsls	r1, r3, #31
 8001830:	d405      	bmi.n	800183e <_vfiprintf_r+0x32>
 8001832:	89ab      	ldrh	r3, [r5, #12]
 8001834:	059a      	lsls	r2, r3, #22
 8001836:	d402      	bmi.n	800183e <_vfiprintf_r+0x32>
 8001838:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800183a:	f7ff ff61 	bl	8001700 <__retarget_lock_acquire_recursive>
 800183e:	89ab      	ldrh	r3, [r5, #12]
 8001840:	071b      	lsls	r3, r3, #28
 8001842:	d501      	bpl.n	8001848 <_vfiprintf_r+0x3c>
 8001844:	692b      	ldr	r3, [r5, #16]
 8001846:	b9eb      	cbnz	r3, 8001884 <_vfiprintf_r+0x78>
 8001848:	4629      	mov	r1, r5
 800184a:	4630      	mov	r0, r6
 800184c:	f000 fb5a 	bl	8001f04 <__swsetup_r>
 8001850:	b1c0      	cbz	r0, 8001884 <_vfiprintf_r+0x78>
 8001852:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001854:	07dc      	lsls	r4, r3, #31
 8001856:	d50e      	bpl.n	8001876 <_vfiprintf_r+0x6a>
 8001858:	f04f 30ff 	mov.w	r0, #4294967295
 800185c:	b01d      	add	sp, #116	; 0x74
 800185e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001862:	4b7b      	ldr	r3, [pc, #492]	; (8001a50 <_vfiprintf_r+0x244>)
 8001864:	429d      	cmp	r5, r3
 8001866:	d101      	bne.n	800186c <_vfiprintf_r+0x60>
 8001868:	68b5      	ldr	r5, [r6, #8]
 800186a:	e7df      	b.n	800182c <_vfiprintf_r+0x20>
 800186c:	4b79      	ldr	r3, [pc, #484]	; (8001a54 <_vfiprintf_r+0x248>)
 800186e:	429d      	cmp	r5, r3
 8001870:	bf08      	it	eq
 8001872:	68f5      	ldreq	r5, [r6, #12]
 8001874:	e7da      	b.n	800182c <_vfiprintf_r+0x20>
 8001876:	89ab      	ldrh	r3, [r5, #12]
 8001878:	0598      	lsls	r0, r3, #22
 800187a:	d4ed      	bmi.n	8001858 <_vfiprintf_r+0x4c>
 800187c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800187e:	f7ff ff40 	bl	8001702 <__retarget_lock_release_recursive>
 8001882:	e7e9      	b.n	8001858 <_vfiprintf_r+0x4c>
 8001884:	2300      	movs	r3, #0
 8001886:	9309      	str	r3, [sp, #36]	; 0x24
 8001888:	2320      	movs	r3, #32
 800188a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800188e:	f8cd 800c 	str.w	r8, [sp, #12]
 8001892:	2330      	movs	r3, #48	; 0x30
 8001894:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8001a58 <_vfiprintf_r+0x24c>
 8001898:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800189c:	f04f 0901 	mov.w	r9, #1
 80018a0:	4623      	mov	r3, r4
 80018a2:	469a      	mov	sl, r3
 80018a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80018a8:	b10a      	cbz	r2, 80018ae <_vfiprintf_r+0xa2>
 80018aa:	2a25      	cmp	r2, #37	; 0x25
 80018ac:	d1f9      	bne.n	80018a2 <_vfiprintf_r+0x96>
 80018ae:	ebba 0b04 	subs.w	fp, sl, r4
 80018b2:	d00b      	beq.n	80018cc <_vfiprintf_r+0xc0>
 80018b4:	465b      	mov	r3, fp
 80018b6:	4622      	mov	r2, r4
 80018b8:	4629      	mov	r1, r5
 80018ba:	4630      	mov	r0, r6
 80018bc:	f7ff ff93 	bl	80017e6 <__sfputs_r>
 80018c0:	3001      	adds	r0, #1
 80018c2:	f000 80aa 	beq.w	8001a1a <_vfiprintf_r+0x20e>
 80018c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80018c8:	445a      	add	r2, fp
 80018ca:	9209      	str	r2, [sp, #36]	; 0x24
 80018cc:	f89a 3000 	ldrb.w	r3, [sl]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80a2 	beq.w	8001a1a <_vfiprintf_r+0x20e>
 80018d6:	2300      	movs	r3, #0
 80018d8:	f04f 32ff 	mov.w	r2, #4294967295
 80018dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80018e0:	f10a 0a01 	add.w	sl, sl, #1
 80018e4:	9304      	str	r3, [sp, #16]
 80018e6:	9307      	str	r3, [sp, #28]
 80018e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80018ec:	931a      	str	r3, [sp, #104]	; 0x68
 80018ee:	4654      	mov	r4, sl
 80018f0:	2205      	movs	r2, #5
 80018f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018f6:	4858      	ldr	r0, [pc, #352]	; (8001a58 <_vfiprintf_r+0x24c>)
 80018f8:	f7fe fc8a 	bl	8000210 <memchr>
 80018fc:	9a04      	ldr	r2, [sp, #16]
 80018fe:	b9d8      	cbnz	r0, 8001938 <_vfiprintf_r+0x12c>
 8001900:	06d1      	lsls	r1, r2, #27
 8001902:	bf44      	itt	mi
 8001904:	2320      	movmi	r3, #32
 8001906:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800190a:	0713      	lsls	r3, r2, #28
 800190c:	bf44      	itt	mi
 800190e:	232b      	movmi	r3, #43	; 0x2b
 8001910:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8001914:	f89a 3000 	ldrb.w	r3, [sl]
 8001918:	2b2a      	cmp	r3, #42	; 0x2a
 800191a:	d015      	beq.n	8001948 <_vfiprintf_r+0x13c>
 800191c:	9a07      	ldr	r2, [sp, #28]
 800191e:	4654      	mov	r4, sl
 8001920:	2000      	movs	r0, #0
 8001922:	f04f 0c0a 	mov.w	ip, #10
 8001926:	4621      	mov	r1, r4
 8001928:	f811 3b01 	ldrb.w	r3, [r1], #1
 800192c:	3b30      	subs	r3, #48	; 0x30
 800192e:	2b09      	cmp	r3, #9
 8001930:	d94e      	bls.n	80019d0 <_vfiprintf_r+0x1c4>
 8001932:	b1b0      	cbz	r0, 8001962 <_vfiprintf_r+0x156>
 8001934:	9207      	str	r2, [sp, #28]
 8001936:	e014      	b.n	8001962 <_vfiprintf_r+0x156>
 8001938:	eba0 0308 	sub.w	r3, r0, r8
 800193c:	fa09 f303 	lsl.w	r3, r9, r3
 8001940:	4313      	orrs	r3, r2
 8001942:	9304      	str	r3, [sp, #16]
 8001944:	46a2      	mov	sl, r4
 8001946:	e7d2      	b.n	80018ee <_vfiprintf_r+0xe2>
 8001948:	9b03      	ldr	r3, [sp, #12]
 800194a:	1d19      	adds	r1, r3, #4
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	9103      	str	r1, [sp, #12]
 8001950:	2b00      	cmp	r3, #0
 8001952:	bfbb      	ittet	lt
 8001954:	425b      	neglt	r3, r3
 8001956:	f042 0202 	orrlt.w	r2, r2, #2
 800195a:	9307      	strge	r3, [sp, #28]
 800195c:	9307      	strlt	r3, [sp, #28]
 800195e:	bfb8      	it	lt
 8001960:	9204      	strlt	r2, [sp, #16]
 8001962:	7823      	ldrb	r3, [r4, #0]
 8001964:	2b2e      	cmp	r3, #46	; 0x2e
 8001966:	d10c      	bne.n	8001982 <_vfiprintf_r+0x176>
 8001968:	7863      	ldrb	r3, [r4, #1]
 800196a:	2b2a      	cmp	r3, #42	; 0x2a
 800196c:	d135      	bne.n	80019da <_vfiprintf_r+0x1ce>
 800196e:	9b03      	ldr	r3, [sp, #12]
 8001970:	1d1a      	adds	r2, r3, #4
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	9203      	str	r2, [sp, #12]
 8001976:	2b00      	cmp	r3, #0
 8001978:	bfb8      	it	lt
 800197a:	f04f 33ff 	movlt.w	r3, #4294967295
 800197e:	3402      	adds	r4, #2
 8001980:	9305      	str	r3, [sp, #20]
 8001982:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8001a68 <_vfiprintf_r+0x25c>
 8001986:	7821      	ldrb	r1, [r4, #0]
 8001988:	2203      	movs	r2, #3
 800198a:	4650      	mov	r0, sl
 800198c:	f7fe fc40 	bl	8000210 <memchr>
 8001990:	b140      	cbz	r0, 80019a4 <_vfiprintf_r+0x198>
 8001992:	2340      	movs	r3, #64	; 0x40
 8001994:	eba0 000a 	sub.w	r0, r0, sl
 8001998:	fa03 f000 	lsl.w	r0, r3, r0
 800199c:	9b04      	ldr	r3, [sp, #16]
 800199e:	4303      	orrs	r3, r0
 80019a0:	3401      	adds	r4, #1
 80019a2:	9304      	str	r3, [sp, #16]
 80019a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80019a8:	482c      	ldr	r0, [pc, #176]	; (8001a5c <_vfiprintf_r+0x250>)
 80019aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80019ae:	2206      	movs	r2, #6
 80019b0:	f7fe fc2e 	bl	8000210 <memchr>
 80019b4:	2800      	cmp	r0, #0
 80019b6:	d03f      	beq.n	8001a38 <_vfiprintf_r+0x22c>
 80019b8:	4b29      	ldr	r3, [pc, #164]	; (8001a60 <_vfiprintf_r+0x254>)
 80019ba:	bb1b      	cbnz	r3, 8001a04 <_vfiprintf_r+0x1f8>
 80019bc:	9b03      	ldr	r3, [sp, #12]
 80019be:	3307      	adds	r3, #7
 80019c0:	f023 0307 	bic.w	r3, r3, #7
 80019c4:	3308      	adds	r3, #8
 80019c6:	9303      	str	r3, [sp, #12]
 80019c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019ca:	443b      	add	r3, r7
 80019cc:	9309      	str	r3, [sp, #36]	; 0x24
 80019ce:	e767      	b.n	80018a0 <_vfiprintf_r+0x94>
 80019d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80019d4:	460c      	mov	r4, r1
 80019d6:	2001      	movs	r0, #1
 80019d8:	e7a5      	b.n	8001926 <_vfiprintf_r+0x11a>
 80019da:	2300      	movs	r3, #0
 80019dc:	3401      	adds	r4, #1
 80019de:	9305      	str	r3, [sp, #20]
 80019e0:	4619      	mov	r1, r3
 80019e2:	f04f 0c0a 	mov.w	ip, #10
 80019e6:	4620      	mov	r0, r4
 80019e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80019ec:	3a30      	subs	r2, #48	; 0x30
 80019ee:	2a09      	cmp	r2, #9
 80019f0:	d903      	bls.n	80019fa <_vfiprintf_r+0x1ee>
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d0c5      	beq.n	8001982 <_vfiprintf_r+0x176>
 80019f6:	9105      	str	r1, [sp, #20]
 80019f8:	e7c3      	b.n	8001982 <_vfiprintf_r+0x176>
 80019fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80019fe:	4604      	mov	r4, r0
 8001a00:	2301      	movs	r3, #1
 8001a02:	e7f0      	b.n	80019e6 <_vfiprintf_r+0x1da>
 8001a04:	ab03      	add	r3, sp, #12
 8001a06:	9300      	str	r3, [sp, #0]
 8001a08:	462a      	mov	r2, r5
 8001a0a:	4b16      	ldr	r3, [pc, #88]	; (8001a64 <_vfiprintf_r+0x258>)
 8001a0c:	a904      	add	r1, sp, #16
 8001a0e:	4630      	mov	r0, r6
 8001a10:	f3af 8000 	nop.w
 8001a14:	4607      	mov	r7, r0
 8001a16:	1c78      	adds	r0, r7, #1
 8001a18:	d1d6      	bne.n	80019c8 <_vfiprintf_r+0x1bc>
 8001a1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8001a1c:	07d9      	lsls	r1, r3, #31
 8001a1e:	d405      	bmi.n	8001a2c <_vfiprintf_r+0x220>
 8001a20:	89ab      	ldrh	r3, [r5, #12]
 8001a22:	059a      	lsls	r2, r3, #22
 8001a24:	d402      	bmi.n	8001a2c <_vfiprintf_r+0x220>
 8001a26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8001a28:	f7ff fe6b 	bl	8001702 <__retarget_lock_release_recursive>
 8001a2c:	89ab      	ldrh	r3, [r5, #12]
 8001a2e:	065b      	lsls	r3, r3, #25
 8001a30:	f53f af12 	bmi.w	8001858 <_vfiprintf_r+0x4c>
 8001a34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a36:	e711      	b.n	800185c <_vfiprintf_r+0x50>
 8001a38:	ab03      	add	r3, sp, #12
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	462a      	mov	r2, r5
 8001a3e:	4b09      	ldr	r3, [pc, #36]	; (8001a64 <_vfiprintf_r+0x258>)
 8001a40:	a904      	add	r1, sp, #16
 8001a42:	4630      	mov	r0, r6
 8001a44:	f000 f880 	bl	8001b48 <_printf_i>
 8001a48:	e7e4      	b.n	8001a14 <_vfiprintf_r+0x208>
 8001a4a:	bf00      	nop
 8001a4c:	08002578 	.word	0x08002578
 8001a50:	08002598 	.word	0x08002598
 8001a54:	08002558 	.word	0x08002558
 8001a58:	080025b8 	.word	0x080025b8
 8001a5c:	080025c2 	.word	0x080025c2
 8001a60:	00000000 	.word	0x00000000
 8001a64:	080017e7 	.word	0x080017e7
 8001a68:	080025be 	.word	0x080025be

08001a6c <_printf_common>:
 8001a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a70:	4616      	mov	r6, r2
 8001a72:	4699      	mov	r9, r3
 8001a74:	688a      	ldr	r2, [r1, #8]
 8001a76:	690b      	ldr	r3, [r1, #16]
 8001a78:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	bfb8      	it	lt
 8001a80:	4613      	movlt	r3, r2
 8001a82:	6033      	str	r3, [r6, #0]
 8001a84:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001a88:	4607      	mov	r7, r0
 8001a8a:	460c      	mov	r4, r1
 8001a8c:	b10a      	cbz	r2, 8001a92 <_printf_common+0x26>
 8001a8e:	3301      	adds	r3, #1
 8001a90:	6033      	str	r3, [r6, #0]
 8001a92:	6823      	ldr	r3, [r4, #0]
 8001a94:	0699      	lsls	r1, r3, #26
 8001a96:	bf42      	ittt	mi
 8001a98:	6833      	ldrmi	r3, [r6, #0]
 8001a9a:	3302      	addmi	r3, #2
 8001a9c:	6033      	strmi	r3, [r6, #0]
 8001a9e:	6825      	ldr	r5, [r4, #0]
 8001aa0:	f015 0506 	ands.w	r5, r5, #6
 8001aa4:	d106      	bne.n	8001ab4 <_printf_common+0x48>
 8001aa6:	f104 0a19 	add.w	sl, r4, #25
 8001aaa:	68e3      	ldr	r3, [r4, #12]
 8001aac:	6832      	ldr	r2, [r6, #0]
 8001aae:	1a9b      	subs	r3, r3, r2
 8001ab0:	42ab      	cmp	r3, r5
 8001ab2:	dc26      	bgt.n	8001b02 <_printf_common+0x96>
 8001ab4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001ab8:	1e13      	subs	r3, r2, #0
 8001aba:	6822      	ldr	r2, [r4, #0]
 8001abc:	bf18      	it	ne
 8001abe:	2301      	movne	r3, #1
 8001ac0:	0692      	lsls	r2, r2, #26
 8001ac2:	d42b      	bmi.n	8001b1c <_printf_common+0xb0>
 8001ac4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001ac8:	4649      	mov	r1, r9
 8001aca:	4638      	mov	r0, r7
 8001acc:	47c0      	blx	r8
 8001ace:	3001      	adds	r0, #1
 8001ad0:	d01e      	beq.n	8001b10 <_printf_common+0xa4>
 8001ad2:	6823      	ldr	r3, [r4, #0]
 8001ad4:	68e5      	ldr	r5, [r4, #12]
 8001ad6:	6832      	ldr	r2, [r6, #0]
 8001ad8:	f003 0306 	and.w	r3, r3, #6
 8001adc:	2b04      	cmp	r3, #4
 8001ade:	bf08      	it	eq
 8001ae0:	1aad      	subeq	r5, r5, r2
 8001ae2:	68a3      	ldr	r3, [r4, #8]
 8001ae4:	6922      	ldr	r2, [r4, #16]
 8001ae6:	bf0c      	ite	eq
 8001ae8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001aec:	2500      	movne	r5, #0
 8001aee:	4293      	cmp	r3, r2
 8001af0:	bfc4      	itt	gt
 8001af2:	1a9b      	subgt	r3, r3, r2
 8001af4:	18ed      	addgt	r5, r5, r3
 8001af6:	2600      	movs	r6, #0
 8001af8:	341a      	adds	r4, #26
 8001afa:	42b5      	cmp	r5, r6
 8001afc:	d11a      	bne.n	8001b34 <_printf_common+0xc8>
 8001afe:	2000      	movs	r0, #0
 8001b00:	e008      	b.n	8001b14 <_printf_common+0xa8>
 8001b02:	2301      	movs	r3, #1
 8001b04:	4652      	mov	r2, sl
 8001b06:	4649      	mov	r1, r9
 8001b08:	4638      	mov	r0, r7
 8001b0a:	47c0      	blx	r8
 8001b0c:	3001      	adds	r0, #1
 8001b0e:	d103      	bne.n	8001b18 <_printf_common+0xac>
 8001b10:	f04f 30ff 	mov.w	r0, #4294967295
 8001b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b18:	3501      	adds	r5, #1
 8001b1a:	e7c6      	b.n	8001aaa <_printf_common+0x3e>
 8001b1c:	18e1      	adds	r1, r4, r3
 8001b1e:	1c5a      	adds	r2, r3, #1
 8001b20:	2030      	movs	r0, #48	; 0x30
 8001b22:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b26:	4422      	add	r2, r4
 8001b28:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b2c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b30:	3302      	adds	r3, #2
 8001b32:	e7c7      	b.n	8001ac4 <_printf_common+0x58>
 8001b34:	2301      	movs	r3, #1
 8001b36:	4622      	mov	r2, r4
 8001b38:	4649      	mov	r1, r9
 8001b3a:	4638      	mov	r0, r7
 8001b3c:	47c0      	blx	r8
 8001b3e:	3001      	adds	r0, #1
 8001b40:	d0e6      	beq.n	8001b10 <_printf_common+0xa4>
 8001b42:	3601      	adds	r6, #1
 8001b44:	e7d9      	b.n	8001afa <_printf_common+0x8e>
	...

08001b48 <_printf_i>:
 8001b48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001b4c:	460c      	mov	r4, r1
 8001b4e:	4691      	mov	r9, r2
 8001b50:	7e27      	ldrb	r7, [r4, #24]
 8001b52:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001b54:	2f78      	cmp	r7, #120	; 0x78
 8001b56:	4680      	mov	r8, r0
 8001b58:	469a      	mov	sl, r3
 8001b5a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b5e:	d807      	bhi.n	8001b70 <_printf_i+0x28>
 8001b60:	2f62      	cmp	r7, #98	; 0x62
 8001b62:	d80a      	bhi.n	8001b7a <_printf_i+0x32>
 8001b64:	2f00      	cmp	r7, #0
 8001b66:	f000 80d8 	beq.w	8001d1a <_printf_i+0x1d2>
 8001b6a:	2f58      	cmp	r7, #88	; 0x58
 8001b6c:	f000 80a3 	beq.w	8001cb6 <_printf_i+0x16e>
 8001b70:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001b74:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001b78:	e03a      	b.n	8001bf0 <_printf_i+0xa8>
 8001b7a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001b7e:	2b15      	cmp	r3, #21
 8001b80:	d8f6      	bhi.n	8001b70 <_printf_i+0x28>
 8001b82:	a001      	add	r0, pc, #4	; (adr r0, 8001b88 <_printf_i+0x40>)
 8001b84:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001b88:	08001be1 	.word	0x08001be1
 8001b8c:	08001bf5 	.word	0x08001bf5
 8001b90:	08001b71 	.word	0x08001b71
 8001b94:	08001b71 	.word	0x08001b71
 8001b98:	08001b71 	.word	0x08001b71
 8001b9c:	08001b71 	.word	0x08001b71
 8001ba0:	08001bf5 	.word	0x08001bf5
 8001ba4:	08001b71 	.word	0x08001b71
 8001ba8:	08001b71 	.word	0x08001b71
 8001bac:	08001b71 	.word	0x08001b71
 8001bb0:	08001b71 	.word	0x08001b71
 8001bb4:	08001d01 	.word	0x08001d01
 8001bb8:	08001c25 	.word	0x08001c25
 8001bbc:	08001ce3 	.word	0x08001ce3
 8001bc0:	08001b71 	.word	0x08001b71
 8001bc4:	08001b71 	.word	0x08001b71
 8001bc8:	08001d23 	.word	0x08001d23
 8001bcc:	08001b71 	.word	0x08001b71
 8001bd0:	08001c25 	.word	0x08001c25
 8001bd4:	08001b71 	.word	0x08001b71
 8001bd8:	08001b71 	.word	0x08001b71
 8001bdc:	08001ceb 	.word	0x08001ceb
 8001be0:	680b      	ldr	r3, [r1, #0]
 8001be2:	1d1a      	adds	r2, r3, #4
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	600a      	str	r2, [r1, #0]
 8001be8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001bec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e0a3      	b.n	8001d3c <_printf_i+0x1f4>
 8001bf4:	6825      	ldr	r5, [r4, #0]
 8001bf6:	6808      	ldr	r0, [r1, #0]
 8001bf8:	062e      	lsls	r6, r5, #24
 8001bfa:	f100 0304 	add.w	r3, r0, #4
 8001bfe:	d50a      	bpl.n	8001c16 <_printf_i+0xce>
 8001c00:	6805      	ldr	r5, [r0, #0]
 8001c02:	600b      	str	r3, [r1, #0]
 8001c04:	2d00      	cmp	r5, #0
 8001c06:	da03      	bge.n	8001c10 <_printf_i+0xc8>
 8001c08:	232d      	movs	r3, #45	; 0x2d
 8001c0a:	426d      	negs	r5, r5
 8001c0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001c10:	485e      	ldr	r0, [pc, #376]	; (8001d8c <_printf_i+0x244>)
 8001c12:	230a      	movs	r3, #10
 8001c14:	e019      	b.n	8001c4a <_printf_i+0x102>
 8001c16:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001c1a:	6805      	ldr	r5, [r0, #0]
 8001c1c:	600b      	str	r3, [r1, #0]
 8001c1e:	bf18      	it	ne
 8001c20:	b22d      	sxthne	r5, r5
 8001c22:	e7ef      	b.n	8001c04 <_printf_i+0xbc>
 8001c24:	680b      	ldr	r3, [r1, #0]
 8001c26:	6825      	ldr	r5, [r4, #0]
 8001c28:	1d18      	adds	r0, r3, #4
 8001c2a:	6008      	str	r0, [r1, #0]
 8001c2c:	0628      	lsls	r0, r5, #24
 8001c2e:	d501      	bpl.n	8001c34 <_printf_i+0xec>
 8001c30:	681d      	ldr	r5, [r3, #0]
 8001c32:	e002      	b.n	8001c3a <_printf_i+0xf2>
 8001c34:	0669      	lsls	r1, r5, #25
 8001c36:	d5fb      	bpl.n	8001c30 <_printf_i+0xe8>
 8001c38:	881d      	ldrh	r5, [r3, #0]
 8001c3a:	4854      	ldr	r0, [pc, #336]	; (8001d8c <_printf_i+0x244>)
 8001c3c:	2f6f      	cmp	r7, #111	; 0x6f
 8001c3e:	bf0c      	ite	eq
 8001c40:	2308      	moveq	r3, #8
 8001c42:	230a      	movne	r3, #10
 8001c44:	2100      	movs	r1, #0
 8001c46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001c4a:	6866      	ldr	r6, [r4, #4]
 8001c4c:	60a6      	str	r6, [r4, #8]
 8001c4e:	2e00      	cmp	r6, #0
 8001c50:	bfa2      	ittt	ge
 8001c52:	6821      	ldrge	r1, [r4, #0]
 8001c54:	f021 0104 	bicge.w	r1, r1, #4
 8001c58:	6021      	strge	r1, [r4, #0]
 8001c5a:	b90d      	cbnz	r5, 8001c60 <_printf_i+0x118>
 8001c5c:	2e00      	cmp	r6, #0
 8001c5e:	d04d      	beq.n	8001cfc <_printf_i+0x1b4>
 8001c60:	4616      	mov	r6, r2
 8001c62:	fbb5 f1f3 	udiv	r1, r5, r3
 8001c66:	fb03 5711 	mls	r7, r3, r1, r5
 8001c6a:	5dc7      	ldrb	r7, [r0, r7]
 8001c6c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001c70:	462f      	mov	r7, r5
 8001c72:	42bb      	cmp	r3, r7
 8001c74:	460d      	mov	r5, r1
 8001c76:	d9f4      	bls.n	8001c62 <_printf_i+0x11a>
 8001c78:	2b08      	cmp	r3, #8
 8001c7a:	d10b      	bne.n	8001c94 <_printf_i+0x14c>
 8001c7c:	6823      	ldr	r3, [r4, #0]
 8001c7e:	07df      	lsls	r7, r3, #31
 8001c80:	d508      	bpl.n	8001c94 <_printf_i+0x14c>
 8001c82:	6923      	ldr	r3, [r4, #16]
 8001c84:	6861      	ldr	r1, [r4, #4]
 8001c86:	4299      	cmp	r1, r3
 8001c88:	bfde      	ittt	le
 8001c8a:	2330      	movle	r3, #48	; 0x30
 8001c8c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001c90:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001c94:	1b92      	subs	r2, r2, r6
 8001c96:	6122      	str	r2, [r4, #16]
 8001c98:	f8cd a000 	str.w	sl, [sp]
 8001c9c:	464b      	mov	r3, r9
 8001c9e:	aa03      	add	r2, sp, #12
 8001ca0:	4621      	mov	r1, r4
 8001ca2:	4640      	mov	r0, r8
 8001ca4:	f7ff fee2 	bl	8001a6c <_printf_common>
 8001ca8:	3001      	adds	r0, #1
 8001caa:	d14c      	bne.n	8001d46 <_printf_i+0x1fe>
 8001cac:	f04f 30ff 	mov.w	r0, #4294967295
 8001cb0:	b004      	add	sp, #16
 8001cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cb6:	4835      	ldr	r0, [pc, #212]	; (8001d8c <_printf_i+0x244>)
 8001cb8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001cbc:	6823      	ldr	r3, [r4, #0]
 8001cbe:	680e      	ldr	r6, [r1, #0]
 8001cc0:	061f      	lsls	r7, r3, #24
 8001cc2:	f856 5b04 	ldr.w	r5, [r6], #4
 8001cc6:	600e      	str	r6, [r1, #0]
 8001cc8:	d514      	bpl.n	8001cf4 <_printf_i+0x1ac>
 8001cca:	07d9      	lsls	r1, r3, #31
 8001ccc:	bf44      	itt	mi
 8001cce:	f043 0320 	orrmi.w	r3, r3, #32
 8001cd2:	6023      	strmi	r3, [r4, #0]
 8001cd4:	b91d      	cbnz	r5, 8001cde <_printf_i+0x196>
 8001cd6:	6823      	ldr	r3, [r4, #0]
 8001cd8:	f023 0320 	bic.w	r3, r3, #32
 8001cdc:	6023      	str	r3, [r4, #0]
 8001cde:	2310      	movs	r3, #16
 8001ce0:	e7b0      	b.n	8001c44 <_printf_i+0xfc>
 8001ce2:	6823      	ldr	r3, [r4, #0]
 8001ce4:	f043 0320 	orr.w	r3, r3, #32
 8001ce8:	6023      	str	r3, [r4, #0]
 8001cea:	2378      	movs	r3, #120	; 0x78
 8001cec:	4828      	ldr	r0, [pc, #160]	; (8001d90 <_printf_i+0x248>)
 8001cee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001cf2:	e7e3      	b.n	8001cbc <_printf_i+0x174>
 8001cf4:	065e      	lsls	r6, r3, #25
 8001cf6:	bf48      	it	mi
 8001cf8:	b2ad      	uxthmi	r5, r5
 8001cfa:	e7e6      	b.n	8001cca <_printf_i+0x182>
 8001cfc:	4616      	mov	r6, r2
 8001cfe:	e7bb      	b.n	8001c78 <_printf_i+0x130>
 8001d00:	680b      	ldr	r3, [r1, #0]
 8001d02:	6826      	ldr	r6, [r4, #0]
 8001d04:	6960      	ldr	r0, [r4, #20]
 8001d06:	1d1d      	adds	r5, r3, #4
 8001d08:	600d      	str	r5, [r1, #0]
 8001d0a:	0635      	lsls	r5, r6, #24
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	d501      	bpl.n	8001d14 <_printf_i+0x1cc>
 8001d10:	6018      	str	r0, [r3, #0]
 8001d12:	e002      	b.n	8001d1a <_printf_i+0x1d2>
 8001d14:	0671      	lsls	r1, r6, #25
 8001d16:	d5fb      	bpl.n	8001d10 <_printf_i+0x1c8>
 8001d18:	8018      	strh	r0, [r3, #0]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	6123      	str	r3, [r4, #16]
 8001d1e:	4616      	mov	r6, r2
 8001d20:	e7ba      	b.n	8001c98 <_printf_i+0x150>
 8001d22:	680b      	ldr	r3, [r1, #0]
 8001d24:	1d1a      	adds	r2, r3, #4
 8001d26:	600a      	str	r2, [r1, #0]
 8001d28:	681e      	ldr	r6, [r3, #0]
 8001d2a:	6862      	ldr	r2, [r4, #4]
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	4630      	mov	r0, r6
 8001d30:	f7fe fa6e 	bl	8000210 <memchr>
 8001d34:	b108      	cbz	r0, 8001d3a <_printf_i+0x1f2>
 8001d36:	1b80      	subs	r0, r0, r6
 8001d38:	6060      	str	r0, [r4, #4]
 8001d3a:	6863      	ldr	r3, [r4, #4]
 8001d3c:	6123      	str	r3, [r4, #16]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d44:	e7a8      	b.n	8001c98 <_printf_i+0x150>
 8001d46:	6923      	ldr	r3, [r4, #16]
 8001d48:	4632      	mov	r2, r6
 8001d4a:	4649      	mov	r1, r9
 8001d4c:	4640      	mov	r0, r8
 8001d4e:	47d0      	blx	sl
 8001d50:	3001      	adds	r0, #1
 8001d52:	d0ab      	beq.n	8001cac <_printf_i+0x164>
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	079b      	lsls	r3, r3, #30
 8001d58:	d413      	bmi.n	8001d82 <_printf_i+0x23a>
 8001d5a:	68e0      	ldr	r0, [r4, #12]
 8001d5c:	9b03      	ldr	r3, [sp, #12]
 8001d5e:	4298      	cmp	r0, r3
 8001d60:	bfb8      	it	lt
 8001d62:	4618      	movlt	r0, r3
 8001d64:	e7a4      	b.n	8001cb0 <_printf_i+0x168>
 8001d66:	2301      	movs	r3, #1
 8001d68:	4632      	mov	r2, r6
 8001d6a:	4649      	mov	r1, r9
 8001d6c:	4640      	mov	r0, r8
 8001d6e:	47d0      	blx	sl
 8001d70:	3001      	adds	r0, #1
 8001d72:	d09b      	beq.n	8001cac <_printf_i+0x164>
 8001d74:	3501      	adds	r5, #1
 8001d76:	68e3      	ldr	r3, [r4, #12]
 8001d78:	9903      	ldr	r1, [sp, #12]
 8001d7a:	1a5b      	subs	r3, r3, r1
 8001d7c:	42ab      	cmp	r3, r5
 8001d7e:	dcf2      	bgt.n	8001d66 <_printf_i+0x21e>
 8001d80:	e7eb      	b.n	8001d5a <_printf_i+0x212>
 8001d82:	2500      	movs	r5, #0
 8001d84:	f104 0619 	add.w	r6, r4, #25
 8001d88:	e7f5      	b.n	8001d76 <_printf_i+0x22e>
 8001d8a:	bf00      	nop
 8001d8c:	080025c9 	.word	0x080025c9
 8001d90:	080025da 	.word	0x080025da

08001d94 <_sbrk_r>:
 8001d94:	b538      	push	{r3, r4, r5, lr}
 8001d96:	4d06      	ldr	r5, [pc, #24]	; (8001db0 <_sbrk_r+0x1c>)
 8001d98:	2300      	movs	r3, #0
 8001d9a:	4604      	mov	r4, r0
 8001d9c:	4608      	mov	r0, r1
 8001d9e:	602b      	str	r3, [r5, #0]
 8001da0:	f7ff f9f2 	bl	8001188 <_sbrk>
 8001da4:	1c43      	adds	r3, r0, #1
 8001da6:	d102      	bne.n	8001dae <_sbrk_r+0x1a>
 8001da8:	682b      	ldr	r3, [r5, #0]
 8001daa:	b103      	cbz	r3, 8001dae <_sbrk_r+0x1a>
 8001dac:	6023      	str	r3, [r4, #0]
 8001dae:	bd38      	pop	{r3, r4, r5, pc}
 8001db0:	200000f8 	.word	0x200000f8

08001db4 <__sread>:
 8001db4:	b510      	push	{r4, lr}
 8001db6:	460c      	mov	r4, r1
 8001db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dbc:	f000 fab4 	bl	8002328 <_read_r>
 8001dc0:	2800      	cmp	r0, #0
 8001dc2:	bfab      	itete	ge
 8001dc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001dc6:	89a3      	ldrhlt	r3, [r4, #12]
 8001dc8:	181b      	addge	r3, r3, r0
 8001dca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001dce:	bfac      	ite	ge
 8001dd0:	6563      	strge	r3, [r4, #84]	; 0x54
 8001dd2:	81a3      	strhlt	r3, [r4, #12]
 8001dd4:	bd10      	pop	{r4, pc}

08001dd6 <__swrite>:
 8001dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001dda:	461f      	mov	r7, r3
 8001ddc:	898b      	ldrh	r3, [r1, #12]
 8001dde:	05db      	lsls	r3, r3, #23
 8001de0:	4605      	mov	r5, r0
 8001de2:	460c      	mov	r4, r1
 8001de4:	4616      	mov	r6, r2
 8001de6:	d505      	bpl.n	8001df4 <__swrite+0x1e>
 8001de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001dec:	2302      	movs	r3, #2
 8001dee:	2200      	movs	r2, #0
 8001df0:	f000 f9c8 	bl	8002184 <_lseek_r>
 8001df4:	89a3      	ldrh	r3, [r4, #12]
 8001df6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001dfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001dfe:	81a3      	strh	r3, [r4, #12]
 8001e00:	4632      	mov	r2, r6
 8001e02:	463b      	mov	r3, r7
 8001e04:	4628      	mov	r0, r5
 8001e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0a:	f000 b869 	b.w	8001ee0 <_write_r>

08001e0e <__sseek>:
 8001e0e:	b510      	push	{r4, lr}
 8001e10:	460c      	mov	r4, r1
 8001e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e16:	f000 f9b5 	bl	8002184 <_lseek_r>
 8001e1a:	1c43      	adds	r3, r0, #1
 8001e1c:	89a3      	ldrh	r3, [r4, #12]
 8001e1e:	bf15      	itete	ne
 8001e20:	6560      	strne	r0, [r4, #84]	; 0x54
 8001e22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001e26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001e2a:	81a3      	strheq	r3, [r4, #12]
 8001e2c:	bf18      	it	ne
 8001e2e:	81a3      	strhne	r3, [r4, #12]
 8001e30:	bd10      	pop	{r4, pc}

08001e32 <__sclose>:
 8001e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e36:	f000 b8d3 	b.w	8001fe0 <_close_r>
	...

08001e3c <__swbuf_r>:
 8001e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e3e:	460e      	mov	r6, r1
 8001e40:	4614      	mov	r4, r2
 8001e42:	4605      	mov	r5, r0
 8001e44:	b118      	cbz	r0, 8001e4e <__swbuf_r+0x12>
 8001e46:	6983      	ldr	r3, [r0, #24]
 8001e48:	b90b      	cbnz	r3, 8001e4e <__swbuf_r+0x12>
 8001e4a:	f7ff fbbb 	bl	80015c4 <__sinit>
 8001e4e:	4b21      	ldr	r3, [pc, #132]	; (8001ed4 <__swbuf_r+0x98>)
 8001e50:	429c      	cmp	r4, r3
 8001e52:	d12b      	bne.n	8001eac <__swbuf_r+0x70>
 8001e54:	686c      	ldr	r4, [r5, #4]
 8001e56:	69a3      	ldr	r3, [r4, #24]
 8001e58:	60a3      	str	r3, [r4, #8]
 8001e5a:	89a3      	ldrh	r3, [r4, #12]
 8001e5c:	071a      	lsls	r2, r3, #28
 8001e5e:	d52f      	bpl.n	8001ec0 <__swbuf_r+0x84>
 8001e60:	6923      	ldr	r3, [r4, #16]
 8001e62:	b36b      	cbz	r3, 8001ec0 <__swbuf_r+0x84>
 8001e64:	6923      	ldr	r3, [r4, #16]
 8001e66:	6820      	ldr	r0, [r4, #0]
 8001e68:	1ac0      	subs	r0, r0, r3
 8001e6a:	6963      	ldr	r3, [r4, #20]
 8001e6c:	b2f6      	uxtb	r6, r6
 8001e6e:	4283      	cmp	r3, r0
 8001e70:	4637      	mov	r7, r6
 8001e72:	dc04      	bgt.n	8001e7e <__swbuf_r+0x42>
 8001e74:	4621      	mov	r1, r4
 8001e76:	4628      	mov	r0, r5
 8001e78:	f000 f948 	bl	800210c <_fflush_r>
 8001e7c:	bb30      	cbnz	r0, 8001ecc <__swbuf_r+0x90>
 8001e7e:	68a3      	ldr	r3, [r4, #8]
 8001e80:	3b01      	subs	r3, #1
 8001e82:	60a3      	str	r3, [r4, #8]
 8001e84:	6823      	ldr	r3, [r4, #0]
 8001e86:	1c5a      	adds	r2, r3, #1
 8001e88:	6022      	str	r2, [r4, #0]
 8001e8a:	701e      	strb	r6, [r3, #0]
 8001e8c:	6963      	ldr	r3, [r4, #20]
 8001e8e:	3001      	adds	r0, #1
 8001e90:	4283      	cmp	r3, r0
 8001e92:	d004      	beq.n	8001e9e <__swbuf_r+0x62>
 8001e94:	89a3      	ldrh	r3, [r4, #12]
 8001e96:	07db      	lsls	r3, r3, #31
 8001e98:	d506      	bpl.n	8001ea8 <__swbuf_r+0x6c>
 8001e9a:	2e0a      	cmp	r6, #10
 8001e9c:	d104      	bne.n	8001ea8 <__swbuf_r+0x6c>
 8001e9e:	4621      	mov	r1, r4
 8001ea0:	4628      	mov	r0, r5
 8001ea2:	f000 f933 	bl	800210c <_fflush_r>
 8001ea6:	b988      	cbnz	r0, 8001ecc <__swbuf_r+0x90>
 8001ea8:	4638      	mov	r0, r7
 8001eaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001eac:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <__swbuf_r+0x9c>)
 8001eae:	429c      	cmp	r4, r3
 8001eb0:	d101      	bne.n	8001eb6 <__swbuf_r+0x7a>
 8001eb2:	68ac      	ldr	r4, [r5, #8]
 8001eb4:	e7cf      	b.n	8001e56 <__swbuf_r+0x1a>
 8001eb6:	4b09      	ldr	r3, [pc, #36]	; (8001edc <__swbuf_r+0xa0>)
 8001eb8:	429c      	cmp	r4, r3
 8001eba:	bf08      	it	eq
 8001ebc:	68ec      	ldreq	r4, [r5, #12]
 8001ebe:	e7ca      	b.n	8001e56 <__swbuf_r+0x1a>
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	4628      	mov	r0, r5
 8001ec4:	f000 f81e 	bl	8001f04 <__swsetup_r>
 8001ec8:	2800      	cmp	r0, #0
 8001eca:	d0cb      	beq.n	8001e64 <__swbuf_r+0x28>
 8001ecc:	f04f 37ff 	mov.w	r7, #4294967295
 8001ed0:	e7ea      	b.n	8001ea8 <__swbuf_r+0x6c>
 8001ed2:	bf00      	nop
 8001ed4:	08002578 	.word	0x08002578
 8001ed8:	08002598 	.word	0x08002598
 8001edc:	08002558 	.word	0x08002558

08001ee0 <_write_r>:
 8001ee0:	b538      	push	{r3, r4, r5, lr}
 8001ee2:	4d07      	ldr	r5, [pc, #28]	; (8001f00 <_write_r+0x20>)
 8001ee4:	4604      	mov	r4, r0
 8001ee6:	4608      	mov	r0, r1
 8001ee8:	4611      	mov	r1, r2
 8001eea:	2200      	movs	r2, #0
 8001eec:	602a      	str	r2, [r5, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	f7ff f96a 	bl	80011c8 <_write>
 8001ef4:	1c43      	adds	r3, r0, #1
 8001ef6:	d102      	bne.n	8001efe <_write_r+0x1e>
 8001ef8:	682b      	ldr	r3, [r5, #0]
 8001efa:	b103      	cbz	r3, 8001efe <_write_r+0x1e>
 8001efc:	6023      	str	r3, [r4, #0]
 8001efe:	bd38      	pop	{r3, r4, r5, pc}
 8001f00:	200000f8 	.word	0x200000f8

08001f04 <__swsetup_r>:
 8001f04:	4b32      	ldr	r3, [pc, #200]	; (8001fd0 <__swsetup_r+0xcc>)
 8001f06:	b570      	push	{r4, r5, r6, lr}
 8001f08:	681d      	ldr	r5, [r3, #0]
 8001f0a:	4606      	mov	r6, r0
 8001f0c:	460c      	mov	r4, r1
 8001f0e:	b125      	cbz	r5, 8001f1a <__swsetup_r+0x16>
 8001f10:	69ab      	ldr	r3, [r5, #24]
 8001f12:	b913      	cbnz	r3, 8001f1a <__swsetup_r+0x16>
 8001f14:	4628      	mov	r0, r5
 8001f16:	f7ff fb55 	bl	80015c4 <__sinit>
 8001f1a:	4b2e      	ldr	r3, [pc, #184]	; (8001fd4 <__swsetup_r+0xd0>)
 8001f1c:	429c      	cmp	r4, r3
 8001f1e:	d10f      	bne.n	8001f40 <__swsetup_r+0x3c>
 8001f20:	686c      	ldr	r4, [r5, #4]
 8001f22:	89a3      	ldrh	r3, [r4, #12]
 8001f24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001f28:	0719      	lsls	r1, r3, #28
 8001f2a:	d42c      	bmi.n	8001f86 <__swsetup_r+0x82>
 8001f2c:	06dd      	lsls	r5, r3, #27
 8001f2e:	d411      	bmi.n	8001f54 <__swsetup_r+0x50>
 8001f30:	2309      	movs	r3, #9
 8001f32:	6033      	str	r3, [r6, #0]
 8001f34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8001f38:	81a3      	strh	r3, [r4, #12]
 8001f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f3e:	e03e      	b.n	8001fbe <__swsetup_r+0xba>
 8001f40:	4b25      	ldr	r3, [pc, #148]	; (8001fd8 <__swsetup_r+0xd4>)
 8001f42:	429c      	cmp	r4, r3
 8001f44:	d101      	bne.n	8001f4a <__swsetup_r+0x46>
 8001f46:	68ac      	ldr	r4, [r5, #8]
 8001f48:	e7eb      	b.n	8001f22 <__swsetup_r+0x1e>
 8001f4a:	4b24      	ldr	r3, [pc, #144]	; (8001fdc <__swsetup_r+0xd8>)
 8001f4c:	429c      	cmp	r4, r3
 8001f4e:	bf08      	it	eq
 8001f50:	68ec      	ldreq	r4, [r5, #12]
 8001f52:	e7e6      	b.n	8001f22 <__swsetup_r+0x1e>
 8001f54:	0758      	lsls	r0, r3, #29
 8001f56:	d512      	bpl.n	8001f7e <__swsetup_r+0x7a>
 8001f58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f5a:	b141      	cbz	r1, 8001f6e <__swsetup_r+0x6a>
 8001f5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001f60:	4299      	cmp	r1, r3
 8001f62:	d002      	beq.n	8001f6a <__swsetup_r+0x66>
 8001f64:	4630      	mov	r0, r6
 8001f66:	f000 f98f 	bl	8002288 <_free_r>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	6363      	str	r3, [r4, #52]	; 0x34
 8001f6e:	89a3      	ldrh	r3, [r4, #12]
 8001f70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001f74:	81a3      	strh	r3, [r4, #12]
 8001f76:	2300      	movs	r3, #0
 8001f78:	6063      	str	r3, [r4, #4]
 8001f7a:	6923      	ldr	r3, [r4, #16]
 8001f7c:	6023      	str	r3, [r4, #0]
 8001f7e:	89a3      	ldrh	r3, [r4, #12]
 8001f80:	f043 0308 	orr.w	r3, r3, #8
 8001f84:	81a3      	strh	r3, [r4, #12]
 8001f86:	6923      	ldr	r3, [r4, #16]
 8001f88:	b94b      	cbnz	r3, 8001f9e <__swsetup_r+0x9a>
 8001f8a:	89a3      	ldrh	r3, [r4, #12]
 8001f8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001f90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f94:	d003      	beq.n	8001f9e <__swsetup_r+0x9a>
 8001f96:	4621      	mov	r1, r4
 8001f98:	4630      	mov	r0, r6
 8001f9a:	f000 f929 	bl	80021f0 <__smakebuf_r>
 8001f9e:	89a0      	ldrh	r0, [r4, #12]
 8001fa0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001fa4:	f010 0301 	ands.w	r3, r0, #1
 8001fa8:	d00a      	beq.n	8001fc0 <__swsetup_r+0xbc>
 8001faa:	2300      	movs	r3, #0
 8001fac:	60a3      	str	r3, [r4, #8]
 8001fae:	6963      	ldr	r3, [r4, #20]
 8001fb0:	425b      	negs	r3, r3
 8001fb2:	61a3      	str	r3, [r4, #24]
 8001fb4:	6923      	ldr	r3, [r4, #16]
 8001fb6:	b943      	cbnz	r3, 8001fca <__swsetup_r+0xc6>
 8001fb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8001fbc:	d1ba      	bne.n	8001f34 <__swsetup_r+0x30>
 8001fbe:	bd70      	pop	{r4, r5, r6, pc}
 8001fc0:	0781      	lsls	r1, r0, #30
 8001fc2:	bf58      	it	pl
 8001fc4:	6963      	ldrpl	r3, [r4, #20]
 8001fc6:	60a3      	str	r3, [r4, #8]
 8001fc8:	e7f4      	b.n	8001fb4 <__swsetup_r+0xb0>
 8001fca:	2000      	movs	r0, #0
 8001fcc:	e7f7      	b.n	8001fbe <__swsetup_r+0xba>
 8001fce:	bf00      	nop
 8001fd0:	20000018 	.word	0x20000018
 8001fd4:	08002578 	.word	0x08002578
 8001fd8:	08002598 	.word	0x08002598
 8001fdc:	08002558 	.word	0x08002558

08001fe0 <_close_r>:
 8001fe0:	b538      	push	{r3, r4, r5, lr}
 8001fe2:	4d06      	ldr	r5, [pc, #24]	; (8001ffc <_close_r+0x1c>)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	4604      	mov	r4, r0
 8001fe8:	4608      	mov	r0, r1
 8001fea:	602b      	str	r3, [r5, #0]
 8001fec:	f7ff f8f9 	bl	80011e2 <_close>
 8001ff0:	1c43      	adds	r3, r0, #1
 8001ff2:	d102      	bne.n	8001ffa <_close_r+0x1a>
 8001ff4:	682b      	ldr	r3, [r5, #0]
 8001ff6:	b103      	cbz	r3, 8001ffa <_close_r+0x1a>
 8001ff8:	6023      	str	r3, [r4, #0]
 8001ffa:	bd38      	pop	{r3, r4, r5, pc}
 8001ffc:	200000f8 	.word	0x200000f8

08002000 <__sflush_r>:
 8002000:	898a      	ldrh	r2, [r1, #12]
 8002002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002006:	4605      	mov	r5, r0
 8002008:	0710      	lsls	r0, r2, #28
 800200a:	460c      	mov	r4, r1
 800200c:	d458      	bmi.n	80020c0 <__sflush_r+0xc0>
 800200e:	684b      	ldr	r3, [r1, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	dc05      	bgt.n	8002020 <__sflush_r+0x20>
 8002014:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	dc02      	bgt.n	8002020 <__sflush_r+0x20>
 800201a:	2000      	movs	r0, #0
 800201c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002020:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002022:	2e00      	cmp	r6, #0
 8002024:	d0f9      	beq.n	800201a <__sflush_r+0x1a>
 8002026:	2300      	movs	r3, #0
 8002028:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800202c:	682f      	ldr	r7, [r5, #0]
 800202e:	602b      	str	r3, [r5, #0]
 8002030:	d032      	beq.n	8002098 <__sflush_r+0x98>
 8002032:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002034:	89a3      	ldrh	r3, [r4, #12]
 8002036:	075a      	lsls	r2, r3, #29
 8002038:	d505      	bpl.n	8002046 <__sflush_r+0x46>
 800203a:	6863      	ldr	r3, [r4, #4]
 800203c:	1ac0      	subs	r0, r0, r3
 800203e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002040:	b10b      	cbz	r3, 8002046 <__sflush_r+0x46>
 8002042:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002044:	1ac0      	subs	r0, r0, r3
 8002046:	2300      	movs	r3, #0
 8002048:	4602      	mov	r2, r0
 800204a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800204c:	6a21      	ldr	r1, [r4, #32]
 800204e:	4628      	mov	r0, r5
 8002050:	47b0      	blx	r6
 8002052:	1c43      	adds	r3, r0, #1
 8002054:	89a3      	ldrh	r3, [r4, #12]
 8002056:	d106      	bne.n	8002066 <__sflush_r+0x66>
 8002058:	6829      	ldr	r1, [r5, #0]
 800205a:	291d      	cmp	r1, #29
 800205c:	d82c      	bhi.n	80020b8 <__sflush_r+0xb8>
 800205e:	4a2a      	ldr	r2, [pc, #168]	; (8002108 <__sflush_r+0x108>)
 8002060:	40ca      	lsrs	r2, r1
 8002062:	07d6      	lsls	r6, r2, #31
 8002064:	d528      	bpl.n	80020b8 <__sflush_r+0xb8>
 8002066:	2200      	movs	r2, #0
 8002068:	6062      	str	r2, [r4, #4]
 800206a:	04d9      	lsls	r1, r3, #19
 800206c:	6922      	ldr	r2, [r4, #16]
 800206e:	6022      	str	r2, [r4, #0]
 8002070:	d504      	bpl.n	800207c <__sflush_r+0x7c>
 8002072:	1c42      	adds	r2, r0, #1
 8002074:	d101      	bne.n	800207a <__sflush_r+0x7a>
 8002076:	682b      	ldr	r3, [r5, #0]
 8002078:	b903      	cbnz	r3, 800207c <__sflush_r+0x7c>
 800207a:	6560      	str	r0, [r4, #84]	; 0x54
 800207c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800207e:	602f      	str	r7, [r5, #0]
 8002080:	2900      	cmp	r1, #0
 8002082:	d0ca      	beq.n	800201a <__sflush_r+0x1a>
 8002084:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002088:	4299      	cmp	r1, r3
 800208a:	d002      	beq.n	8002092 <__sflush_r+0x92>
 800208c:	4628      	mov	r0, r5
 800208e:	f000 f8fb 	bl	8002288 <_free_r>
 8002092:	2000      	movs	r0, #0
 8002094:	6360      	str	r0, [r4, #52]	; 0x34
 8002096:	e7c1      	b.n	800201c <__sflush_r+0x1c>
 8002098:	6a21      	ldr	r1, [r4, #32]
 800209a:	2301      	movs	r3, #1
 800209c:	4628      	mov	r0, r5
 800209e:	47b0      	blx	r6
 80020a0:	1c41      	adds	r1, r0, #1
 80020a2:	d1c7      	bne.n	8002034 <__sflush_r+0x34>
 80020a4:	682b      	ldr	r3, [r5, #0]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0c4      	beq.n	8002034 <__sflush_r+0x34>
 80020aa:	2b1d      	cmp	r3, #29
 80020ac:	d001      	beq.n	80020b2 <__sflush_r+0xb2>
 80020ae:	2b16      	cmp	r3, #22
 80020b0:	d101      	bne.n	80020b6 <__sflush_r+0xb6>
 80020b2:	602f      	str	r7, [r5, #0]
 80020b4:	e7b1      	b.n	800201a <__sflush_r+0x1a>
 80020b6:	89a3      	ldrh	r3, [r4, #12]
 80020b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020bc:	81a3      	strh	r3, [r4, #12]
 80020be:	e7ad      	b.n	800201c <__sflush_r+0x1c>
 80020c0:	690f      	ldr	r7, [r1, #16]
 80020c2:	2f00      	cmp	r7, #0
 80020c4:	d0a9      	beq.n	800201a <__sflush_r+0x1a>
 80020c6:	0793      	lsls	r3, r2, #30
 80020c8:	680e      	ldr	r6, [r1, #0]
 80020ca:	bf08      	it	eq
 80020cc:	694b      	ldreq	r3, [r1, #20]
 80020ce:	600f      	str	r7, [r1, #0]
 80020d0:	bf18      	it	ne
 80020d2:	2300      	movne	r3, #0
 80020d4:	eba6 0807 	sub.w	r8, r6, r7
 80020d8:	608b      	str	r3, [r1, #8]
 80020da:	f1b8 0f00 	cmp.w	r8, #0
 80020de:	dd9c      	ble.n	800201a <__sflush_r+0x1a>
 80020e0:	6a21      	ldr	r1, [r4, #32]
 80020e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80020e4:	4643      	mov	r3, r8
 80020e6:	463a      	mov	r2, r7
 80020e8:	4628      	mov	r0, r5
 80020ea:	47b0      	blx	r6
 80020ec:	2800      	cmp	r0, #0
 80020ee:	dc06      	bgt.n	80020fe <__sflush_r+0xfe>
 80020f0:	89a3      	ldrh	r3, [r4, #12]
 80020f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020f6:	81a3      	strh	r3, [r4, #12]
 80020f8:	f04f 30ff 	mov.w	r0, #4294967295
 80020fc:	e78e      	b.n	800201c <__sflush_r+0x1c>
 80020fe:	4407      	add	r7, r0
 8002100:	eba8 0800 	sub.w	r8, r8, r0
 8002104:	e7e9      	b.n	80020da <__sflush_r+0xda>
 8002106:	bf00      	nop
 8002108:	20400001 	.word	0x20400001

0800210c <_fflush_r>:
 800210c:	b538      	push	{r3, r4, r5, lr}
 800210e:	690b      	ldr	r3, [r1, #16]
 8002110:	4605      	mov	r5, r0
 8002112:	460c      	mov	r4, r1
 8002114:	b913      	cbnz	r3, 800211c <_fflush_r+0x10>
 8002116:	2500      	movs	r5, #0
 8002118:	4628      	mov	r0, r5
 800211a:	bd38      	pop	{r3, r4, r5, pc}
 800211c:	b118      	cbz	r0, 8002126 <_fflush_r+0x1a>
 800211e:	6983      	ldr	r3, [r0, #24]
 8002120:	b90b      	cbnz	r3, 8002126 <_fflush_r+0x1a>
 8002122:	f7ff fa4f 	bl	80015c4 <__sinit>
 8002126:	4b14      	ldr	r3, [pc, #80]	; (8002178 <_fflush_r+0x6c>)
 8002128:	429c      	cmp	r4, r3
 800212a:	d11b      	bne.n	8002164 <_fflush_r+0x58>
 800212c:	686c      	ldr	r4, [r5, #4]
 800212e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0ef      	beq.n	8002116 <_fflush_r+0xa>
 8002136:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002138:	07d0      	lsls	r0, r2, #31
 800213a:	d404      	bmi.n	8002146 <_fflush_r+0x3a>
 800213c:	0599      	lsls	r1, r3, #22
 800213e:	d402      	bmi.n	8002146 <_fflush_r+0x3a>
 8002140:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002142:	f7ff fadd 	bl	8001700 <__retarget_lock_acquire_recursive>
 8002146:	4628      	mov	r0, r5
 8002148:	4621      	mov	r1, r4
 800214a:	f7ff ff59 	bl	8002000 <__sflush_r>
 800214e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002150:	07da      	lsls	r2, r3, #31
 8002152:	4605      	mov	r5, r0
 8002154:	d4e0      	bmi.n	8002118 <_fflush_r+0xc>
 8002156:	89a3      	ldrh	r3, [r4, #12]
 8002158:	059b      	lsls	r3, r3, #22
 800215a:	d4dd      	bmi.n	8002118 <_fflush_r+0xc>
 800215c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800215e:	f7ff fad0 	bl	8001702 <__retarget_lock_release_recursive>
 8002162:	e7d9      	b.n	8002118 <_fflush_r+0xc>
 8002164:	4b05      	ldr	r3, [pc, #20]	; (800217c <_fflush_r+0x70>)
 8002166:	429c      	cmp	r4, r3
 8002168:	d101      	bne.n	800216e <_fflush_r+0x62>
 800216a:	68ac      	ldr	r4, [r5, #8]
 800216c:	e7df      	b.n	800212e <_fflush_r+0x22>
 800216e:	4b04      	ldr	r3, [pc, #16]	; (8002180 <_fflush_r+0x74>)
 8002170:	429c      	cmp	r4, r3
 8002172:	bf08      	it	eq
 8002174:	68ec      	ldreq	r4, [r5, #12]
 8002176:	e7da      	b.n	800212e <_fflush_r+0x22>
 8002178:	08002578 	.word	0x08002578
 800217c:	08002598 	.word	0x08002598
 8002180:	08002558 	.word	0x08002558

08002184 <_lseek_r>:
 8002184:	b538      	push	{r3, r4, r5, lr}
 8002186:	4d07      	ldr	r5, [pc, #28]	; (80021a4 <_lseek_r+0x20>)
 8002188:	4604      	mov	r4, r0
 800218a:	4608      	mov	r0, r1
 800218c:	4611      	mov	r1, r2
 800218e:	2200      	movs	r2, #0
 8002190:	602a      	str	r2, [r5, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	f7ff f82f 	bl	80011f6 <_lseek>
 8002198:	1c43      	adds	r3, r0, #1
 800219a:	d102      	bne.n	80021a2 <_lseek_r+0x1e>
 800219c:	682b      	ldr	r3, [r5, #0]
 800219e:	b103      	cbz	r3, 80021a2 <_lseek_r+0x1e>
 80021a0:	6023      	str	r3, [r4, #0]
 80021a2:	bd38      	pop	{r3, r4, r5, pc}
 80021a4:	200000f8 	.word	0x200000f8

080021a8 <__swhatbuf_r>:
 80021a8:	b570      	push	{r4, r5, r6, lr}
 80021aa:	460e      	mov	r6, r1
 80021ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021b0:	2900      	cmp	r1, #0
 80021b2:	b096      	sub	sp, #88	; 0x58
 80021b4:	4614      	mov	r4, r2
 80021b6:	461d      	mov	r5, r3
 80021b8:	da07      	bge.n	80021ca <__swhatbuf_r+0x22>
 80021ba:	2300      	movs	r3, #0
 80021bc:	602b      	str	r3, [r5, #0]
 80021be:	89b3      	ldrh	r3, [r6, #12]
 80021c0:	061a      	lsls	r2, r3, #24
 80021c2:	d410      	bmi.n	80021e6 <__swhatbuf_r+0x3e>
 80021c4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021c8:	e00e      	b.n	80021e8 <__swhatbuf_r+0x40>
 80021ca:	466a      	mov	r2, sp
 80021cc:	f000 f8be 	bl	800234c <_fstat_r>
 80021d0:	2800      	cmp	r0, #0
 80021d2:	dbf2      	blt.n	80021ba <__swhatbuf_r+0x12>
 80021d4:	9a01      	ldr	r2, [sp, #4]
 80021d6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80021da:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80021de:	425a      	negs	r2, r3
 80021e0:	415a      	adcs	r2, r3
 80021e2:	602a      	str	r2, [r5, #0]
 80021e4:	e7ee      	b.n	80021c4 <__swhatbuf_r+0x1c>
 80021e6:	2340      	movs	r3, #64	; 0x40
 80021e8:	2000      	movs	r0, #0
 80021ea:	6023      	str	r3, [r4, #0]
 80021ec:	b016      	add	sp, #88	; 0x58
 80021ee:	bd70      	pop	{r4, r5, r6, pc}

080021f0 <__smakebuf_r>:
 80021f0:	898b      	ldrh	r3, [r1, #12]
 80021f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80021f4:	079d      	lsls	r5, r3, #30
 80021f6:	4606      	mov	r6, r0
 80021f8:	460c      	mov	r4, r1
 80021fa:	d507      	bpl.n	800220c <__smakebuf_r+0x1c>
 80021fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002200:	6023      	str	r3, [r4, #0]
 8002202:	6123      	str	r3, [r4, #16]
 8002204:	2301      	movs	r3, #1
 8002206:	6163      	str	r3, [r4, #20]
 8002208:	b002      	add	sp, #8
 800220a:	bd70      	pop	{r4, r5, r6, pc}
 800220c:	ab01      	add	r3, sp, #4
 800220e:	466a      	mov	r2, sp
 8002210:	f7ff ffca 	bl	80021a8 <__swhatbuf_r>
 8002214:	9900      	ldr	r1, [sp, #0]
 8002216:	4605      	mov	r5, r0
 8002218:	4630      	mov	r0, r6
 800221a:	f7ff fa73 	bl	8001704 <_malloc_r>
 800221e:	b948      	cbnz	r0, 8002234 <__smakebuf_r+0x44>
 8002220:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002224:	059a      	lsls	r2, r3, #22
 8002226:	d4ef      	bmi.n	8002208 <__smakebuf_r+0x18>
 8002228:	f023 0303 	bic.w	r3, r3, #3
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	81a3      	strh	r3, [r4, #12]
 8002232:	e7e3      	b.n	80021fc <__smakebuf_r+0xc>
 8002234:	4b0d      	ldr	r3, [pc, #52]	; (800226c <__smakebuf_r+0x7c>)
 8002236:	62b3      	str	r3, [r6, #40]	; 0x28
 8002238:	89a3      	ldrh	r3, [r4, #12]
 800223a:	6020      	str	r0, [r4, #0]
 800223c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002240:	81a3      	strh	r3, [r4, #12]
 8002242:	9b00      	ldr	r3, [sp, #0]
 8002244:	6163      	str	r3, [r4, #20]
 8002246:	9b01      	ldr	r3, [sp, #4]
 8002248:	6120      	str	r0, [r4, #16]
 800224a:	b15b      	cbz	r3, 8002264 <__smakebuf_r+0x74>
 800224c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002250:	4630      	mov	r0, r6
 8002252:	f000 f88d 	bl	8002370 <_isatty_r>
 8002256:	b128      	cbz	r0, 8002264 <__smakebuf_r+0x74>
 8002258:	89a3      	ldrh	r3, [r4, #12]
 800225a:	f023 0303 	bic.w	r3, r3, #3
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	81a3      	strh	r3, [r4, #12]
 8002264:	89a0      	ldrh	r0, [r4, #12]
 8002266:	4305      	orrs	r5, r0
 8002268:	81a5      	strh	r5, [r4, #12]
 800226a:	e7cd      	b.n	8002208 <__smakebuf_r+0x18>
 800226c:	0800155d 	.word	0x0800155d

08002270 <__malloc_lock>:
 8002270:	4801      	ldr	r0, [pc, #4]	; (8002278 <__malloc_lock+0x8>)
 8002272:	f7ff ba45 	b.w	8001700 <__retarget_lock_acquire_recursive>
 8002276:	bf00      	nop
 8002278:	200000f0 	.word	0x200000f0

0800227c <__malloc_unlock>:
 800227c:	4801      	ldr	r0, [pc, #4]	; (8002284 <__malloc_unlock+0x8>)
 800227e:	f7ff ba40 	b.w	8001702 <__retarget_lock_release_recursive>
 8002282:	bf00      	nop
 8002284:	200000f0 	.word	0x200000f0

08002288 <_free_r>:
 8002288:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800228a:	2900      	cmp	r1, #0
 800228c:	d048      	beq.n	8002320 <_free_r+0x98>
 800228e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002292:	9001      	str	r0, [sp, #4]
 8002294:	2b00      	cmp	r3, #0
 8002296:	f1a1 0404 	sub.w	r4, r1, #4
 800229a:	bfb8      	it	lt
 800229c:	18e4      	addlt	r4, r4, r3
 800229e:	f7ff ffe7 	bl	8002270 <__malloc_lock>
 80022a2:	4a20      	ldr	r2, [pc, #128]	; (8002324 <_free_r+0x9c>)
 80022a4:	9801      	ldr	r0, [sp, #4]
 80022a6:	6813      	ldr	r3, [r2, #0]
 80022a8:	4615      	mov	r5, r2
 80022aa:	b933      	cbnz	r3, 80022ba <_free_r+0x32>
 80022ac:	6063      	str	r3, [r4, #4]
 80022ae:	6014      	str	r4, [r2, #0]
 80022b0:	b003      	add	sp, #12
 80022b2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80022b6:	f7ff bfe1 	b.w	800227c <__malloc_unlock>
 80022ba:	42a3      	cmp	r3, r4
 80022bc:	d90b      	bls.n	80022d6 <_free_r+0x4e>
 80022be:	6821      	ldr	r1, [r4, #0]
 80022c0:	1862      	adds	r2, r4, r1
 80022c2:	4293      	cmp	r3, r2
 80022c4:	bf04      	itt	eq
 80022c6:	681a      	ldreq	r2, [r3, #0]
 80022c8:	685b      	ldreq	r3, [r3, #4]
 80022ca:	6063      	str	r3, [r4, #4]
 80022cc:	bf04      	itt	eq
 80022ce:	1852      	addeq	r2, r2, r1
 80022d0:	6022      	streq	r2, [r4, #0]
 80022d2:	602c      	str	r4, [r5, #0]
 80022d4:	e7ec      	b.n	80022b0 <_free_r+0x28>
 80022d6:	461a      	mov	r2, r3
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	b10b      	cbz	r3, 80022e0 <_free_r+0x58>
 80022dc:	42a3      	cmp	r3, r4
 80022de:	d9fa      	bls.n	80022d6 <_free_r+0x4e>
 80022e0:	6811      	ldr	r1, [r2, #0]
 80022e2:	1855      	adds	r5, r2, r1
 80022e4:	42a5      	cmp	r5, r4
 80022e6:	d10b      	bne.n	8002300 <_free_r+0x78>
 80022e8:	6824      	ldr	r4, [r4, #0]
 80022ea:	4421      	add	r1, r4
 80022ec:	1854      	adds	r4, r2, r1
 80022ee:	42a3      	cmp	r3, r4
 80022f0:	6011      	str	r1, [r2, #0]
 80022f2:	d1dd      	bne.n	80022b0 <_free_r+0x28>
 80022f4:	681c      	ldr	r4, [r3, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	6053      	str	r3, [r2, #4]
 80022fa:	4421      	add	r1, r4
 80022fc:	6011      	str	r1, [r2, #0]
 80022fe:	e7d7      	b.n	80022b0 <_free_r+0x28>
 8002300:	d902      	bls.n	8002308 <_free_r+0x80>
 8002302:	230c      	movs	r3, #12
 8002304:	6003      	str	r3, [r0, #0]
 8002306:	e7d3      	b.n	80022b0 <_free_r+0x28>
 8002308:	6825      	ldr	r5, [r4, #0]
 800230a:	1961      	adds	r1, r4, r5
 800230c:	428b      	cmp	r3, r1
 800230e:	bf04      	itt	eq
 8002310:	6819      	ldreq	r1, [r3, #0]
 8002312:	685b      	ldreq	r3, [r3, #4]
 8002314:	6063      	str	r3, [r4, #4]
 8002316:	bf04      	itt	eq
 8002318:	1949      	addeq	r1, r1, r5
 800231a:	6021      	streq	r1, [r4, #0]
 800231c:	6054      	str	r4, [r2, #4]
 800231e:	e7c7      	b.n	80022b0 <_free_r+0x28>
 8002320:	b003      	add	sp, #12
 8002322:	bd30      	pop	{r4, r5, pc}
 8002324:	2000009c 	.word	0x2000009c

08002328 <_read_r>:
 8002328:	b538      	push	{r3, r4, r5, lr}
 800232a:	4d07      	ldr	r5, [pc, #28]	; (8002348 <_read_r+0x20>)
 800232c:	4604      	mov	r4, r0
 800232e:	4608      	mov	r0, r1
 8002330:	4611      	mov	r1, r2
 8002332:	2200      	movs	r2, #0
 8002334:	602a      	str	r2, [r5, #0]
 8002336:	461a      	mov	r2, r3
 8002338:	f7fe ff5f 	bl	80011fa <_read>
 800233c:	1c43      	adds	r3, r0, #1
 800233e:	d102      	bne.n	8002346 <_read_r+0x1e>
 8002340:	682b      	ldr	r3, [r5, #0]
 8002342:	b103      	cbz	r3, 8002346 <_read_r+0x1e>
 8002344:	6023      	str	r3, [r4, #0]
 8002346:	bd38      	pop	{r3, r4, r5, pc}
 8002348:	200000f8 	.word	0x200000f8

0800234c <_fstat_r>:
 800234c:	b538      	push	{r3, r4, r5, lr}
 800234e:	4d07      	ldr	r5, [pc, #28]	; (800236c <_fstat_r+0x20>)
 8002350:	2300      	movs	r3, #0
 8002352:	4604      	mov	r4, r0
 8002354:	4608      	mov	r0, r1
 8002356:	4611      	mov	r1, r2
 8002358:	602b      	str	r3, [r5, #0]
 800235a:	f7fe ff45 	bl	80011e8 <_fstat>
 800235e:	1c43      	adds	r3, r0, #1
 8002360:	d102      	bne.n	8002368 <_fstat_r+0x1c>
 8002362:	682b      	ldr	r3, [r5, #0]
 8002364:	b103      	cbz	r3, 8002368 <_fstat_r+0x1c>
 8002366:	6023      	str	r3, [r4, #0]
 8002368:	bd38      	pop	{r3, r4, r5, pc}
 800236a:	bf00      	nop
 800236c:	200000f8 	.word	0x200000f8

08002370 <_isatty_r>:
 8002370:	b538      	push	{r3, r4, r5, lr}
 8002372:	4d06      	ldr	r5, [pc, #24]	; (800238c <_isatty_r+0x1c>)
 8002374:	2300      	movs	r3, #0
 8002376:	4604      	mov	r4, r0
 8002378:	4608      	mov	r0, r1
 800237a:	602b      	str	r3, [r5, #0]
 800237c:	f7fe ff39 	bl	80011f2 <_isatty>
 8002380:	1c43      	adds	r3, r0, #1
 8002382:	d102      	bne.n	800238a <_isatty_r+0x1a>
 8002384:	682b      	ldr	r3, [r5, #0]
 8002386:	b103      	cbz	r3, 800238a <_isatty_r+0x1a>
 8002388:	6023      	str	r3, [r4, #0]
 800238a:	bd38      	pop	{r3, r4, r5, pc}
 800238c:	200000f8 	.word	0x200000f8

08002390 <_init>:
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002392:	bf00      	nop
 8002394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002396:	bc08      	pop	{r3}
 8002398:	469e      	mov	lr, r3
 800239a:	4770      	bx	lr

0800239c <_fini>:
 800239c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800239e:	bf00      	nop
 80023a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80023a2:	bc08      	pop	{r3}
 80023a4:	469e      	mov	lr, r3
 80023a6:	4770      	bx	lr
