|4sw_1
Outr_L6 <= NoCSimp3_sw:sw6.Outr_L
Outw_L6 => NoCSimp3_sw:sw6.Outw_L
Outw_L1 => NoCSimp3_sw:sw1.Outw_L
Outw_L2 => NoCSimp3_sw:sw2.Outw_L
Outw_L3 => NoCSimp3_sw:inst.Outw_L
Outw_L4 => NoCSimp3_sw:inst3.Outw_L
Outw_L5 => NoCSimp3_sw:inst2.Outw_L
Outw_L10 => NoCSimp3_sw:inst5.Outw_L
Outw_L9 => NoCSimp3_sw:inst4.Outw_L
Outw_L8 => NoCSimp3_sw:inst1.Outw_L
Outw_L7 => NoCSimp3_sw:sw7.Outw_L
Inr_L7 => NoCSimp3_sw:sw7.Inr_L
reset => NoCSimp3_sw:sw7.reset
reset => NoCSimp3_sw:inst1.reset
reset => NoCSimp3_sw:inst4.reset
reset => NoCSimp3_sw:inst5.reset
reset => NoCSimp3_sw:inst2.reset
reset => NoCSimp3_sw:inst3.reset
reset => NoCSimp3_sw:inst.reset
reset => NoCSimp3_sw:sw2.reset
reset => NoCSimp3_sw:sw1.reset
reset => NoCSimp3_sw:sw6.reset
clk => NoCSimp3_sw:sw7.clck
clk => NoCSimp3_sw:inst1.clck
clk => NoCSimp3_sw:inst4.clck
clk => NoCSimp3_sw:inst5.clck
clk => NoCSimp3_sw:inst2.clck
clk => NoCSimp3_sw:inst3.clck
clk => NoCSimp3_sw:inst.clck
clk => NoCSimp3_sw:sw2.clck
clk => NoCSimp3_sw:sw1.clck
clk => NoCSimp3_sw:sw6.clck
dataInL7[0] => NoCSimp3_sw:sw7.dataInL[0]
dataInL7[1] => NoCSimp3_sw:sw7.dataInL[1]
dataInL7[2] => NoCSimp3_sw:sw7.dataInL[2]
dataInL7[3] => NoCSimp3_sw:sw7.dataInL[3]
dataInL7[4] => NoCSimp3_sw:sw7.dataInL[4]
dataInL7[5] => NoCSimp3_sw:sw7.dataInL[5]
dataInL7[6] => NoCSimp3_sw:sw7.dataInL[6]
dataInL7[7] => NoCSimp3_sw:sw7.dataInL[7]
dataInL7[8] => NoCSimp3_sw:sw7.dataInL[8]
dataInL7[9] => NoCSimp3_sw:sw7.dataInL[9]
dataInL7[10] => NoCSimp3_sw:sw7.dataInL[10]
dataInL7[11] => NoCSimp3_sw:sw7.dataInL[11]
dataInL7[12] => NoCSimp3_sw:sw7.dataInL[12]
dataInL7[13] => NoCSimp3_sw:sw7.dataInL[13]
dataInL7[14] => NoCSimp3_sw:sw7.dataInL[14]
dataInL7[15] => NoCSimp3_sw:sw7.dataInL[15]
dataInL7[16] => NoCSimp3_sw:sw7.dataInL[16]
dataInL7[17] => NoCSimp3_sw:sw7.dataInL[17]
dataInL7[18] => NoCSimp3_sw:sw7.dataInL[18]
dataInL7[19] => NoCSimp3_sw:sw7.dataInL[19]
dataInL7[20] => NoCSimp3_sw:sw7.dataInL[20]
dataInL7[21] => NoCSimp3_sw:sw7.dataInL[21]
dataInL7[22] => NoCSimp3_sw:sw7.dataInL[22]
dataInL7[23] => NoCSimp3_sw:sw7.dataInL[23]
dataInL7[24] => NoCSimp3_sw:sw7.dataInL[24]
dataInL7[25] => NoCSimp3_sw:sw7.dataInL[25]
dataInL7[26] => NoCSimp3_sw:sw7.dataInL[26]
dataInL7[27] => NoCSimp3_sw:sw7.dataInL[27]
dataInL7[28] => NoCSimp3_sw:sw7.dataInL[28]
dataInL7[29] => NoCSimp3_sw:sw7.dataInL[29]
dataInL7[30] => NoCSimp3_sw:sw7.dataInL[30]
dataInL7[31] => NoCSimp3_sw:sw7.dataInL[31]
dataInL7[32] => NoCSimp3_sw:sw7.dataInL[32]
dataInL7[33] => NoCSimp3_sw:sw7.dataInL[33]
dataInL7[34] => NoCSimp3_sw:sw7.dataInL[34]
dataInL7[35] => NoCSimp3_sw:sw7.dataInL[35]
dataInL7[36] => NoCSimp3_sw:sw7.dataInL[36]
Inr_L8 => NoCSimp3_sw:inst1.Inr_L
dataInL8[0] => NoCSimp3_sw:inst1.dataInL[0]
dataInL8[1] => NoCSimp3_sw:inst1.dataInL[1]
dataInL8[2] => NoCSimp3_sw:inst1.dataInL[2]
dataInL8[3] => NoCSimp3_sw:inst1.dataInL[3]
dataInL8[4] => NoCSimp3_sw:inst1.dataInL[4]
dataInL8[5] => NoCSimp3_sw:inst1.dataInL[5]
dataInL8[6] => NoCSimp3_sw:inst1.dataInL[6]
dataInL8[7] => NoCSimp3_sw:inst1.dataInL[7]
dataInL8[8] => NoCSimp3_sw:inst1.dataInL[8]
dataInL8[9] => NoCSimp3_sw:inst1.dataInL[9]
dataInL8[10] => NoCSimp3_sw:inst1.dataInL[10]
dataInL8[11] => NoCSimp3_sw:inst1.dataInL[11]
dataInL8[12] => NoCSimp3_sw:inst1.dataInL[12]
dataInL8[13] => NoCSimp3_sw:inst1.dataInL[13]
dataInL8[14] => NoCSimp3_sw:inst1.dataInL[14]
dataInL8[15] => NoCSimp3_sw:inst1.dataInL[15]
dataInL8[16] => NoCSimp3_sw:inst1.dataInL[16]
dataInL8[17] => NoCSimp3_sw:inst1.dataInL[17]
dataInL8[18] => NoCSimp3_sw:inst1.dataInL[18]
dataInL8[19] => NoCSimp3_sw:inst1.dataInL[19]
dataInL8[20] => NoCSimp3_sw:inst1.dataInL[20]
dataInL8[21] => NoCSimp3_sw:inst1.dataInL[21]
dataInL8[22] => NoCSimp3_sw:inst1.dataInL[22]
dataInL8[23] => NoCSimp3_sw:inst1.dataInL[23]
dataInL8[24] => NoCSimp3_sw:inst1.dataInL[24]
dataInL8[25] => NoCSimp3_sw:inst1.dataInL[25]
dataInL8[26] => NoCSimp3_sw:inst1.dataInL[26]
dataInL8[27] => NoCSimp3_sw:inst1.dataInL[27]
dataInL8[28] => NoCSimp3_sw:inst1.dataInL[28]
dataInL8[29] => NoCSimp3_sw:inst1.dataInL[29]
dataInL8[30] => NoCSimp3_sw:inst1.dataInL[30]
dataInL8[31] => NoCSimp3_sw:inst1.dataInL[31]
dataInL8[32] => NoCSimp3_sw:inst1.dataInL[32]
dataInL8[33] => NoCSimp3_sw:inst1.dataInL[33]
dataInL8[34] => NoCSimp3_sw:inst1.dataInL[34]
dataInL8[35] => NoCSimp3_sw:inst1.dataInL[35]
dataInL8[36] => NoCSimp3_sw:inst1.dataInL[36]
Inr_L9 => NoCSimp3_sw:inst4.Inr_L
dataInL9[0] => NoCSimp3_sw:inst4.dataInL[0]
dataInL9[1] => NoCSimp3_sw:inst4.dataInL[1]
dataInL9[2] => NoCSimp3_sw:inst4.dataInL[2]
dataInL9[3] => NoCSimp3_sw:inst4.dataInL[3]
dataInL9[4] => NoCSimp3_sw:inst4.dataInL[4]
dataInL9[5] => NoCSimp3_sw:inst4.dataInL[5]
dataInL9[6] => NoCSimp3_sw:inst4.dataInL[6]
dataInL9[7] => NoCSimp3_sw:inst4.dataInL[7]
dataInL9[8] => NoCSimp3_sw:inst4.dataInL[8]
dataInL9[9] => NoCSimp3_sw:inst4.dataInL[9]
dataInL9[10] => NoCSimp3_sw:inst4.dataInL[10]
dataInL9[11] => NoCSimp3_sw:inst4.dataInL[11]
dataInL9[12] => NoCSimp3_sw:inst4.dataInL[12]
dataInL9[13] => NoCSimp3_sw:inst4.dataInL[13]
dataInL9[14] => NoCSimp3_sw:inst4.dataInL[14]
dataInL9[15] => NoCSimp3_sw:inst4.dataInL[15]
dataInL9[16] => NoCSimp3_sw:inst4.dataInL[16]
dataInL9[17] => NoCSimp3_sw:inst4.dataInL[17]
dataInL9[18] => NoCSimp3_sw:inst4.dataInL[18]
dataInL9[19] => NoCSimp3_sw:inst4.dataInL[19]
dataInL9[20] => NoCSimp3_sw:inst4.dataInL[20]
dataInL9[21] => NoCSimp3_sw:inst4.dataInL[21]
dataInL9[22] => NoCSimp3_sw:inst4.dataInL[22]
dataInL9[23] => NoCSimp3_sw:inst4.dataInL[23]
dataInL9[24] => NoCSimp3_sw:inst4.dataInL[24]
dataInL9[25] => NoCSimp3_sw:inst4.dataInL[25]
dataInL9[26] => NoCSimp3_sw:inst4.dataInL[26]
dataInL9[27] => NoCSimp3_sw:inst4.dataInL[27]
dataInL9[28] => NoCSimp3_sw:inst4.dataInL[28]
dataInL9[29] => NoCSimp3_sw:inst4.dataInL[29]
dataInL9[30] => NoCSimp3_sw:inst4.dataInL[30]
dataInL9[31] => NoCSimp3_sw:inst4.dataInL[31]
dataInL9[32] => NoCSimp3_sw:inst4.dataInL[32]
dataInL9[33] => NoCSimp3_sw:inst4.dataInL[33]
dataInL9[34] => NoCSimp3_sw:inst4.dataInL[34]
dataInL9[35] => NoCSimp3_sw:inst4.dataInL[35]
dataInL9[36] => NoCSimp3_sw:inst4.dataInL[36]
Inr_L10 => NoCSimp3_sw:inst5.Inr_L
dataIn10[0] => NoCSimp3_sw:inst5.dataInL[0]
dataIn10[1] => NoCSimp3_sw:inst5.dataInL[1]
dataIn10[2] => NoCSimp3_sw:inst5.dataInL[2]
dataIn10[3] => NoCSimp3_sw:inst5.dataInL[3]
dataIn10[4] => NoCSimp3_sw:inst5.dataInL[4]
dataIn10[5] => NoCSimp3_sw:inst5.dataInL[5]
dataIn10[6] => NoCSimp3_sw:inst5.dataInL[6]
dataIn10[7] => NoCSimp3_sw:inst5.dataInL[7]
dataIn10[8] => NoCSimp3_sw:inst5.dataInL[8]
dataIn10[9] => NoCSimp3_sw:inst5.dataInL[9]
dataIn10[10] => NoCSimp3_sw:inst5.dataInL[10]
dataIn10[11] => NoCSimp3_sw:inst5.dataInL[11]
dataIn10[12] => NoCSimp3_sw:inst5.dataInL[12]
dataIn10[13] => NoCSimp3_sw:inst5.dataInL[13]
dataIn10[14] => NoCSimp3_sw:inst5.dataInL[14]
dataIn10[15] => NoCSimp3_sw:inst5.dataInL[15]
dataIn10[16] => NoCSimp3_sw:inst5.dataInL[16]
dataIn10[17] => NoCSimp3_sw:inst5.dataInL[17]
dataIn10[18] => NoCSimp3_sw:inst5.dataInL[18]
dataIn10[19] => NoCSimp3_sw:inst5.dataInL[19]
dataIn10[20] => NoCSimp3_sw:inst5.dataInL[20]
dataIn10[21] => NoCSimp3_sw:inst5.dataInL[21]
dataIn10[22] => NoCSimp3_sw:inst5.dataInL[22]
dataIn10[23] => NoCSimp3_sw:inst5.dataInL[23]
dataIn10[24] => NoCSimp3_sw:inst5.dataInL[24]
dataIn10[25] => NoCSimp3_sw:inst5.dataInL[25]
dataIn10[26] => NoCSimp3_sw:inst5.dataInL[26]
dataIn10[27] => NoCSimp3_sw:inst5.dataInL[27]
dataIn10[28] => NoCSimp3_sw:inst5.dataInL[28]
dataIn10[29] => NoCSimp3_sw:inst5.dataInL[29]
dataIn10[30] => NoCSimp3_sw:inst5.dataInL[30]
dataIn10[31] => NoCSimp3_sw:inst5.dataInL[31]
dataIn10[32] => NoCSimp3_sw:inst5.dataInL[32]
dataIn10[33] => NoCSimp3_sw:inst5.dataInL[33]
dataIn10[34] => NoCSimp3_sw:inst5.dataInL[34]
dataIn10[35] => NoCSimp3_sw:inst5.dataInL[35]
dataIn10[36] => NoCSimp3_sw:inst5.dataInL[36]
Inr_L5 => NoCSimp3_sw:inst2.Inr_L
dataInL5[0] => NoCSimp3_sw:inst2.dataInL[0]
dataInL5[1] => NoCSimp3_sw:inst2.dataInL[1]
dataInL5[2] => NoCSimp3_sw:inst2.dataInL[2]
dataInL5[3] => NoCSimp3_sw:inst2.dataInL[3]
dataInL5[4] => NoCSimp3_sw:inst2.dataInL[4]
dataInL5[5] => NoCSimp3_sw:inst2.dataInL[5]
dataInL5[6] => NoCSimp3_sw:inst2.dataInL[6]
dataInL5[7] => NoCSimp3_sw:inst2.dataInL[7]
dataInL5[8] => NoCSimp3_sw:inst2.dataInL[8]
dataInL5[9] => NoCSimp3_sw:inst2.dataInL[9]
dataInL5[10] => NoCSimp3_sw:inst2.dataInL[10]
dataInL5[11] => NoCSimp3_sw:inst2.dataInL[11]
dataInL5[12] => NoCSimp3_sw:inst2.dataInL[12]
dataInL5[13] => NoCSimp3_sw:inst2.dataInL[13]
dataInL5[14] => NoCSimp3_sw:inst2.dataInL[14]
dataInL5[15] => NoCSimp3_sw:inst2.dataInL[15]
dataInL5[16] => NoCSimp3_sw:inst2.dataInL[16]
dataInL5[17] => NoCSimp3_sw:inst2.dataInL[17]
dataInL5[18] => NoCSimp3_sw:inst2.dataInL[18]
dataInL5[19] => NoCSimp3_sw:inst2.dataInL[19]
dataInL5[20] => NoCSimp3_sw:inst2.dataInL[20]
dataInL5[21] => NoCSimp3_sw:inst2.dataInL[21]
dataInL5[22] => NoCSimp3_sw:inst2.dataInL[22]
dataInL5[23] => NoCSimp3_sw:inst2.dataInL[23]
dataInL5[24] => NoCSimp3_sw:inst2.dataInL[24]
dataInL5[25] => NoCSimp3_sw:inst2.dataInL[25]
dataInL5[26] => NoCSimp3_sw:inst2.dataInL[26]
dataInL5[27] => NoCSimp3_sw:inst2.dataInL[27]
dataInL5[28] => NoCSimp3_sw:inst2.dataInL[28]
dataInL5[29] => NoCSimp3_sw:inst2.dataInL[29]
dataInL5[30] => NoCSimp3_sw:inst2.dataInL[30]
dataInL5[31] => NoCSimp3_sw:inst2.dataInL[31]
dataInL5[32] => NoCSimp3_sw:inst2.dataInL[32]
dataInL5[33] => NoCSimp3_sw:inst2.dataInL[33]
dataInL5[34] => NoCSimp3_sw:inst2.dataInL[34]
dataInL5[35] => NoCSimp3_sw:inst2.dataInL[35]
dataInL5[36] => NoCSimp3_sw:inst2.dataInL[36]
Inr_L4 => NoCSimp3_sw:inst3.Inr_L
dataInL4[0] => NoCSimp3_sw:inst3.dataInL[0]
dataInL4[1] => NoCSimp3_sw:inst3.dataInL[1]
dataInL4[2] => NoCSimp3_sw:inst3.dataInL[2]
dataInL4[3] => NoCSimp3_sw:inst3.dataInL[3]
dataInL4[4] => NoCSimp3_sw:inst3.dataInL[4]
dataInL4[5] => NoCSimp3_sw:inst3.dataInL[5]
dataInL4[6] => NoCSimp3_sw:inst3.dataInL[6]
dataInL4[7] => NoCSimp3_sw:inst3.dataInL[7]
dataInL4[8] => NoCSimp3_sw:inst3.dataInL[8]
dataInL4[9] => NoCSimp3_sw:inst3.dataInL[9]
dataInL4[10] => NoCSimp3_sw:inst3.dataInL[10]
dataInL4[11] => NoCSimp3_sw:inst3.dataInL[11]
dataInL4[12] => NoCSimp3_sw:inst3.dataInL[12]
dataInL4[13] => NoCSimp3_sw:inst3.dataInL[13]
dataInL4[14] => NoCSimp3_sw:inst3.dataInL[14]
dataInL4[15] => NoCSimp3_sw:inst3.dataInL[15]
dataInL4[16] => NoCSimp3_sw:inst3.dataInL[16]
dataInL4[17] => NoCSimp3_sw:inst3.dataInL[17]
dataInL4[18] => NoCSimp3_sw:inst3.dataInL[18]
dataInL4[19] => NoCSimp3_sw:inst3.dataInL[19]
dataInL4[20] => NoCSimp3_sw:inst3.dataInL[20]
dataInL4[21] => NoCSimp3_sw:inst3.dataInL[21]
dataInL4[22] => NoCSimp3_sw:inst3.dataInL[22]
dataInL4[23] => NoCSimp3_sw:inst3.dataInL[23]
dataInL4[24] => NoCSimp3_sw:inst3.dataInL[24]
dataInL4[25] => NoCSimp3_sw:inst3.dataInL[25]
dataInL4[26] => NoCSimp3_sw:inst3.dataInL[26]
dataInL4[27] => NoCSimp3_sw:inst3.dataInL[27]
dataInL4[28] => NoCSimp3_sw:inst3.dataInL[28]
dataInL4[29] => NoCSimp3_sw:inst3.dataInL[29]
dataInL4[30] => NoCSimp3_sw:inst3.dataInL[30]
dataInL4[31] => NoCSimp3_sw:inst3.dataInL[31]
dataInL4[32] => NoCSimp3_sw:inst3.dataInL[32]
dataInL4[33] => NoCSimp3_sw:inst3.dataInL[33]
dataInL4[34] => NoCSimp3_sw:inst3.dataInL[34]
dataInL4[35] => NoCSimp3_sw:inst3.dataInL[35]
dataInL4[36] => NoCSimp3_sw:inst3.dataInL[36]
Inr_L3 => NoCSimp3_sw:inst.Inr_L
dataInL3[0] => NoCSimp3_sw:inst.dataInL[0]
dataInL3[1] => NoCSimp3_sw:inst.dataInL[1]
dataInL3[2] => NoCSimp3_sw:inst.dataInL[2]
dataInL3[3] => NoCSimp3_sw:inst.dataInL[3]
dataInL3[4] => NoCSimp3_sw:inst.dataInL[4]
dataInL3[5] => NoCSimp3_sw:inst.dataInL[5]
dataInL3[6] => NoCSimp3_sw:inst.dataInL[6]
dataInL3[7] => NoCSimp3_sw:inst.dataInL[7]
dataInL3[8] => NoCSimp3_sw:inst.dataInL[8]
dataInL3[9] => NoCSimp3_sw:inst.dataInL[9]
dataInL3[10] => NoCSimp3_sw:inst.dataInL[10]
dataInL3[11] => NoCSimp3_sw:inst.dataInL[11]
dataInL3[12] => NoCSimp3_sw:inst.dataInL[12]
dataInL3[13] => NoCSimp3_sw:inst.dataInL[13]
dataInL3[14] => NoCSimp3_sw:inst.dataInL[14]
dataInL3[15] => NoCSimp3_sw:inst.dataInL[15]
dataInL3[16] => NoCSimp3_sw:inst.dataInL[16]
dataInL3[17] => NoCSimp3_sw:inst.dataInL[17]
dataInL3[18] => NoCSimp3_sw:inst.dataInL[18]
dataInL3[19] => NoCSimp3_sw:inst.dataInL[19]
dataInL3[20] => NoCSimp3_sw:inst.dataInL[20]
dataInL3[21] => NoCSimp3_sw:inst.dataInL[21]
dataInL3[22] => NoCSimp3_sw:inst.dataInL[22]
dataInL3[23] => NoCSimp3_sw:inst.dataInL[23]
dataInL3[24] => NoCSimp3_sw:inst.dataInL[24]
dataInL3[25] => NoCSimp3_sw:inst.dataInL[25]
dataInL3[26] => NoCSimp3_sw:inst.dataInL[26]
dataInL3[27] => NoCSimp3_sw:inst.dataInL[27]
dataInL3[28] => NoCSimp3_sw:inst.dataInL[28]
dataInL3[29] => NoCSimp3_sw:inst.dataInL[29]
dataInL3[30] => NoCSimp3_sw:inst.dataInL[30]
dataInL3[31] => NoCSimp3_sw:inst.dataInL[31]
dataInL3[32] => NoCSimp3_sw:inst.dataInL[32]
dataInL3[33] => NoCSimp3_sw:inst.dataInL[33]
dataInL3[34] => NoCSimp3_sw:inst.dataInL[34]
dataInL3[35] => NoCSimp3_sw:inst.dataInL[35]
dataInL3[36] => NoCSimp3_sw:inst.dataInL[36]
Inr_L2 => NoCSimp3_sw:sw2.Inr_L
dataInL2[0] => NoCSimp3_sw:sw2.dataInL[0]
dataInL2[1] => NoCSimp3_sw:sw2.dataInL[1]
dataInL2[2] => NoCSimp3_sw:sw2.dataInL[2]
dataInL2[3] => NoCSimp3_sw:sw2.dataInL[3]
dataInL2[4] => NoCSimp3_sw:sw2.dataInL[4]
dataInL2[5] => NoCSimp3_sw:sw2.dataInL[5]
dataInL2[6] => NoCSimp3_sw:sw2.dataInL[6]
dataInL2[7] => NoCSimp3_sw:sw2.dataInL[7]
dataInL2[8] => NoCSimp3_sw:sw2.dataInL[8]
dataInL2[9] => NoCSimp3_sw:sw2.dataInL[9]
dataInL2[10] => NoCSimp3_sw:sw2.dataInL[10]
dataInL2[11] => NoCSimp3_sw:sw2.dataInL[11]
dataInL2[12] => NoCSimp3_sw:sw2.dataInL[12]
dataInL2[13] => NoCSimp3_sw:sw2.dataInL[13]
dataInL2[14] => NoCSimp3_sw:sw2.dataInL[14]
dataInL2[15] => NoCSimp3_sw:sw2.dataInL[15]
dataInL2[16] => NoCSimp3_sw:sw2.dataInL[16]
dataInL2[17] => NoCSimp3_sw:sw2.dataInL[17]
dataInL2[18] => NoCSimp3_sw:sw2.dataInL[18]
dataInL2[19] => NoCSimp3_sw:sw2.dataInL[19]
dataInL2[20] => NoCSimp3_sw:sw2.dataInL[20]
dataInL2[21] => NoCSimp3_sw:sw2.dataInL[21]
dataInL2[22] => NoCSimp3_sw:sw2.dataInL[22]
dataInL2[23] => NoCSimp3_sw:sw2.dataInL[23]
dataInL2[24] => NoCSimp3_sw:sw2.dataInL[24]
dataInL2[25] => NoCSimp3_sw:sw2.dataInL[25]
dataInL2[26] => NoCSimp3_sw:sw2.dataInL[26]
dataInL2[27] => NoCSimp3_sw:sw2.dataInL[27]
dataInL2[28] => NoCSimp3_sw:sw2.dataInL[28]
dataInL2[29] => NoCSimp3_sw:sw2.dataInL[29]
dataInL2[30] => NoCSimp3_sw:sw2.dataInL[30]
dataInL2[31] => NoCSimp3_sw:sw2.dataInL[31]
dataInL2[32] => NoCSimp3_sw:sw2.dataInL[32]
dataInL2[33] => NoCSimp3_sw:sw2.dataInL[33]
dataInL2[34] => NoCSimp3_sw:sw2.dataInL[34]
dataInL2[35] => NoCSimp3_sw:sw2.dataInL[35]
dataInL2[36] => NoCSimp3_sw:sw2.dataInL[36]
Inr_L1 => NoCSimp3_sw:sw1.Inr_L
dataInL1[0] => NoCSimp3_sw:sw1.dataInL[0]
dataInL1[1] => NoCSimp3_sw:sw1.dataInL[1]
dataInL1[2] => NoCSimp3_sw:sw1.dataInL[2]
dataInL1[3] => NoCSimp3_sw:sw1.dataInL[3]
dataInL1[4] => NoCSimp3_sw:sw1.dataInL[4]
dataInL1[5] => NoCSimp3_sw:sw1.dataInL[5]
dataInL1[6] => NoCSimp3_sw:sw1.dataInL[6]
dataInL1[7] => NoCSimp3_sw:sw1.dataInL[7]
dataInL1[8] => NoCSimp3_sw:sw1.dataInL[8]
dataInL1[9] => NoCSimp3_sw:sw1.dataInL[9]
dataInL1[10] => NoCSimp3_sw:sw1.dataInL[10]
dataInL1[11] => NoCSimp3_sw:sw1.dataInL[11]
dataInL1[12] => NoCSimp3_sw:sw1.dataInL[12]
dataInL1[13] => NoCSimp3_sw:sw1.dataInL[13]
dataInL1[14] => NoCSimp3_sw:sw1.dataInL[14]
dataInL1[15] => NoCSimp3_sw:sw1.dataInL[15]
dataInL1[16] => NoCSimp3_sw:sw1.dataInL[16]
dataInL1[17] => NoCSimp3_sw:sw1.dataInL[17]
dataInL1[18] => NoCSimp3_sw:sw1.dataInL[18]
dataInL1[19] => NoCSimp3_sw:sw1.dataInL[19]
dataInL1[20] => NoCSimp3_sw:sw1.dataInL[20]
dataInL1[21] => NoCSimp3_sw:sw1.dataInL[21]
dataInL1[22] => NoCSimp3_sw:sw1.dataInL[22]
dataInL1[23] => NoCSimp3_sw:sw1.dataInL[23]
dataInL1[24] => NoCSimp3_sw:sw1.dataInL[24]
dataInL1[25] => NoCSimp3_sw:sw1.dataInL[25]
dataInL1[26] => NoCSimp3_sw:sw1.dataInL[26]
dataInL1[27] => NoCSimp3_sw:sw1.dataInL[27]
dataInL1[28] => NoCSimp3_sw:sw1.dataInL[28]
dataInL1[29] => NoCSimp3_sw:sw1.dataInL[29]
dataInL1[30] => NoCSimp3_sw:sw1.dataInL[30]
dataInL1[31] => NoCSimp3_sw:sw1.dataInL[31]
dataInL1[32] => NoCSimp3_sw:sw1.dataInL[32]
dataInL1[33] => NoCSimp3_sw:sw1.dataInL[33]
dataInL1[34] => NoCSimp3_sw:sw1.dataInL[34]
dataInL1[35] => NoCSimp3_sw:sw1.dataInL[35]
dataInL1[36] => NoCSimp3_sw:sw1.dataInL[36]
Inr_L6 => NoCSimp3_sw:sw6.Inr_L
dataInL6[0] => NoCSimp3_sw:sw6.dataInL[0]
dataInL6[1] => NoCSimp3_sw:sw6.dataInL[1]
dataInL6[2] => NoCSimp3_sw:sw6.dataInL[2]
dataInL6[3] => NoCSimp3_sw:sw6.dataInL[3]
dataInL6[4] => NoCSimp3_sw:sw6.dataInL[4]
dataInL6[5] => NoCSimp3_sw:sw6.dataInL[5]
dataInL6[6] => NoCSimp3_sw:sw6.dataInL[6]
dataInL6[7] => NoCSimp3_sw:sw6.dataInL[7]
dataInL6[8] => NoCSimp3_sw:sw6.dataInL[8]
dataInL6[9] => NoCSimp3_sw:sw6.dataInL[9]
dataInL6[10] => NoCSimp3_sw:sw6.dataInL[10]
dataInL6[11] => NoCSimp3_sw:sw6.dataInL[11]
dataInL6[12] => NoCSimp3_sw:sw6.dataInL[12]
dataInL6[13] => NoCSimp3_sw:sw6.dataInL[13]
dataInL6[14] => NoCSimp3_sw:sw6.dataInL[14]
dataInL6[15] => NoCSimp3_sw:sw6.dataInL[15]
dataInL6[16] => NoCSimp3_sw:sw6.dataInL[16]
dataInL6[17] => NoCSimp3_sw:sw6.dataInL[17]
dataInL6[18] => NoCSimp3_sw:sw6.dataInL[18]
dataInL6[19] => NoCSimp3_sw:sw6.dataInL[19]
dataInL6[20] => NoCSimp3_sw:sw6.dataInL[20]
dataInL6[21] => NoCSimp3_sw:sw6.dataInL[21]
dataInL6[22] => NoCSimp3_sw:sw6.dataInL[22]
dataInL6[23] => NoCSimp3_sw:sw6.dataInL[23]
dataInL6[24] => NoCSimp3_sw:sw6.dataInL[24]
dataInL6[25] => NoCSimp3_sw:sw6.dataInL[25]
dataInL6[26] => NoCSimp3_sw:sw6.dataInL[26]
dataInL6[27] => NoCSimp3_sw:sw6.dataInL[27]
dataInL6[28] => NoCSimp3_sw:sw6.dataInL[28]
dataInL6[29] => NoCSimp3_sw:sw6.dataInL[29]
dataInL6[30] => NoCSimp3_sw:sw6.dataInL[30]
dataInL6[31] => NoCSimp3_sw:sw6.dataInL[31]
dataInL6[32] => NoCSimp3_sw:sw6.dataInL[32]
dataInL6[33] => NoCSimp3_sw:sw6.dataInL[33]
dataInL6[34] => NoCSimp3_sw:sw6.dataInL[34]
dataInL6[35] => NoCSimp3_sw:sw6.dataInL[35]
dataInL6[36] => NoCSimp3_sw:sw6.dataInL[36]
Inw_L6 <= NoCSimp3_sw:sw6.Inw_L
Inw_L7 <= NoCSimp3_sw:sw7.Inw_L
Outr_L7 <= NoCSimp3_sw:sw7.Outr_L
Inw_L1 <= NoCSimp3_sw:sw1.Inw_L
Outr_L1 <= NoCSimp3_sw:sw1.Outr_L
Inw_L2 <= NoCSimp3_sw:sw2.Inw_L
Outr_L2 <= NoCSimp3_sw:sw2.Outr_L
Inw_L3 <= NoCSimp3_sw:inst.Inw_L
Outr_L3 <= NoCSimp3_sw:inst.Outr_L
Inw_L8 <= NoCSimp3_sw:inst1.Inw_L
Outr_L8 <= NoCSimp3_sw:inst1.Outr_L
Inw_L4 <= NoCSimp3_sw:inst3.Inw_L
Outr_L4 <= NoCSimp3_sw:inst3.Outr_L
Inw_L9 <= NoCSimp3_sw:inst4.Inw_L
Outr_L9 <= NoCSimp3_sw:inst4.Outr_L
Inw_L5 <= NoCSimp3_sw:inst2.Inw_L
Outr_L5 <= NoCSimp3_sw:inst2.Outr_L
Inw_L10 <= NoCSimp3_sw:inst5.Inw_L
Outr_L10 <= NoCSimp3_sw:inst5.Outr_L
dataOutL1[0] <= NoCSimp3_sw:sw1.dataOutL[0]
dataOutL1[1] <= NoCSimp3_sw:sw1.dataOutL[1]
dataOutL1[2] <= NoCSimp3_sw:sw1.dataOutL[2]
dataOutL1[3] <= NoCSimp3_sw:sw1.dataOutL[3]
dataOutL1[4] <= NoCSimp3_sw:sw1.dataOutL[4]
dataOutL1[5] <= NoCSimp3_sw:sw1.dataOutL[5]
dataOutL1[6] <= NoCSimp3_sw:sw1.dataOutL[6]
dataOutL1[7] <= NoCSimp3_sw:sw1.dataOutL[7]
dataOutL1[8] <= NoCSimp3_sw:sw1.dataOutL[8]
dataOutL1[9] <= NoCSimp3_sw:sw1.dataOutL[9]
dataOutL1[10] <= NoCSimp3_sw:sw1.dataOutL[10]
dataOutL1[11] <= NoCSimp3_sw:sw1.dataOutL[11]
dataOutL1[12] <= NoCSimp3_sw:sw1.dataOutL[12]
dataOutL1[13] <= NoCSimp3_sw:sw1.dataOutL[13]
dataOutL1[14] <= NoCSimp3_sw:sw1.dataOutL[14]
dataOutL1[15] <= NoCSimp3_sw:sw1.dataOutL[15]
dataOutL1[16] <= NoCSimp3_sw:sw1.dataOutL[16]
dataOutL1[17] <= NoCSimp3_sw:sw1.dataOutL[17]
dataOutL1[18] <= NoCSimp3_sw:sw1.dataOutL[18]
dataOutL1[19] <= NoCSimp3_sw:sw1.dataOutL[19]
dataOutL1[20] <= NoCSimp3_sw:sw1.dataOutL[20]
dataOutL1[21] <= NoCSimp3_sw:sw1.dataOutL[21]
dataOutL1[22] <= NoCSimp3_sw:sw1.dataOutL[22]
dataOutL1[23] <= NoCSimp3_sw:sw1.dataOutL[23]
dataOutL1[24] <= NoCSimp3_sw:sw1.dataOutL[24]
dataOutL1[25] <= NoCSimp3_sw:sw1.dataOutL[25]
dataOutL1[26] <= NoCSimp3_sw:sw1.dataOutL[26]
dataOutL1[27] <= NoCSimp3_sw:sw1.dataOutL[27]
dataOutL1[28] <= NoCSimp3_sw:sw1.dataOutL[28]
dataOutL1[29] <= NoCSimp3_sw:sw1.dataOutL[29]
dataOutL1[30] <= NoCSimp3_sw:sw1.dataOutL[30]
dataOutL1[31] <= NoCSimp3_sw:sw1.dataOutL[31]
dataOutL1[32] <= NoCSimp3_sw:sw1.dataOutL[32]
dataOutL1[33] <= NoCSimp3_sw:sw1.dataOutL[33]
dataOutL1[34] <= NoCSimp3_sw:sw1.dataOutL[34]
dataOutL1[35] <= NoCSimp3_sw:sw1.dataOutL[35]
dataOutL1[36] <= NoCSimp3_sw:sw1.dataOutL[36]
dataOutL10[0] <= NoCSimp3_sw:inst5.dataOutL[0]
dataOutL10[1] <= NoCSimp3_sw:inst5.dataOutL[1]
dataOutL10[2] <= NoCSimp3_sw:inst5.dataOutL[2]
dataOutL10[3] <= NoCSimp3_sw:inst5.dataOutL[3]
dataOutL10[4] <= NoCSimp3_sw:inst5.dataOutL[4]
dataOutL10[5] <= NoCSimp3_sw:inst5.dataOutL[5]
dataOutL10[6] <= NoCSimp3_sw:inst5.dataOutL[6]
dataOutL10[7] <= NoCSimp3_sw:inst5.dataOutL[7]
dataOutL10[8] <= NoCSimp3_sw:inst5.dataOutL[8]
dataOutL10[9] <= NoCSimp3_sw:inst5.dataOutL[9]
dataOutL10[10] <= NoCSimp3_sw:inst5.dataOutL[10]
dataOutL10[11] <= NoCSimp3_sw:inst5.dataOutL[11]
dataOutL10[12] <= NoCSimp3_sw:inst5.dataOutL[12]
dataOutL10[13] <= NoCSimp3_sw:inst5.dataOutL[13]
dataOutL10[14] <= NoCSimp3_sw:inst5.dataOutL[14]
dataOutL10[15] <= NoCSimp3_sw:inst5.dataOutL[15]
dataOutL10[16] <= NoCSimp3_sw:inst5.dataOutL[16]
dataOutL10[17] <= NoCSimp3_sw:inst5.dataOutL[17]
dataOutL10[18] <= NoCSimp3_sw:inst5.dataOutL[18]
dataOutL10[19] <= NoCSimp3_sw:inst5.dataOutL[19]
dataOutL10[20] <= NoCSimp3_sw:inst5.dataOutL[20]
dataOutL10[21] <= NoCSimp3_sw:inst5.dataOutL[21]
dataOutL10[22] <= NoCSimp3_sw:inst5.dataOutL[22]
dataOutL10[23] <= NoCSimp3_sw:inst5.dataOutL[23]
dataOutL10[24] <= NoCSimp3_sw:inst5.dataOutL[24]
dataOutL10[25] <= NoCSimp3_sw:inst5.dataOutL[25]
dataOutL10[26] <= NoCSimp3_sw:inst5.dataOutL[26]
dataOutL10[27] <= NoCSimp3_sw:inst5.dataOutL[27]
dataOutL10[28] <= NoCSimp3_sw:inst5.dataOutL[28]
dataOutL10[29] <= NoCSimp3_sw:inst5.dataOutL[29]
dataOutL10[30] <= NoCSimp3_sw:inst5.dataOutL[30]
dataOutL10[31] <= NoCSimp3_sw:inst5.dataOutL[31]
dataOutL10[32] <= NoCSimp3_sw:inst5.dataOutL[32]
dataOutL10[33] <= NoCSimp3_sw:inst5.dataOutL[33]
dataOutL10[34] <= NoCSimp3_sw:inst5.dataOutL[34]
dataOutL10[35] <= NoCSimp3_sw:inst5.dataOutL[35]
dataOutL10[36] <= NoCSimp3_sw:inst5.dataOutL[36]
dataOutL2[0] <= NoCSimp3_sw:sw2.dataOutL[0]
dataOutL2[1] <= NoCSimp3_sw:sw2.dataOutL[1]
dataOutL2[2] <= NoCSimp3_sw:sw2.dataOutL[2]
dataOutL2[3] <= NoCSimp3_sw:sw2.dataOutL[3]
dataOutL2[4] <= NoCSimp3_sw:sw2.dataOutL[4]
dataOutL2[5] <= NoCSimp3_sw:sw2.dataOutL[5]
dataOutL2[6] <= NoCSimp3_sw:sw2.dataOutL[6]
dataOutL2[7] <= NoCSimp3_sw:sw2.dataOutL[7]
dataOutL2[8] <= NoCSimp3_sw:sw2.dataOutL[8]
dataOutL2[9] <= NoCSimp3_sw:sw2.dataOutL[9]
dataOutL2[10] <= NoCSimp3_sw:sw2.dataOutL[10]
dataOutL2[11] <= NoCSimp3_sw:sw2.dataOutL[11]
dataOutL2[12] <= NoCSimp3_sw:sw2.dataOutL[12]
dataOutL2[13] <= NoCSimp3_sw:sw2.dataOutL[13]
dataOutL2[14] <= NoCSimp3_sw:sw2.dataOutL[14]
dataOutL2[15] <= NoCSimp3_sw:sw2.dataOutL[15]
dataOutL2[16] <= NoCSimp3_sw:sw2.dataOutL[16]
dataOutL2[17] <= NoCSimp3_sw:sw2.dataOutL[17]
dataOutL2[18] <= NoCSimp3_sw:sw2.dataOutL[18]
dataOutL2[19] <= NoCSimp3_sw:sw2.dataOutL[19]
dataOutL2[20] <= NoCSimp3_sw:sw2.dataOutL[20]
dataOutL2[21] <= NoCSimp3_sw:sw2.dataOutL[21]
dataOutL2[22] <= NoCSimp3_sw:sw2.dataOutL[22]
dataOutL2[23] <= NoCSimp3_sw:sw2.dataOutL[23]
dataOutL2[24] <= NoCSimp3_sw:sw2.dataOutL[24]
dataOutL2[25] <= NoCSimp3_sw:sw2.dataOutL[25]
dataOutL2[26] <= NoCSimp3_sw:sw2.dataOutL[26]
dataOutL2[27] <= NoCSimp3_sw:sw2.dataOutL[27]
dataOutL2[28] <= NoCSimp3_sw:sw2.dataOutL[28]
dataOutL2[29] <= NoCSimp3_sw:sw2.dataOutL[29]
dataOutL2[30] <= NoCSimp3_sw:sw2.dataOutL[30]
dataOutL2[31] <= NoCSimp3_sw:sw2.dataOutL[31]
dataOutL2[32] <= NoCSimp3_sw:sw2.dataOutL[32]
dataOutL2[33] <= NoCSimp3_sw:sw2.dataOutL[33]
dataOutL2[34] <= NoCSimp3_sw:sw2.dataOutL[34]
dataOutL2[35] <= NoCSimp3_sw:sw2.dataOutL[35]
dataOutL2[36] <= NoCSimp3_sw:sw2.dataOutL[36]
dataOutL3[0] <= NoCSimp3_sw:inst.dataOutL[0]
dataOutL3[1] <= NoCSimp3_sw:inst.dataOutL[1]
dataOutL3[2] <= NoCSimp3_sw:inst.dataOutL[2]
dataOutL3[3] <= NoCSimp3_sw:inst.dataOutL[3]
dataOutL3[4] <= NoCSimp3_sw:inst.dataOutL[4]
dataOutL3[5] <= NoCSimp3_sw:inst.dataOutL[5]
dataOutL3[6] <= NoCSimp3_sw:inst.dataOutL[6]
dataOutL3[7] <= NoCSimp3_sw:inst.dataOutL[7]
dataOutL3[8] <= NoCSimp3_sw:inst.dataOutL[8]
dataOutL3[9] <= NoCSimp3_sw:inst.dataOutL[9]
dataOutL3[10] <= NoCSimp3_sw:inst.dataOutL[10]
dataOutL3[11] <= NoCSimp3_sw:inst.dataOutL[11]
dataOutL3[12] <= NoCSimp3_sw:inst.dataOutL[12]
dataOutL3[13] <= NoCSimp3_sw:inst.dataOutL[13]
dataOutL3[14] <= NoCSimp3_sw:inst.dataOutL[14]
dataOutL3[15] <= NoCSimp3_sw:inst.dataOutL[15]
dataOutL3[16] <= NoCSimp3_sw:inst.dataOutL[16]
dataOutL3[17] <= NoCSimp3_sw:inst.dataOutL[17]
dataOutL3[18] <= NoCSimp3_sw:inst.dataOutL[18]
dataOutL3[19] <= NoCSimp3_sw:inst.dataOutL[19]
dataOutL3[20] <= NoCSimp3_sw:inst.dataOutL[20]
dataOutL3[21] <= NoCSimp3_sw:inst.dataOutL[21]
dataOutL3[22] <= NoCSimp3_sw:inst.dataOutL[22]
dataOutL3[23] <= NoCSimp3_sw:inst.dataOutL[23]
dataOutL3[24] <= NoCSimp3_sw:inst.dataOutL[24]
dataOutL3[25] <= NoCSimp3_sw:inst.dataOutL[25]
dataOutL3[26] <= NoCSimp3_sw:inst.dataOutL[26]
dataOutL3[27] <= NoCSimp3_sw:inst.dataOutL[27]
dataOutL3[28] <= NoCSimp3_sw:inst.dataOutL[28]
dataOutL3[29] <= NoCSimp3_sw:inst.dataOutL[29]
dataOutL3[30] <= NoCSimp3_sw:inst.dataOutL[30]
dataOutL3[31] <= NoCSimp3_sw:inst.dataOutL[31]
dataOutL3[32] <= NoCSimp3_sw:inst.dataOutL[32]
dataOutL3[33] <= NoCSimp3_sw:inst.dataOutL[33]
dataOutL3[34] <= NoCSimp3_sw:inst.dataOutL[34]
dataOutL3[35] <= NoCSimp3_sw:inst.dataOutL[35]
dataOutL3[36] <= NoCSimp3_sw:inst.dataOutL[36]
dataOutL4[0] <= NoCSimp3_sw:inst3.dataOutL[0]
dataOutL4[1] <= NoCSimp3_sw:inst3.dataOutL[1]
dataOutL4[2] <= NoCSimp3_sw:inst3.dataOutL[2]
dataOutL4[3] <= NoCSimp3_sw:inst3.dataOutL[3]
dataOutL4[4] <= NoCSimp3_sw:inst3.dataOutL[4]
dataOutL4[5] <= NoCSimp3_sw:inst3.dataOutL[5]
dataOutL4[6] <= NoCSimp3_sw:inst3.dataOutL[6]
dataOutL4[7] <= NoCSimp3_sw:inst3.dataOutL[7]
dataOutL4[8] <= NoCSimp3_sw:inst3.dataOutL[8]
dataOutL4[9] <= NoCSimp3_sw:inst3.dataOutL[9]
dataOutL4[10] <= NoCSimp3_sw:inst3.dataOutL[10]
dataOutL4[11] <= NoCSimp3_sw:inst3.dataOutL[11]
dataOutL4[12] <= NoCSimp3_sw:inst3.dataOutL[12]
dataOutL4[13] <= NoCSimp3_sw:inst3.dataOutL[13]
dataOutL4[14] <= NoCSimp3_sw:inst3.dataOutL[14]
dataOutL4[15] <= NoCSimp3_sw:inst3.dataOutL[15]
dataOutL4[16] <= NoCSimp3_sw:inst3.dataOutL[16]
dataOutL4[17] <= NoCSimp3_sw:inst3.dataOutL[17]
dataOutL4[18] <= NoCSimp3_sw:inst3.dataOutL[18]
dataOutL4[19] <= NoCSimp3_sw:inst3.dataOutL[19]
dataOutL4[20] <= NoCSimp3_sw:inst3.dataOutL[20]
dataOutL4[21] <= NoCSimp3_sw:inst3.dataOutL[21]
dataOutL4[22] <= NoCSimp3_sw:inst3.dataOutL[22]
dataOutL4[23] <= NoCSimp3_sw:inst3.dataOutL[23]
dataOutL4[24] <= NoCSimp3_sw:inst3.dataOutL[24]
dataOutL4[25] <= NoCSimp3_sw:inst3.dataOutL[25]
dataOutL4[26] <= NoCSimp3_sw:inst3.dataOutL[26]
dataOutL4[27] <= NoCSimp3_sw:inst3.dataOutL[27]
dataOutL4[28] <= NoCSimp3_sw:inst3.dataOutL[28]
dataOutL4[29] <= NoCSimp3_sw:inst3.dataOutL[29]
dataOutL4[30] <= NoCSimp3_sw:inst3.dataOutL[30]
dataOutL4[31] <= NoCSimp3_sw:inst3.dataOutL[31]
dataOutL4[32] <= NoCSimp3_sw:inst3.dataOutL[32]
dataOutL4[33] <= NoCSimp3_sw:inst3.dataOutL[33]
dataOutL4[34] <= NoCSimp3_sw:inst3.dataOutL[34]
dataOutL4[35] <= NoCSimp3_sw:inst3.dataOutL[35]
dataOutL4[36] <= NoCSimp3_sw:inst3.dataOutL[36]
dataOutL5[0] <= NoCSimp3_sw:inst2.dataOutL[0]
dataOutL5[1] <= NoCSimp3_sw:inst2.dataOutL[1]
dataOutL5[2] <= NoCSimp3_sw:inst2.dataOutL[2]
dataOutL5[3] <= NoCSimp3_sw:inst2.dataOutL[3]
dataOutL5[4] <= NoCSimp3_sw:inst2.dataOutL[4]
dataOutL5[5] <= NoCSimp3_sw:inst2.dataOutL[5]
dataOutL5[6] <= NoCSimp3_sw:inst2.dataOutL[6]
dataOutL5[7] <= NoCSimp3_sw:inst2.dataOutL[7]
dataOutL5[8] <= NoCSimp3_sw:inst2.dataOutL[8]
dataOutL5[9] <= NoCSimp3_sw:inst2.dataOutL[9]
dataOutL5[10] <= NoCSimp3_sw:inst2.dataOutL[10]
dataOutL5[11] <= NoCSimp3_sw:inst2.dataOutL[11]
dataOutL5[12] <= NoCSimp3_sw:inst2.dataOutL[12]
dataOutL5[13] <= NoCSimp3_sw:inst2.dataOutL[13]
dataOutL5[14] <= NoCSimp3_sw:inst2.dataOutL[14]
dataOutL5[15] <= NoCSimp3_sw:inst2.dataOutL[15]
dataOutL5[16] <= NoCSimp3_sw:inst2.dataOutL[16]
dataOutL5[17] <= NoCSimp3_sw:inst2.dataOutL[17]
dataOutL5[18] <= NoCSimp3_sw:inst2.dataOutL[18]
dataOutL5[19] <= NoCSimp3_sw:inst2.dataOutL[19]
dataOutL5[20] <= NoCSimp3_sw:inst2.dataOutL[20]
dataOutL5[21] <= NoCSimp3_sw:inst2.dataOutL[21]
dataOutL5[22] <= NoCSimp3_sw:inst2.dataOutL[22]
dataOutL5[23] <= NoCSimp3_sw:inst2.dataOutL[23]
dataOutL5[24] <= NoCSimp3_sw:inst2.dataOutL[24]
dataOutL5[25] <= NoCSimp3_sw:inst2.dataOutL[25]
dataOutL5[26] <= NoCSimp3_sw:inst2.dataOutL[26]
dataOutL5[27] <= NoCSimp3_sw:inst2.dataOutL[27]
dataOutL5[28] <= NoCSimp3_sw:inst2.dataOutL[28]
dataOutL5[29] <= NoCSimp3_sw:inst2.dataOutL[29]
dataOutL5[30] <= NoCSimp3_sw:inst2.dataOutL[30]
dataOutL5[31] <= NoCSimp3_sw:inst2.dataOutL[31]
dataOutL5[32] <= NoCSimp3_sw:inst2.dataOutL[32]
dataOutL5[33] <= NoCSimp3_sw:inst2.dataOutL[33]
dataOutL5[34] <= NoCSimp3_sw:inst2.dataOutL[34]
dataOutL5[35] <= NoCSimp3_sw:inst2.dataOutL[35]
dataOutL5[36] <= NoCSimp3_sw:inst2.dataOutL[36]
dataOutL6[0] <= NoCSimp3_sw:sw6.dataOutL[0]
dataOutL6[1] <= NoCSimp3_sw:sw6.dataOutL[1]
dataOutL6[2] <= NoCSimp3_sw:sw6.dataOutL[2]
dataOutL6[3] <= NoCSimp3_sw:sw6.dataOutL[3]
dataOutL6[4] <= NoCSimp3_sw:sw6.dataOutL[4]
dataOutL6[5] <= NoCSimp3_sw:sw6.dataOutL[5]
dataOutL6[6] <= NoCSimp3_sw:sw6.dataOutL[6]
dataOutL6[7] <= NoCSimp3_sw:sw6.dataOutL[7]
dataOutL6[8] <= NoCSimp3_sw:sw6.dataOutL[8]
dataOutL6[9] <= NoCSimp3_sw:sw6.dataOutL[9]
dataOutL6[10] <= NoCSimp3_sw:sw6.dataOutL[10]
dataOutL6[11] <= NoCSimp3_sw:sw6.dataOutL[11]
dataOutL6[12] <= NoCSimp3_sw:sw6.dataOutL[12]
dataOutL6[13] <= NoCSimp3_sw:sw6.dataOutL[13]
dataOutL6[14] <= NoCSimp3_sw:sw6.dataOutL[14]
dataOutL6[15] <= NoCSimp3_sw:sw6.dataOutL[15]
dataOutL6[16] <= NoCSimp3_sw:sw6.dataOutL[16]
dataOutL6[17] <= NoCSimp3_sw:sw6.dataOutL[17]
dataOutL6[18] <= NoCSimp3_sw:sw6.dataOutL[18]
dataOutL6[19] <= NoCSimp3_sw:sw6.dataOutL[19]
dataOutL6[20] <= NoCSimp3_sw:sw6.dataOutL[20]
dataOutL6[21] <= NoCSimp3_sw:sw6.dataOutL[21]
dataOutL6[22] <= NoCSimp3_sw:sw6.dataOutL[22]
dataOutL6[23] <= NoCSimp3_sw:sw6.dataOutL[23]
dataOutL6[24] <= NoCSimp3_sw:sw6.dataOutL[24]
dataOutL6[25] <= NoCSimp3_sw:sw6.dataOutL[25]
dataOutL6[26] <= NoCSimp3_sw:sw6.dataOutL[26]
dataOutL6[27] <= NoCSimp3_sw:sw6.dataOutL[27]
dataOutL6[28] <= NoCSimp3_sw:sw6.dataOutL[28]
dataOutL6[29] <= NoCSimp3_sw:sw6.dataOutL[29]
dataOutL6[30] <= NoCSimp3_sw:sw6.dataOutL[30]
dataOutL6[31] <= NoCSimp3_sw:sw6.dataOutL[31]
dataOutL6[32] <= NoCSimp3_sw:sw6.dataOutL[32]
dataOutL6[33] <= NoCSimp3_sw:sw6.dataOutL[33]
dataOutL6[34] <= NoCSimp3_sw:sw6.dataOutL[34]
dataOutL6[35] <= NoCSimp3_sw:sw6.dataOutL[35]
dataOutL6[36] <= NoCSimp3_sw:sw6.dataOutL[36]
dataOutL7[0] <= NoCSimp3_sw:sw7.dataOutL[0]
dataOutL7[1] <= NoCSimp3_sw:sw7.dataOutL[1]
dataOutL7[2] <= NoCSimp3_sw:sw7.dataOutL[2]
dataOutL7[3] <= NoCSimp3_sw:sw7.dataOutL[3]
dataOutL7[4] <= NoCSimp3_sw:sw7.dataOutL[4]
dataOutL7[5] <= NoCSimp3_sw:sw7.dataOutL[5]
dataOutL7[6] <= NoCSimp3_sw:sw7.dataOutL[6]
dataOutL7[7] <= NoCSimp3_sw:sw7.dataOutL[7]
dataOutL7[8] <= NoCSimp3_sw:sw7.dataOutL[8]
dataOutL7[9] <= NoCSimp3_sw:sw7.dataOutL[9]
dataOutL7[10] <= NoCSimp3_sw:sw7.dataOutL[10]
dataOutL7[11] <= NoCSimp3_sw:sw7.dataOutL[11]
dataOutL7[12] <= NoCSimp3_sw:sw7.dataOutL[12]
dataOutL7[13] <= NoCSimp3_sw:sw7.dataOutL[13]
dataOutL7[14] <= NoCSimp3_sw:sw7.dataOutL[14]
dataOutL7[15] <= NoCSimp3_sw:sw7.dataOutL[15]
dataOutL7[16] <= NoCSimp3_sw:sw7.dataOutL[16]
dataOutL7[17] <= NoCSimp3_sw:sw7.dataOutL[17]
dataOutL7[18] <= NoCSimp3_sw:sw7.dataOutL[18]
dataOutL7[19] <= NoCSimp3_sw:sw7.dataOutL[19]
dataOutL7[20] <= NoCSimp3_sw:sw7.dataOutL[20]
dataOutL7[21] <= NoCSimp3_sw:sw7.dataOutL[21]
dataOutL7[22] <= NoCSimp3_sw:sw7.dataOutL[22]
dataOutL7[23] <= NoCSimp3_sw:sw7.dataOutL[23]
dataOutL7[24] <= NoCSimp3_sw:sw7.dataOutL[24]
dataOutL7[25] <= NoCSimp3_sw:sw7.dataOutL[25]
dataOutL7[26] <= NoCSimp3_sw:sw7.dataOutL[26]
dataOutL7[27] <= NoCSimp3_sw:sw7.dataOutL[27]
dataOutL7[28] <= NoCSimp3_sw:sw7.dataOutL[28]
dataOutL7[29] <= NoCSimp3_sw:sw7.dataOutL[29]
dataOutL7[30] <= NoCSimp3_sw:sw7.dataOutL[30]
dataOutL7[31] <= NoCSimp3_sw:sw7.dataOutL[31]
dataOutL7[32] <= NoCSimp3_sw:sw7.dataOutL[32]
dataOutL7[33] <= NoCSimp3_sw:sw7.dataOutL[33]
dataOutL7[34] <= NoCSimp3_sw:sw7.dataOutL[34]
dataOutL7[35] <= NoCSimp3_sw:sw7.dataOutL[35]
dataOutL7[36] <= NoCSimp3_sw:sw7.dataOutL[36]
dataOutL8[0] <= NoCSimp3_sw:inst1.dataOutL[0]
dataOutL8[1] <= NoCSimp3_sw:inst1.dataOutL[1]
dataOutL8[2] <= NoCSimp3_sw:inst1.dataOutL[2]
dataOutL8[3] <= NoCSimp3_sw:inst1.dataOutL[3]
dataOutL8[4] <= NoCSimp3_sw:inst1.dataOutL[4]
dataOutL8[5] <= NoCSimp3_sw:inst1.dataOutL[5]
dataOutL8[6] <= NoCSimp3_sw:inst1.dataOutL[6]
dataOutL8[7] <= NoCSimp3_sw:inst1.dataOutL[7]
dataOutL8[8] <= NoCSimp3_sw:inst1.dataOutL[8]
dataOutL8[9] <= NoCSimp3_sw:inst1.dataOutL[9]
dataOutL8[10] <= NoCSimp3_sw:inst1.dataOutL[10]
dataOutL8[11] <= NoCSimp3_sw:inst1.dataOutL[11]
dataOutL8[12] <= NoCSimp3_sw:inst1.dataOutL[12]
dataOutL8[13] <= NoCSimp3_sw:inst1.dataOutL[13]
dataOutL8[14] <= NoCSimp3_sw:inst1.dataOutL[14]
dataOutL8[15] <= NoCSimp3_sw:inst1.dataOutL[15]
dataOutL8[16] <= NoCSimp3_sw:inst1.dataOutL[16]
dataOutL8[17] <= NoCSimp3_sw:inst1.dataOutL[17]
dataOutL8[18] <= NoCSimp3_sw:inst1.dataOutL[18]
dataOutL8[19] <= NoCSimp3_sw:inst1.dataOutL[19]
dataOutL8[20] <= NoCSimp3_sw:inst1.dataOutL[20]
dataOutL8[21] <= NoCSimp3_sw:inst1.dataOutL[21]
dataOutL8[22] <= NoCSimp3_sw:inst1.dataOutL[22]
dataOutL8[23] <= NoCSimp3_sw:inst1.dataOutL[23]
dataOutL8[24] <= NoCSimp3_sw:inst1.dataOutL[24]
dataOutL8[25] <= NoCSimp3_sw:inst1.dataOutL[25]
dataOutL8[26] <= NoCSimp3_sw:inst1.dataOutL[26]
dataOutL8[27] <= NoCSimp3_sw:inst1.dataOutL[27]
dataOutL8[28] <= NoCSimp3_sw:inst1.dataOutL[28]
dataOutL8[29] <= NoCSimp3_sw:inst1.dataOutL[29]
dataOutL8[30] <= NoCSimp3_sw:inst1.dataOutL[30]
dataOutL8[31] <= NoCSimp3_sw:inst1.dataOutL[31]
dataOutL8[32] <= NoCSimp3_sw:inst1.dataOutL[32]
dataOutL8[33] <= NoCSimp3_sw:inst1.dataOutL[33]
dataOutL8[34] <= NoCSimp3_sw:inst1.dataOutL[34]
dataOutL8[35] <= NoCSimp3_sw:inst1.dataOutL[35]
dataOutL8[36] <= NoCSimp3_sw:inst1.dataOutL[36]
dataOutL9[0] <= NoCSimp3_sw:inst4.dataOutL[0]
dataOutL9[1] <= NoCSimp3_sw:inst4.dataOutL[1]
dataOutL9[2] <= NoCSimp3_sw:inst4.dataOutL[2]
dataOutL9[3] <= NoCSimp3_sw:inst4.dataOutL[3]
dataOutL9[4] <= NoCSimp3_sw:inst4.dataOutL[4]
dataOutL9[5] <= NoCSimp3_sw:inst4.dataOutL[5]
dataOutL9[6] <= NoCSimp3_sw:inst4.dataOutL[6]
dataOutL9[7] <= NoCSimp3_sw:inst4.dataOutL[7]
dataOutL9[8] <= NoCSimp3_sw:inst4.dataOutL[8]
dataOutL9[9] <= NoCSimp3_sw:inst4.dataOutL[9]
dataOutL9[10] <= NoCSimp3_sw:inst4.dataOutL[10]
dataOutL9[11] <= NoCSimp3_sw:inst4.dataOutL[11]
dataOutL9[12] <= NoCSimp3_sw:inst4.dataOutL[12]
dataOutL9[13] <= NoCSimp3_sw:inst4.dataOutL[13]
dataOutL9[14] <= NoCSimp3_sw:inst4.dataOutL[14]
dataOutL9[15] <= NoCSimp3_sw:inst4.dataOutL[15]
dataOutL9[16] <= NoCSimp3_sw:inst4.dataOutL[16]
dataOutL9[17] <= NoCSimp3_sw:inst4.dataOutL[17]
dataOutL9[18] <= NoCSimp3_sw:inst4.dataOutL[18]
dataOutL9[19] <= NoCSimp3_sw:inst4.dataOutL[19]
dataOutL9[20] <= NoCSimp3_sw:inst4.dataOutL[20]
dataOutL9[21] <= NoCSimp3_sw:inst4.dataOutL[21]
dataOutL9[22] <= NoCSimp3_sw:inst4.dataOutL[22]
dataOutL9[23] <= NoCSimp3_sw:inst4.dataOutL[23]
dataOutL9[24] <= NoCSimp3_sw:inst4.dataOutL[24]
dataOutL9[25] <= NoCSimp3_sw:inst4.dataOutL[25]
dataOutL9[26] <= NoCSimp3_sw:inst4.dataOutL[26]
dataOutL9[27] <= NoCSimp3_sw:inst4.dataOutL[27]
dataOutL9[28] <= NoCSimp3_sw:inst4.dataOutL[28]
dataOutL9[29] <= NoCSimp3_sw:inst4.dataOutL[29]
dataOutL9[30] <= NoCSimp3_sw:inst4.dataOutL[30]
dataOutL9[31] <= NoCSimp3_sw:inst4.dataOutL[31]
dataOutL9[32] <= NoCSimp3_sw:inst4.dataOutL[32]
dataOutL9[33] <= NoCSimp3_sw:inst4.dataOutL[33]
dataOutL9[34] <= NoCSimp3_sw:inst4.dataOutL[34]
dataOutL9[35] <= NoCSimp3_sw:inst4.dataOutL[35]
dataOutL9[36] <= NoCSimp3_sw:inst4.dataOutL[36]


|4sw_1|NoCSimp3_sw:sw6
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:sw6|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:sw6|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:sw6|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw6|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:sw1
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:sw1|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:sw1|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:sw1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw1|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:sw2
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:sw2|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:sw2|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:sw2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw2|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:inst
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:inst|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:inst|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:inst|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:inst3
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:inst3|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:inst3|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:inst3|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst3|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:inst2
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:inst2|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:inst2|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:inst2|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst2|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:inst5
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:inst5|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:inst5|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:inst5|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst5|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:inst4
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:inst4|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:inst4|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:inst4|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst4|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:inst1
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:inst1|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:inst1|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:inst1|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:inst1|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


|4sw_1|NoCSimp3_sw:sw7
Inw_L <= InPort:Input.Inw_L
Inr_L => InPort:Input.Inr_L
Inr_N => InPort:Input.Inr_N
Inr_E => InPort:Input.Inr_E
Inr_S => InPort:Input.Inr_S
Inr_W => InPort:Input.Inr_W
clck => InPort:Input.clk
clck => OutPort:Output.clk
clck => fifo:inst.clock
Outw_L => OutPort:Output.Outw_L
Outw_N => OutPort:Output.Outw_N
Outw_E => OutPort:Output.Outw_E
Outw_S => OutPort:Output.Outw_S
Outw_W => OutPort:Output.Outw_W
reset => OutPort:Output.reset
reset => fifo:inst.aclr
reset => InPort:Input.reset
dataInE[0] => InPort:Input.dataE[0]
dataInE[1] => InPort:Input.dataE[1]
dataInE[2] => InPort:Input.dataE[2]
dataInE[3] => InPort:Input.dataE[3]
dataInE[4] => InPort:Input.dataE[4]
dataInE[5] => InPort:Input.dataE[5]
dataInE[6] => InPort:Input.dataE[6]
dataInE[7] => InPort:Input.dataE[7]
dataInE[8] => InPort:Input.dataE[8]
dataInE[9] => InPort:Input.dataE[9]
dataInE[10] => InPort:Input.dataE[10]
dataInE[11] => InPort:Input.dataE[11]
dataInE[12] => InPort:Input.dataE[12]
dataInE[13] => InPort:Input.dataE[13]
dataInE[14] => InPort:Input.dataE[14]
dataInE[15] => InPort:Input.dataE[15]
dataInE[16] => InPort:Input.dataE[16]
dataInE[17] => InPort:Input.dataE[17]
dataInE[18] => InPort:Input.dataE[18]
dataInE[19] => InPort:Input.dataE[19]
dataInE[20] => InPort:Input.dataE[20]
dataInE[21] => InPort:Input.dataE[21]
dataInE[22] => InPort:Input.dataE[22]
dataInE[23] => InPort:Input.dataE[23]
dataInE[24] => InPort:Input.dataE[24]
dataInE[25] => InPort:Input.dataE[25]
dataInE[26] => InPort:Input.dataE[26]
dataInE[27] => InPort:Input.dataE[27]
dataInE[28] => InPort:Input.dataE[28]
dataInE[29] => InPort:Input.dataE[29]
dataInE[30] => InPort:Input.dataE[30]
dataInE[31] => InPort:Input.dataE[31]
dataInE[32] => InPort:Input.dataE[32]
dataInE[33] => InPort:Input.dataE[33]
dataInE[34] => InPort:Input.dataE[34]
dataInE[35] => InPort:Input.dataE[35]
dataInE[36] => InPort:Input.dataE[36]
dataInL[0] => InPort:Input.dataL[0]
dataInL[1] => InPort:Input.dataL[1]
dataInL[2] => InPort:Input.dataL[2]
dataInL[3] => InPort:Input.dataL[3]
dataInL[4] => InPort:Input.dataL[4]
dataInL[5] => InPort:Input.dataL[5]
dataInL[6] => InPort:Input.dataL[6]
dataInL[7] => InPort:Input.dataL[7]
dataInL[8] => InPort:Input.dataL[8]
dataInL[9] => InPort:Input.dataL[9]
dataInL[10] => InPort:Input.dataL[10]
dataInL[11] => InPort:Input.dataL[11]
dataInL[12] => InPort:Input.dataL[12]
dataInL[13] => InPort:Input.dataL[13]
dataInL[14] => InPort:Input.dataL[14]
dataInL[15] => InPort:Input.dataL[15]
dataInL[16] => InPort:Input.dataL[16]
dataInL[17] => InPort:Input.dataL[17]
dataInL[18] => InPort:Input.dataL[18]
dataInL[19] => InPort:Input.dataL[19]
dataInL[20] => InPort:Input.dataL[20]
dataInL[21] => InPort:Input.dataL[21]
dataInL[22] => InPort:Input.dataL[22]
dataInL[23] => InPort:Input.dataL[23]
dataInL[24] => InPort:Input.dataL[24]
dataInL[25] => InPort:Input.dataL[25]
dataInL[26] => InPort:Input.dataL[26]
dataInL[27] => InPort:Input.dataL[27]
dataInL[28] => InPort:Input.dataL[28]
dataInL[29] => InPort:Input.dataL[29]
dataInL[30] => InPort:Input.dataL[30]
dataInL[31] => InPort:Input.dataL[31]
dataInL[32] => InPort:Input.dataL[32]
dataInL[33] => InPort:Input.dataL[33]
dataInL[34] => InPort:Input.dataL[34]
dataInL[35] => InPort:Input.dataL[35]
dataInL[36] => InPort:Input.dataL[36]
dataInN[0] => InPort:Input.dataN[0]
dataInN[1] => InPort:Input.dataN[1]
dataInN[2] => InPort:Input.dataN[2]
dataInN[3] => InPort:Input.dataN[3]
dataInN[4] => InPort:Input.dataN[4]
dataInN[5] => InPort:Input.dataN[5]
dataInN[6] => InPort:Input.dataN[6]
dataInN[7] => InPort:Input.dataN[7]
dataInN[8] => InPort:Input.dataN[8]
dataInN[9] => InPort:Input.dataN[9]
dataInN[10] => InPort:Input.dataN[10]
dataInN[11] => InPort:Input.dataN[11]
dataInN[12] => InPort:Input.dataN[12]
dataInN[13] => InPort:Input.dataN[13]
dataInN[14] => InPort:Input.dataN[14]
dataInN[15] => InPort:Input.dataN[15]
dataInN[16] => InPort:Input.dataN[16]
dataInN[17] => InPort:Input.dataN[17]
dataInN[18] => InPort:Input.dataN[18]
dataInN[19] => InPort:Input.dataN[19]
dataInN[20] => InPort:Input.dataN[20]
dataInN[21] => InPort:Input.dataN[21]
dataInN[22] => InPort:Input.dataN[22]
dataInN[23] => InPort:Input.dataN[23]
dataInN[24] => InPort:Input.dataN[24]
dataInN[25] => InPort:Input.dataN[25]
dataInN[26] => InPort:Input.dataN[26]
dataInN[27] => InPort:Input.dataN[27]
dataInN[28] => InPort:Input.dataN[28]
dataInN[29] => InPort:Input.dataN[29]
dataInN[30] => InPort:Input.dataN[30]
dataInN[31] => InPort:Input.dataN[31]
dataInN[32] => InPort:Input.dataN[32]
dataInN[33] => InPort:Input.dataN[33]
dataInN[34] => InPort:Input.dataN[34]
dataInN[35] => InPort:Input.dataN[35]
dataInN[36] => InPort:Input.dataN[36]
dataInS[0] => InPort:Input.dataS[0]
dataInS[1] => InPort:Input.dataS[1]
dataInS[2] => InPort:Input.dataS[2]
dataInS[3] => InPort:Input.dataS[3]
dataInS[4] => InPort:Input.dataS[4]
dataInS[5] => InPort:Input.dataS[5]
dataInS[6] => InPort:Input.dataS[6]
dataInS[7] => InPort:Input.dataS[7]
dataInS[8] => InPort:Input.dataS[8]
dataInS[9] => InPort:Input.dataS[9]
dataInS[10] => InPort:Input.dataS[10]
dataInS[11] => InPort:Input.dataS[11]
dataInS[12] => InPort:Input.dataS[12]
dataInS[13] => InPort:Input.dataS[13]
dataInS[14] => InPort:Input.dataS[14]
dataInS[15] => InPort:Input.dataS[15]
dataInS[16] => InPort:Input.dataS[16]
dataInS[17] => InPort:Input.dataS[17]
dataInS[18] => InPort:Input.dataS[18]
dataInS[19] => InPort:Input.dataS[19]
dataInS[20] => InPort:Input.dataS[20]
dataInS[21] => InPort:Input.dataS[21]
dataInS[22] => InPort:Input.dataS[22]
dataInS[23] => InPort:Input.dataS[23]
dataInS[24] => InPort:Input.dataS[24]
dataInS[25] => InPort:Input.dataS[25]
dataInS[26] => InPort:Input.dataS[26]
dataInS[27] => InPort:Input.dataS[27]
dataInS[28] => InPort:Input.dataS[28]
dataInS[29] => InPort:Input.dataS[29]
dataInS[30] => InPort:Input.dataS[30]
dataInS[31] => InPort:Input.dataS[31]
dataInS[32] => InPort:Input.dataS[32]
dataInS[33] => InPort:Input.dataS[33]
dataInS[34] => InPort:Input.dataS[34]
dataInS[35] => InPort:Input.dataS[35]
dataInS[36] => InPort:Input.dataS[36]
dataInW[0] => InPort:Input.dataW[0]
dataInW[1] => InPort:Input.dataW[1]
dataInW[2] => InPort:Input.dataW[2]
dataInW[3] => InPort:Input.dataW[3]
dataInW[4] => InPort:Input.dataW[4]
dataInW[5] => InPort:Input.dataW[5]
dataInW[6] => InPort:Input.dataW[6]
dataInW[7] => InPort:Input.dataW[7]
dataInW[8] => InPort:Input.dataW[8]
dataInW[9] => InPort:Input.dataW[9]
dataInW[10] => InPort:Input.dataW[10]
dataInW[11] => InPort:Input.dataW[11]
dataInW[12] => InPort:Input.dataW[12]
dataInW[13] => InPort:Input.dataW[13]
dataInW[14] => InPort:Input.dataW[14]
dataInW[15] => InPort:Input.dataW[15]
dataInW[16] => InPort:Input.dataW[16]
dataInW[17] => InPort:Input.dataW[17]
dataInW[18] => InPort:Input.dataW[18]
dataInW[19] => InPort:Input.dataW[19]
dataInW[20] => InPort:Input.dataW[20]
dataInW[21] => InPort:Input.dataW[21]
dataInW[22] => InPort:Input.dataW[22]
dataInW[23] => InPort:Input.dataW[23]
dataInW[24] => InPort:Input.dataW[24]
dataInW[25] => InPort:Input.dataW[25]
dataInW[26] => InPort:Input.dataW[26]
dataInW[27] => InPort:Input.dataW[27]
dataInW[28] => InPort:Input.dataW[28]
dataInW[29] => InPort:Input.dataW[29]
dataInW[30] => InPort:Input.dataW[30]
dataInW[31] => InPort:Input.dataW[31]
dataInW[32] => InPort:Input.dataW[32]
dataInW[33] => InPort:Input.dataW[33]
dataInW[34] => InPort:Input.dataW[34]
dataInW[35] => InPort:Input.dataW[35]
dataInW[36] => InPort:Input.dataW[36]
Inw_N <= InPort:Input.Inw_N
Inw_E <= InPort:Input.Inw_E
Inw_S <= InPort:Input.Inw_S
Inw_W <= InPort:Input.Inw_W
Outr_L <= OutPort:Output.Outr_L
Outr_N <= OutPort:Output.Outr_N
Outr_E <= OutPort:Output.Outr_E
Outr_S <= OutPort:Output.Outr_S
Outr_W <= OutPort:Output.Outr_W
dataOutE[0] <= OutPort:Output.dataOutE[0]
dataOutE[1] <= OutPort:Output.dataOutE[1]
dataOutE[2] <= OutPort:Output.dataOutE[2]
dataOutE[3] <= OutPort:Output.dataOutE[3]
dataOutE[4] <= OutPort:Output.dataOutE[4]
dataOutE[5] <= OutPort:Output.dataOutE[5]
dataOutE[6] <= OutPort:Output.dataOutE[6]
dataOutE[7] <= OutPort:Output.dataOutE[7]
dataOutE[8] <= OutPort:Output.dataOutE[8]
dataOutE[9] <= OutPort:Output.dataOutE[9]
dataOutE[10] <= OutPort:Output.dataOutE[10]
dataOutE[11] <= OutPort:Output.dataOutE[11]
dataOutE[12] <= OutPort:Output.dataOutE[12]
dataOutE[13] <= OutPort:Output.dataOutE[13]
dataOutE[14] <= OutPort:Output.dataOutE[14]
dataOutE[15] <= OutPort:Output.dataOutE[15]
dataOutE[16] <= OutPort:Output.dataOutE[16]
dataOutE[17] <= OutPort:Output.dataOutE[17]
dataOutE[18] <= OutPort:Output.dataOutE[18]
dataOutE[19] <= OutPort:Output.dataOutE[19]
dataOutE[20] <= OutPort:Output.dataOutE[20]
dataOutE[21] <= OutPort:Output.dataOutE[21]
dataOutE[22] <= OutPort:Output.dataOutE[22]
dataOutE[23] <= OutPort:Output.dataOutE[23]
dataOutE[24] <= OutPort:Output.dataOutE[24]
dataOutE[25] <= OutPort:Output.dataOutE[25]
dataOutE[26] <= OutPort:Output.dataOutE[26]
dataOutE[27] <= OutPort:Output.dataOutE[27]
dataOutE[28] <= OutPort:Output.dataOutE[28]
dataOutE[29] <= OutPort:Output.dataOutE[29]
dataOutE[30] <= OutPort:Output.dataOutE[30]
dataOutE[31] <= OutPort:Output.dataOutE[31]
dataOutE[32] <= OutPort:Output.dataOutE[32]
dataOutE[33] <= OutPort:Output.dataOutE[33]
dataOutE[34] <= OutPort:Output.dataOutE[34]
dataOutE[35] <= OutPort:Output.dataOutE[35]
dataOutE[36] <= OutPort:Output.dataOutE[36]
dataOutL[0] <= OutPort:Output.dataOutL[0]
dataOutL[1] <= OutPort:Output.dataOutL[1]
dataOutL[2] <= OutPort:Output.dataOutL[2]
dataOutL[3] <= OutPort:Output.dataOutL[3]
dataOutL[4] <= OutPort:Output.dataOutL[4]
dataOutL[5] <= OutPort:Output.dataOutL[5]
dataOutL[6] <= OutPort:Output.dataOutL[6]
dataOutL[7] <= OutPort:Output.dataOutL[7]
dataOutL[8] <= OutPort:Output.dataOutL[8]
dataOutL[9] <= OutPort:Output.dataOutL[9]
dataOutL[10] <= OutPort:Output.dataOutL[10]
dataOutL[11] <= OutPort:Output.dataOutL[11]
dataOutL[12] <= OutPort:Output.dataOutL[12]
dataOutL[13] <= OutPort:Output.dataOutL[13]
dataOutL[14] <= OutPort:Output.dataOutL[14]
dataOutL[15] <= OutPort:Output.dataOutL[15]
dataOutL[16] <= OutPort:Output.dataOutL[16]
dataOutL[17] <= OutPort:Output.dataOutL[17]
dataOutL[18] <= OutPort:Output.dataOutL[18]
dataOutL[19] <= OutPort:Output.dataOutL[19]
dataOutL[20] <= OutPort:Output.dataOutL[20]
dataOutL[21] <= OutPort:Output.dataOutL[21]
dataOutL[22] <= OutPort:Output.dataOutL[22]
dataOutL[23] <= OutPort:Output.dataOutL[23]
dataOutL[24] <= OutPort:Output.dataOutL[24]
dataOutL[25] <= OutPort:Output.dataOutL[25]
dataOutL[26] <= OutPort:Output.dataOutL[26]
dataOutL[27] <= OutPort:Output.dataOutL[27]
dataOutL[28] <= OutPort:Output.dataOutL[28]
dataOutL[29] <= OutPort:Output.dataOutL[29]
dataOutL[30] <= OutPort:Output.dataOutL[30]
dataOutL[31] <= OutPort:Output.dataOutL[31]
dataOutL[32] <= OutPort:Output.dataOutL[32]
dataOutL[33] <= OutPort:Output.dataOutL[33]
dataOutL[34] <= OutPort:Output.dataOutL[34]
dataOutL[35] <= OutPort:Output.dataOutL[35]
dataOutL[36] <= OutPort:Output.dataOutL[36]
dataOutN[0] <= OutPort:Output.dataOutN[0]
dataOutN[1] <= OutPort:Output.dataOutN[1]
dataOutN[2] <= OutPort:Output.dataOutN[2]
dataOutN[3] <= OutPort:Output.dataOutN[3]
dataOutN[4] <= OutPort:Output.dataOutN[4]
dataOutN[5] <= OutPort:Output.dataOutN[5]
dataOutN[6] <= OutPort:Output.dataOutN[6]
dataOutN[7] <= OutPort:Output.dataOutN[7]
dataOutN[8] <= OutPort:Output.dataOutN[8]
dataOutN[9] <= OutPort:Output.dataOutN[9]
dataOutN[10] <= OutPort:Output.dataOutN[10]
dataOutN[11] <= OutPort:Output.dataOutN[11]
dataOutN[12] <= OutPort:Output.dataOutN[12]
dataOutN[13] <= OutPort:Output.dataOutN[13]
dataOutN[14] <= OutPort:Output.dataOutN[14]
dataOutN[15] <= OutPort:Output.dataOutN[15]
dataOutN[16] <= OutPort:Output.dataOutN[16]
dataOutN[17] <= OutPort:Output.dataOutN[17]
dataOutN[18] <= OutPort:Output.dataOutN[18]
dataOutN[19] <= OutPort:Output.dataOutN[19]
dataOutN[20] <= OutPort:Output.dataOutN[20]
dataOutN[21] <= OutPort:Output.dataOutN[21]
dataOutN[22] <= OutPort:Output.dataOutN[22]
dataOutN[23] <= OutPort:Output.dataOutN[23]
dataOutN[24] <= OutPort:Output.dataOutN[24]
dataOutN[25] <= OutPort:Output.dataOutN[25]
dataOutN[26] <= OutPort:Output.dataOutN[26]
dataOutN[27] <= OutPort:Output.dataOutN[27]
dataOutN[28] <= OutPort:Output.dataOutN[28]
dataOutN[29] <= OutPort:Output.dataOutN[29]
dataOutN[30] <= OutPort:Output.dataOutN[30]
dataOutN[31] <= OutPort:Output.dataOutN[31]
dataOutN[32] <= OutPort:Output.dataOutN[32]
dataOutN[33] <= OutPort:Output.dataOutN[33]
dataOutN[34] <= OutPort:Output.dataOutN[34]
dataOutN[35] <= OutPort:Output.dataOutN[35]
dataOutN[36] <= OutPort:Output.dataOutN[36]
dataOutS[0] <= OutPort:Output.dataOutS[0]
dataOutS[1] <= OutPort:Output.dataOutS[1]
dataOutS[2] <= OutPort:Output.dataOutS[2]
dataOutS[3] <= OutPort:Output.dataOutS[3]
dataOutS[4] <= OutPort:Output.dataOutS[4]
dataOutS[5] <= OutPort:Output.dataOutS[5]
dataOutS[6] <= OutPort:Output.dataOutS[6]
dataOutS[7] <= OutPort:Output.dataOutS[7]
dataOutS[8] <= OutPort:Output.dataOutS[8]
dataOutS[9] <= OutPort:Output.dataOutS[9]
dataOutS[10] <= OutPort:Output.dataOutS[10]
dataOutS[11] <= OutPort:Output.dataOutS[11]
dataOutS[12] <= OutPort:Output.dataOutS[12]
dataOutS[13] <= OutPort:Output.dataOutS[13]
dataOutS[14] <= OutPort:Output.dataOutS[14]
dataOutS[15] <= OutPort:Output.dataOutS[15]
dataOutS[16] <= OutPort:Output.dataOutS[16]
dataOutS[17] <= OutPort:Output.dataOutS[17]
dataOutS[18] <= OutPort:Output.dataOutS[18]
dataOutS[19] <= OutPort:Output.dataOutS[19]
dataOutS[20] <= OutPort:Output.dataOutS[20]
dataOutS[21] <= OutPort:Output.dataOutS[21]
dataOutS[22] <= OutPort:Output.dataOutS[22]
dataOutS[23] <= OutPort:Output.dataOutS[23]
dataOutS[24] <= OutPort:Output.dataOutS[24]
dataOutS[25] <= OutPort:Output.dataOutS[25]
dataOutS[26] <= OutPort:Output.dataOutS[26]
dataOutS[27] <= OutPort:Output.dataOutS[27]
dataOutS[28] <= OutPort:Output.dataOutS[28]
dataOutS[29] <= OutPort:Output.dataOutS[29]
dataOutS[30] <= OutPort:Output.dataOutS[30]
dataOutS[31] <= OutPort:Output.dataOutS[31]
dataOutS[32] <= OutPort:Output.dataOutS[32]
dataOutS[33] <= OutPort:Output.dataOutS[33]
dataOutS[34] <= OutPort:Output.dataOutS[34]
dataOutS[35] <= OutPort:Output.dataOutS[35]
dataOutS[36] <= OutPort:Output.dataOutS[36]
dataOutW[0] <= OutPort:Output.dataOutW[0]
dataOutW[1] <= OutPort:Output.dataOutW[1]
dataOutW[2] <= OutPort:Output.dataOutW[2]
dataOutW[3] <= OutPort:Output.dataOutW[3]
dataOutW[4] <= OutPort:Output.dataOutW[4]
dataOutW[5] <= OutPort:Output.dataOutW[5]
dataOutW[6] <= OutPort:Output.dataOutW[6]
dataOutW[7] <= OutPort:Output.dataOutW[7]
dataOutW[8] <= OutPort:Output.dataOutW[8]
dataOutW[9] <= OutPort:Output.dataOutW[9]
dataOutW[10] <= OutPort:Output.dataOutW[10]
dataOutW[11] <= OutPort:Output.dataOutW[11]
dataOutW[12] <= OutPort:Output.dataOutW[12]
dataOutW[13] <= OutPort:Output.dataOutW[13]
dataOutW[14] <= OutPort:Output.dataOutW[14]
dataOutW[15] <= OutPort:Output.dataOutW[15]
dataOutW[16] <= OutPort:Output.dataOutW[16]
dataOutW[17] <= OutPort:Output.dataOutW[17]
dataOutW[18] <= OutPort:Output.dataOutW[18]
dataOutW[19] <= OutPort:Output.dataOutW[19]
dataOutW[20] <= OutPort:Output.dataOutW[20]
dataOutW[21] <= OutPort:Output.dataOutW[21]
dataOutW[22] <= OutPort:Output.dataOutW[22]
dataOutW[23] <= OutPort:Output.dataOutW[23]
dataOutW[24] <= OutPort:Output.dataOutW[24]
dataOutW[25] <= OutPort:Output.dataOutW[25]
dataOutW[26] <= OutPort:Output.dataOutW[26]
dataOutW[27] <= OutPort:Output.dataOutW[27]
dataOutW[28] <= OutPort:Output.dataOutW[28]
dataOutW[29] <= OutPort:Output.dataOutW[29]
dataOutW[30] <= OutPort:Output.dataOutW[30]
dataOutW[31] <= OutPort:Output.dataOutW[31]
dataOutW[32] <= OutPort:Output.dataOutW[32]
dataOutW[33] <= OutPort:Output.dataOutW[33]
dataOutW[34] <= OutPort:Output.dataOutW[34]
dataOutW[35] <= OutPort:Output.dataOutW[35]
dataOutW[36] <= OutPort:Output.dataOutW[36]


|4sw_1|NoCSimp3_sw:sw7|InPort:Input
dataE[0] => Mux38.IN3
dataE[1] => Mux37.IN3
dataE[2] => Mux36.IN3
dataE[3] => Mux35.IN3
dataE[4] => Mux34.IN3
dataE[5] => Mux33.IN3
dataE[6] => Mux32.IN3
dataE[7] => Mux31.IN3
dataE[8] => Mux30.IN3
dataE[9] => Mux29.IN3
dataE[10] => Mux28.IN3
dataE[11] => Mux27.IN3
dataE[12] => Mux26.IN3
dataE[13] => Mux25.IN3
dataE[14] => Mux24.IN3
dataE[15] => Mux23.IN3
dataE[16] => Mux22.IN3
dataE[17] => Mux21.IN3
dataE[18] => Mux20.IN3
dataE[19] => Mux19.IN3
dataE[20] => Mux18.IN3
dataE[21] => Mux17.IN3
dataE[22] => Mux16.IN3
dataE[23] => Mux15.IN3
dataE[24] => Mux14.IN3
dataE[25] => Mux13.IN3
dataE[26] => Mux12.IN3
dataE[27] => Mux11.IN3
dataE[28] => Mux10.IN3
dataE[29] => Mux9.IN3
dataE[30] => Mux8.IN3
dataE[31] => Mux7.IN3
dataE[32] => Mux6.IN3
dataE[33] => Mux5.IN3
dataE[34] => Mux4.IN3
dataE[35] => Mux3.IN3
dataE[36] => Mux2.IN3
dataW[0] => Mux38.IN4
dataW[1] => Mux37.IN4
dataW[2] => Mux36.IN4
dataW[3] => Mux35.IN4
dataW[4] => Mux34.IN4
dataW[5] => Mux33.IN4
dataW[6] => Mux32.IN4
dataW[7] => Mux31.IN4
dataW[8] => Mux30.IN4
dataW[9] => Mux29.IN4
dataW[10] => Mux28.IN4
dataW[11] => Mux27.IN4
dataW[12] => Mux26.IN4
dataW[13] => Mux25.IN4
dataW[14] => Mux24.IN4
dataW[15] => Mux23.IN4
dataW[16] => Mux22.IN4
dataW[17] => Mux21.IN4
dataW[18] => Mux20.IN4
dataW[19] => Mux19.IN4
dataW[20] => Mux18.IN4
dataW[21] => Mux17.IN4
dataW[22] => Mux16.IN4
dataW[23] => Mux15.IN4
dataW[24] => Mux14.IN4
dataW[25] => Mux13.IN4
dataW[26] => Mux12.IN4
dataW[27] => Mux11.IN4
dataW[28] => Mux10.IN4
dataW[29] => Mux9.IN4
dataW[30] => Mux8.IN4
dataW[31] => Mux7.IN4
dataW[32] => Mux6.IN4
dataW[33] => Mux5.IN4
dataW[34] => Mux4.IN4
dataW[35] => Mux3.IN4
dataW[36] => Mux2.IN4
dataS[0] => Mux38.IN5
dataS[1] => Mux37.IN5
dataS[2] => Mux36.IN5
dataS[3] => Mux35.IN5
dataS[4] => Mux34.IN5
dataS[5] => Mux33.IN5
dataS[6] => Mux32.IN5
dataS[7] => Mux31.IN5
dataS[8] => Mux30.IN5
dataS[9] => Mux29.IN5
dataS[10] => Mux28.IN5
dataS[11] => Mux27.IN5
dataS[12] => Mux26.IN5
dataS[13] => Mux25.IN5
dataS[14] => Mux24.IN5
dataS[15] => Mux23.IN5
dataS[16] => Mux22.IN5
dataS[17] => Mux21.IN5
dataS[18] => Mux20.IN5
dataS[19] => Mux19.IN5
dataS[20] => Mux18.IN5
dataS[21] => Mux17.IN5
dataS[22] => Mux16.IN5
dataS[23] => Mux15.IN5
dataS[24] => Mux14.IN5
dataS[25] => Mux13.IN5
dataS[26] => Mux12.IN5
dataS[27] => Mux11.IN5
dataS[28] => Mux10.IN5
dataS[29] => Mux9.IN5
dataS[30] => Mux8.IN5
dataS[31] => Mux7.IN5
dataS[32] => Mux6.IN5
dataS[33] => Mux5.IN5
dataS[34] => Mux4.IN5
dataS[35] => Mux3.IN5
dataS[36] => Mux2.IN5
dataN[0] => Mux38.IN6
dataN[1] => Mux37.IN6
dataN[2] => Mux36.IN6
dataN[3] => Mux35.IN6
dataN[4] => Mux34.IN6
dataN[5] => Mux33.IN6
dataN[6] => Mux32.IN6
dataN[7] => Mux31.IN6
dataN[8] => Mux30.IN6
dataN[9] => Mux29.IN6
dataN[10] => Mux28.IN6
dataN[11] => Mux27.IN6
dataN[12] => Mux26.IN6
dataN[13] => Mux25.IN6
dataN[14] => Mux24.IN6
dataN[15] => Mux23.IN6
dataN[16] => Mux22.IN6
dataN[17] => Mux21.IN6
dataN[18] => Mux20.IN6
dataN[19] => Mux19.IN6
dataN[20] => Mux18.IN6
dataN[21] => Mux17.IN6
dataN[22] => Mux16.IN6
dataN[23] => Mux15.IN6
dataN[24] => Mux14.IN6
dataN[25] => Mux13.IN6
dataN[26] => Mux12.IN6
dataN[27] => Mux11.IN6
dataN[28] => Mux10.IN6
dataN[29] => Mux9.IN6
dataN[30] => Mux8.IN6
dataN[31] => Mux7.IN6
dataN[32] => Mux6.IN6
dataN[33] => Mux5.IN6
dataN[34] => Mux4.IN6
dataN[35] => Mux3.IN6
dataN[36] => Mux2.IN6
dataL[0] => Mux38.IN7
dataL[1] => Mux37.IN7
dataL[2] => Mux36.IN7
dataL[3] => Mux35.IN7
dataL[4] => Mux34.IN7
dataL[5] => Mux33.IN7
dataL[6] => Mux32.IN7
dataL[7] => Mux31.IN7
dataL[8] => Mux30.IN7
dataL[9] => Mux29.IN7
dataL[10] => Mux28.IN7
dataL[11] => Mux27.IN7
dataL[12] => Mux26.IN7
dataL[13] => Mux25.IN7
dataL[14] => Mux24.IN7
dataL[15] => Mux23.IN7
dataL[16] => Mux22.IN7
dataL[17] => Mux21.IN7
dataL[18] => Mux20.IN7
dataL[19] => Mux19.IN7
dataL[20] => Mux18.IN7
dataL[21] => Mux17.IN7
dataL[22] => Mux16.IN7
dataL[23] => Mux15.IN7
dataL[24] => Mux14.IN7
dataL[25] => Mux13.IN7
dataL[26] => Mux12.IN7
dataL[27] => Mux11.IN7
dataL[28] => Mux10.IN7
dataL[29] => Mux9.IN7
dataL[30] => Mux8.IN7
dataL[31] => Mux7.IN7
dataL[32] => Mux6.IN7
dataL[33] => Mux5.IN7
dataL[34] => Mux4.IN7
dataL[35] => Mux3.IN7
dataL[36] => Mux2.IN7
Inr_L => LessThan0.IN6
Inr_L => Mux0.IN6
Inr_L => Mux1.IN6
Inr_N => LessThan0.IN7
Inr_N => Mux0.IN7
Inr_N => Mux1.IN7
Inr_E => LessThan0.IN8
Inr_E => Mux0.IN8
Inr_E => Mux1.IN8
Inr_S => LessThan0.IN9
Inr_S => Mux0.IN9
Inr_S => Mux1.IN9
Inr_W => LessThan0.IN10
Inr_W => Mux0.IN10
Inr_W => Mux1.IN10
Inw_L <= Inw[4].DB_MAX_OUTPUT_PORT_TYPE
Inw_N <= Inw[3].DB_MAX_OUTPUT_PORT_TYPE
Inw_E <= Inw[2].DB_MAX_OUTPUT_PORT_TYPE
Inw_S <= Inw[1].DB_MAX_OUTPUT_PORT_TYPE
Inw_W <= Inw[0].DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[0] <= DataFiFo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[1] <= DataFiFo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[2] <= DataFiFo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[3] <= DataFiFo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[4] <= DataFiFo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[5] <= DataFiFo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[6] <= DataFiFo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[7] <= DataFiFo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[8] <= DataFiFo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[9] <= DataFiFo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[10] <= DataFiFo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[11] <= DataFiFo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[12] <= DataFiFo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[13] <= DataFiFo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[14] <= DataFiFo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[15] <= DataFiFo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[16] <= DataFiFo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[17] <= DataFiFo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[18] <= DataFiFo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[19] <= DataFiFo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[20] <= DataFiFo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[21] <= DataFiFo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[22] <= DataFiFo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[23] <= DataFiFo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[24] <= DataFiFo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[25] <= DataFiFo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[26] <= DataFiFo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[27] <= DataFiFo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[28] <= DataFiFo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[29] <= DataFiFo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[30] <= DataFiFo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[31] <= DataFiFo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[32] <= DataFiFo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[33] <= DataFiFo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[34] <= DataFiFo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[35] <= DataFiFo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFiFo[36] <= DataFiFo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrreq <= wrreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => DataFiFo[0]~reg0.CLK
clk => DataFiFo[1]~reg0.CLK
clk => DataFiFo[2]~reg0.CLK
clk => DataFiFo[3]~reg0.CLK
clk => DataFiFo[4]~reg0.CLK
clk => DataFiFo[5]~reg0.CLK
clk => DataFiFo[6]~reg0.CLK
clk => DataFiFo[7]~reg0.CLK
clk => DataFiFo[8]~reg0.CLK
clk => DataFiFo[9]~reg0.CLK
clk => DataFiFo[10]~reg0.CLK
clk => DataFiFo[11]~reg0.CLK
clk => DataFiFo[12]~reg0.CLK
clk => DataFiFo[13]~reg0.CLK
clk => DataFiFo[14]~reg0.CLK
clk => DataFiFo[15]~reg0.CLK
clk => DataFiFo[16]~reg0.CLK
clk => DataFiFo[17]~reg0.CLK
clk => DataFiFo[18]~reg0.CLK
clk => DataFiFo[19]~reg0.CLK
clk => DataFiFo[20]~reg0.CLK
clk => DataFiFo[21]~reg0.CLK
clk => DataFiFo[22]~reg0.CLK
clk => DataFiFo[23]~reg0.CLK
clk => DataFiFo[24]~reg0.CLK
clk => DataFiFo[25]~reg0.CLK
clk => DataFiFo[26]~reg0.CLK
clk => DataFiFo[27]~reg0.CLK
clk => DataFiFo[28]~reg0.CLK
clk => DataFiFo[29]~reg0.CLK
clk => DataFiFo[30]~reg0.CLK
clk => DataFiFo[31]~reg0.CLK
clk => DataFiFo[32]~reg0.CLK
clk => DataFiFo[33]~reg0.CLK
clk => DataFiFo[34]~reg0.CLK
clk => DataFiFo[35]~reg0.CLK
clk => DataFiFo[36]~reg0.CLK
clk => Inw[0].CLK
clk => Inw[1].CLK
clk => Inw[2].CLK
clk => Inw[3].CLK
clk => Inw[4].CLK
clk => wrreq~reg0.CLK
clk => port[0].CLK
clk => port[1].CLK
clk => port[2].CLK
clk => step.CLK
full => always0.IN1
reset => DataFiFo[0]~reg0.PRESET
reset => DataFiFo[1]~reg0.ACLR
reset => DataFiFo[2]~reg0.ACLR
reset => DataFiFo[3]~reg0.PRESET
reset => DataFiFo[4]~reg0.ACLR
reset => DataFiFo[5]~reg0.ACLR
reset => DataFiFo[6]~reg0.ACLR
reset => DataFiFo[7]~reg0.ACLR
reset => DataFiFo[8]~reg0.ACLR
reset => DataFiFo[9]~reg0.ACLR
reset => DataFiFo[10]~reg0.ACLR
reset => DataFiFo[11]~reg0.ACLR
reset => DataFiFo[12]~reg0.ACLR
reset => DataFiFo[13]~reg0.ACLR
reset => DataFiFo[14]~reg0.ACLR
reset => DataFiFo[15]~reg0.ACLR
reset => DataFiFo[16]~reg0.ACLR
reset => DataFiFo[17]~reg0.ACLR
reset => DataFiFo[18]~reg0.ACLR
reset => DataFiFo[19]~reg0.ACLR
reset => DataFiFo[20]~reg0.ACLR
reset => DataFiFo[21]~reg0.ACLR
reset => DataFiFo[22]~reg0.ACLR
reset => DataFiFo[23]~reg0.ACLR
reset => DataFiFo[24]~reg0.ACLR
reset => DataFiFo[25]~reg0.ACLR
reset => DataFiFo[26]~reg0.ACLR
reset => DataFiFo[27]~reg0.ACLR
reset => DataFiFo[28]~reg0.ACLR
reset => DataFiFo[29]~reg0.ACLR
reset => DataFiFo[30]~reg0.ACLR
reset => DataFiFo[31]~reg0.ACLR
reset => DataFiFo[32]~reg0.ACLR
reset => DataFiFo[33]~reg0.ACLR
reset => DataFiFo[34]~reg0.ACLR
reset => DataFiFo[35]~reg0.ACLR
reset => DataFiFo[36]~reg0.ACLR
reset => Inw[0].ACLR
reset => Inw[1].ACLR
reset => Inw[2].ACLR
reset => Inw[3].ACLR
reset => Inw[4].ACLR
reset => wrreq~reg0.ACLR
reset => port[0].ACLR
reset => port[1].ACLR
reset => port[2].ACLR
reset => step.ACLR


|4sw_1|NoCSimp3_sw:sw7|fifo:inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q
q[35] <= scfifo:scfifo_component.q
q[36] <= scfifo:scfifo_component.q


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component
data[0] => scfifo_92e1:auto_generated.data[0]
data[1] => scfifo_92e1:auto_generated.data[1]
data[2] => scfifo_92e1:auto_generated.data[2]
data[3] => scfifo_92e1:auto_generated.data[3]
data[4] => scfifo_92e1:auto_generated.data[4]
data[5] => scfifo_92e1:auto_generated.data[5]
data[6] => scfifo_92e1:auto_generated.data[6]
data[7] => scfifo_92e1:auto_generated.data[7]
data[8] => scfifo_92e1:auto_generated.data[8]
data[9] => scfifo_92e1:auto_generated.data[9]
data[10] => scfifo_92e1:auto_generated.data[10]
data[11] => scfifo_92e1:auto_generated.data[11]
data[12] => scfifo_92e1:auto_generated.data[12]
data[13] => scfifo_92e1:auto_generated.data[13]
data[14] => scfifo_92e1:auto_generated.data[14]
data[15] => scfifo_92e1:auto_generated.data[15]
data[16] => scfifo_92e1:auto_generated.data[16]
data[17] => scfifo_92e1:auto_generated.data[17]
data[18] => scfifo_92e1:auto_generated.data[18]
data[19] => scfifo_92e1:auto_generated.data[19]
data[20] => scfifo_92e1:auto_generated.data[20]
data[21] => scfifo_92e1:auto_generated.data[21]
data[22] => scfifo_92e1:auto_generated.data[22]
data[23] => scfifo_92e1:auto_generated.data[23]
data[24] => scfifo_92e1:auto_generated.data[24]
data[25] => scfifo_92e1:auto_generated.data[25]
data[26] => scfifo_92e1:auto_generated.data[26]
data[27] => scfifo_92e1:auto_generated.data[27]
data[28] => scfifo_92e1:auto_generated.data[28]
data[29] => scfifo_92e1:auto_generated.data[29]
data[30] => scfifo_92e1:auto_generated.data[30]
data[31] => scfifo_92e1:auto_generated.data[31]
data[32] => scfifo_92e1:auto_generated.data[32]
data[33] => scfifo_92e1:auto_generated.data[33]
data[34] => scfifo_92e1:auto_generated.data[34]
data[35] => scfifo_92e1:auto_generated.data[35]
data[36] => scfifo_92e1:auto_generated.data[36]
q[0] <= scfifo_92e1:auto_generated.q[0]
q[1] <= scfifo_92e1:auto_generated.q[1]
q[2] <= scfifo_92e1:auto_generated.q[2]
q[3] <= scfifo_92e1:auto_generated.q[3]
q[4] <= scfifo_92e1:auto_generated.q[4]
q[5] <= scfifo_92e1:auto_generated.q[5]
q[6] <= scfifo_92e1:auto_generated.q[6]
q[7] <= scfifo_92e1:auto_generated.q[7]
q[8] <= scfifo_92e1:auto_generated.q[8]
q[9] <= scfifo_92e1:auto_generated.q[9]
q[10] <= scfifo_92e1:auto_generated.q[10]
q[11] <= scfifo_92e1:auto_generated.q[11]
q[12] <= scfifo_92e1:auto_generated.q[12]
q[13] <= scfifo_92e1:auto_generated.q[13]
q[14] <= scfifo_92e1:auto_generated.q[14]
q[15] <= scfifo_92e1:auto_generated.q[15]
q[16] <= scfifo_92e1:auto_generated.q[16]
q[17] <= scfifo_92e1:auto_generated.q[17]
q[18] <= scfifo_92e1:auto_generated.q[18]
q[19] <= scfifo_92e1:auto_generated.q[19]
q[20] <= scfifo_92e1:auto_generated.q[20]
q[21] <= scfifo_92e1:auto_generated.q[21]
q[22] <= scfifo_92e1:auto_generated.q[22]
q[23] <= scfifo_92e1:auto_generated.q[23]
q[24] <= scfifo_92e1:auto_generated.q[24]
q[25] <= scfifo_92e1:auto_generated.q[25]
q[26] <= scfifo_92e1:auto_generated.q[26]
q[27] <= scfifo_92e1:auto_generated.q[27]
q[28] <= scfifo_92e1:auto_generated.q[28]
q[29] <= scfifo_92e1:auto_generated.q[29]
q[30] <= scfifo_92e1:auto_generated.q[30]
q[31] <= scfifo_92e1:auto_generated.q[31]
q[32] <= scfifo_92e1:auto_generated.q[32]
q[33] <= scfifo_92e1:auto_generated.q[33]
q[34] <= scfifo_92e1:auto_generated.q[34]
q[35] <= scfifo_92e1:auto_generated.q[35]
q[36] <= scfifo_92e1:auto_generated.q[36]
wrreq => scfifo_92e1:auto_generated.wrreq
rdreq => scfifo_92e1:auto_generated.rdreq
clock => scfifo_92e1:auto_generated.clock
aclr => scfifo_92e1:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_92e1:auto_generated.empty
full <= scfifo_92e1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated
aclr => a_dpfifo_occ1:dpfifo.aclr
clock => a_dpfifo_occ1:dpfifo.clock
data[0] => a_dpfifo_occ1:dpfifo.data[0]
data[1] => a_dpfifo_occ1:dpfifo.data[1]
data[2] => a_dpfifo_occ1:dpfifo.data[2]
data[3] => a_dpfifo_occ1:dpfifo.data[3]
data[4] => a_dpfifo_occ1:dpfifo.data[4]
data[5] => a_dpfifo_occ1:dpfifo.data[5]
data[6] => a_dpfifo_occ1:dpfifo.data[6]
data[7] => a_dpfifo_occ1:dpfifo.data[7]
data[8] => a_dpfifo_occ1:dpfifo.data[8]
data[9] => a_dpfifo_occ1:dpfifo.data[9]
data[10] => a_dpfifo_occ1:dpfifo.data[10]
data[11] => a_dpfifo_occ1:dpfifo.data[11]
data[12] => a_dpfifo_occ1:dpfifo.data[12]
data[13] => a_dpfifo_occ1:dpfifo.data[13]
data[14] => a_dpfifo_occ1:dpfifo.data[14]
data[15] => a_dpfifo_occ1:dpfifo.data[15]
data[16] => a_dpfifo_occ1:dpfifo.data[16]
data[17] => a_dpfifo_occ1:dpfifo.data[17]
data[18] => a_dpfifo_occ1:dpfifo.data[18]
data[19] => a_dpfifo_occ1:dpfifo.data[19]
data[20] => a_dpfifo_occ1:dpfifo.data[20]
data[21] => a_dpfifo_occ1:dpfifo.data[21]
data[22] => a_dpfifo_occ1:dpfifo.data[22]
data[23] => a_dpfifo_occ1:dpfifo.data[23]
data[24] => a_dpfifo_occ1:dpfifo.data[24]
data[25] => a_dpfifo_occ1:dpfifo.data[25]
data[26] => a_dpfifo_occ1:dpfifo.data[26]
data[27] => a_dpfifo_occ1:dpfifo.data[27]
data[28] => a_dpfifo_occ1:dpfifo.data[28]
data[29] => a_dpfifo_occ1:dpfifo.data[29]
data[30] => a_dpfifo_occ1:dpfifo.data[30]
data[31] => a_dpfifo_occ1:dpfifo.data[31]
data[32] => a_dpfifo_occ1:dpfifo.data[32]
data[33] => a_dpfifo_occ1:dpfifo.data[33]
data[34] => a_dpfifo_occ1:dpfifo.data[34]
data[35] => a_dpfifo_occ1:dpfifo.data[35]
data[36] => a_dpfifo_occ1:dpfifo.data[36]
empty <= a_dpfifo_occ1:dpfifo.empty
full <= a_dpfifo_occ1:dpfifo.full
q[0] <= a_dpfifo_occ1:dpfifo.q[0]
q[1] <= a_dpfifo_occ1:dpfifo.q[1]
q[2] <= a_dpfifo_occ1:dpfifo.q[2]
q[3] <= a_dpfifo_occ1:dpfifo.q[3]
q[4] <= a_dpfifo_occ1:dpfifo.q[4]
q[5] <= a_dpfifo_occ1:dpfifo.q[5]
q[6] <= a_dpfifo_occ1:dpfifo.q[6]
q[7] <= a_dpfifo_occ1:dpfifo.q[7]
q[8] <= a_dpfifo_occ1:dpfifo.q[8]
q[9] <= a_dpfifo_occ1:dpfifo.q[9]
q[10] <= a_dpfifo_occ1:dpfifo.q[10]
q[11] <= a_dpfifo_occ1:dpfifo.q[11]
q[12] <= a_dpfifo_occ1:dpfifo.q[12]
q[13] <= a_dpfifo_occ1:dpfifo.q[13]
q[14] <= a_dpfifo_occ1:dpfifo.q[14]
q[15] <= a_dpfifo_occ1:dpfifo.q[15]
q[16] <= a_dpfifo_occ1:dpfifo.q[16]
q[17] <= a_dpfifo_occ1:dpfifo.q[17]
q[18] <= a_dpfifo_occ1:dpfifo.q[18]
q[19] <= a_dpfifo_occ1:dpfifo.q[19]
q[20] <= a_dpfifo_occ1:dpfifo.q[20]
q[21] <= a_dpfifo_occ1:dpfifo.q[21]
q[22] <= a_dpfifo_occ1:dpfifo.q[22]
q[23] <= a_dpfifo_occ1:dpfifo.q[23]
q[24] <= a_dpfifo_occ1:dpfifo.q[24]
q[25] <= a_dpfifo_occ1:dpfifo.q[25]
q[26] <= a_dpfifo_occ1:dpfifo.q[26]
q[27] <= a_dpfifo_occ1:dpfifo.q[27]
q[28] <= a_dpfifo_occ1:dpfifo.q[28]
q[29] <= a_dpfifo_occ1:dpfifo.q[29]
q[30] <= a_dpfifo_occ1:dpfifo.q[30]
q[31] <= a_dpfifo_occ1:dpfifo.q[31]
q[32] <= a_dpfifo_occ1:dpfifo.q[32]
q[33] <= a_dpfifo_occ1:dpfifo.q[33]
q[34] <= a_dpfifo_occ1:dpfifo.q[34]
q[35] <= a_dpfifo_occ1:dpfifo.q[35]
q[36] <= a_dpfifo_occ1:dpfifo.q[36]
rdreq => a_dpfifo_occ1:dpfifo.rreq
wrreq => a_dpfifo_occ1:dpfifo.wreq


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[3].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_ggb:rd_ptr_msb.aclr
aclr => cntr_tg7:usedw_counter.aclr
aclr => cntr_hgb:wr_ptr.aclr
clock => altsyncram_vcp1:FIFOram.clock0
clock => altsyncram_vcp1:FIFOram.clock1
clock => cntr_ggb:rd_ptr_msb.clock
clock => cntr_tg7:usedw_counter.clock
clock => cntr_hgb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_vcp1:FIFOram.data_a[0]
data[1] => altsyncram_vcp1:FIFOram.data_a[1]
data[2] => altsyncram_vcp1:FIFOram.data_a[2]
data[3] => altsyncram_vcp1:FIFOram.data_a[3]
data[4] => altsyncram_vcp1:FIFOram.data_a[4]
data[5] => altsyncram_vcp1:FIFOram.data_a[5]
data[6] => altsyncram_vcp1:FIFOram.data_a[6]
data[7] => altsyncram_vcp1:FIFOram.data_a[7]
data[8] => altsyncram_vcp1:FIFOram.data_a[8]
data[9] => altsyncram_vcp1:FIFOram.data_a[9]
data[10] => altsyncram_vcp1:FIFOram.data_a[10]
data[11] => altsyncram_vcp1:FIFOram.data_a[11]
data[12] => altsyncram_vcp1:FIFOram.data_a[12]
data[13] => altsyncram_vcp1:FIFOram.data_a[13]
data[14] => altsyncram_vcp1:FIFOram.data_a[14]
data[15] => altsyncram_vcp1:FIFOram.data_a[15]
data[16] => altsyncram_vcp1:FIFOram.data_a[16]
data[17] => altsyncram_vcp1:FIFOram.data_a[17]
data[18] => altsyncram_vcp1:FIFOram.data_a[18]
data[19] => altsyncram_vcp1:FIFOram.data_a[19]
data[20] => altsyncram_vcp1:FIFOram.data_a[20]
data[21] => altsyncram_vcp1:FIFOram.data_a[21]
data[22] => altsyncram_vcp1:FIFOram.data_a[22]
data[23] => altsyncram_vcp1:FIFOram.data_a[23]
data[24] => altsyncram_vcp1:FIFOram.data_a[24]
data[25] => altsyncram_vcp1:FIFOram.data_a[25]
data[26] => altsyncram_vcp1:FIFOram.data_a[26]
data[27] => altsyncram_vcp1:FIFOram.data_a[27]
data[28] => altsyncram_vcp1:FIFOram.data_a[28]
data[29] => altsyncram_vcp1:FIFOram.data_a[29]
data[30] => altsyncram_vcp1:FIFOram.data_a[30]
data[31] => altsyncram_vcp1:FIFOram.data_a[31]
data[32] => altsyncram_vcp1:FIFOram.data_a[32]
data[33] => altsyncram_vcp1:FIFOram.data_a[33]
data[34] => altsyncram_vcp1:FIFOram.data_a[34]
data[35] => altsyncram_vcp1:FIFOram.data_a[35]
data[36] => altsyncram_vcp1:FIFOram.data_a[36]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_vcp1:FIFOram.q_b[0]
q[1] <= altsyncram_vcp1:FIFOram.q_b[1]
q[2] <= altsyncram_vcp1:FIFOram.q_b[2]
q[3] <= altsyncram_vcp1:FIFOram.q_b[3]
q[4] <= altsyncram_vcp1:FIFOram.q_b[4]
q[5] <= altsyncram_vcp1:FIFOram.q_b[5]
q[6] <= altsyncram_vcp1:FIFOram.q_b[6]
q[7] <= altsyncram_vcp1:FIFOram.q_b[7]
q[8] <= altsyncram_vcp1:FIFOram.q_b[8]
q[9] <= altsyncram_vcp1:FIFOram.q_b[9]
q[10] <= altsyncram_vcp1:FIFOram.q_b[10]
q[11] <= altsyncram_vcp1:FIFOram.q_b[11]
q[12] <= altsyncram_vcp1:FIFOram.q_b[12]
q[13] <= altsyncram_vcp1:FIFOram.q_b[13]
q[14] <= altsyncram_vcp1:FIFOram.q_b[14]
q[15] <= altsyncram_vcp1:FIFOram.q_b[15]
q[16] <= altsyncram_vcp1:FIFOram.q_b[16]
q[17] <= altsyncram_vcp1:FIFOram.q_b[17]
q[18] <= altsyncram_vcp1:FIFOram.q_b[18]
q[19] <= altsyncram_vcp1:FIFOram.q_b[19]
q[20] <= altsyncram_vcp1:FIFOram.q_b[20]
q[21] <= altsyncram_vcp1:FIFOram.q_b[21]
q[22] <= altsyncram_vcp1:FIFOram.q_b[22]
q[23] <= altsyncram_vcp1:FIFOram.q_b[23]
q[24] <= altsyncram_vcp1:FIFOram.q_b[24]
q[25] <= altsyncram_vcp1:FIFOram.q_b[25]
q[26] <= altsyncram_vcp1:FIFOram.q_b[26]
q[27] <= altsyncram_vcp1:FIFOram.q_b[27]
q[28] <= altsyncram_vcp1:FIFOram.q_b[28]
q[29] <= altsyncram_vcp1:FIFOram.q_b[29]
q[30] <= altsyncram_vcp1:FIFOram.q_b[30]
q[31] <= altsyncram_vcp1:FIFOram.q_b[31]
q[32] <= altsyncram_vcp1:FIFOram.q_b[32]
q[33] <= altsyncram_vcp1:FIFOram.q_b[33]
q[34] <= altsyncram_vcp1:FIFOram.q_b[34]
q[35] <= altsyncram_vcp1:FIFOram.q_b[35]
q[36] <= altsyncram_vcp1:FIFOram.q_b[36]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_ggb:rd_ptr_msb.sclr
sclr => cntr_tg7:usedw_counter.sclr
sclr => cntr_hgb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|altsyncram_vcp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cmpr_3l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_ggb:rd_ptr_msb
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_tg7:usedw_counter
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|4sw_1|NoCSimp3_sw:sw7|fifo:inst|scfifo:scfifo_component|scfifo_92e1:auto_generated|a_dpfifo_occ1:dpfifo|cntr_hgb:wr_ptr
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|4sw_1|NoCSimp3_sw:sw7|OutPort:Output
dataOutE[0] <= dataOutE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[1] <= dataOutE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[2] <= dataOutE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[3] <= dataOutE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[4] <= dataOutE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[5] <= dataOutE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[6] <= dataOutE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[7] <= dataOutE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[8] <= dataOutE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[9] <= dataOutE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[10] <= dataOutE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[11] <= dataOutE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[12] <= dataOutE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[13] <= dataOutE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[14] <= dataOutE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[15] <= dataOutE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[16] <= dataOutE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[17] <= dataOutE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[18] <= dataOutE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[19] <= dataOutE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[20] <= dataOutE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[21] <= dataOutE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[22] <= dataOutE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[23] <= dataOutE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[24] <= dataOutE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[25] <= dataOutE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[26] <= dataOutE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[27] <= dataOutE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[28] <= dataOutE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[29] <= dataOutE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[30] <= dataOutE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[31] <= dataOutE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[32] <= dataOutE[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[33] <= dataOutE[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[34] <= dataOutE[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[35] <= dataOutE[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutE[36] <= dataOutE[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[0] <= dataOutW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[1] <= dataOutW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[2] <= dataOutW[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[3] <= dataOutW[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[4] <= dataOutW[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[5] <= dataOutW[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[6] <= dataOutW[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[7] <= dataOutW[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[8] <= dataOutW[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[9] <= dataOutW[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[10] <= dataOutW[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[11] <= dataOutW[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[12] <= dataOutW[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[13] <= dataOutW[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[14] <= dataOutW[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[15] <= dataOutW[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[16] <= dataOutW[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[17] <= dataOutW[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[18] <= dataOutW[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[19] <= dataOutW[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[20] <= dataOutW[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[21] <= dataOutW[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[22] <= dataOutW[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[23] <= dataOutW[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[24] <= dataOutW[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[25] <= dataOutW[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[26] <= dataOutW[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[27] <= dataOutW[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[28] <= dataOutW[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[29] <= dataOutW[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[30] <= dataOutW[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[31] <= dataOutW[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[32] <= dataOutW[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[33] <= dataOutW[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[34] <= dataOutW[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[35] <= dataOutW[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutW[36] <= dataOutW[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[0] <= dataOutS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[1] <= dataOutS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[2] <= dataOutS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[3] <= dataOutS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[4] <= dataOutS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[5] <= dataOutS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[6] <= dataOutS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[7] <= dataOutS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[8] <= dataOutS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[9] <= dataOutS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[10] <= dataOutS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[11] <= dataOutS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[12] <= dataOutS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[13] <= dataOutS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[14] <= dataOutS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[15] <= dataOutS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[16] <= dataOutS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[17] <= dataOutS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[18] <= dataOutS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[19] <= dataOutS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[20] <= dataOutS[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[21] <= dataOutS[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[22] <= dataOutS[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[23] <= dataOutS[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[24] <= dataOutS[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[25] <= dataOutS[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[26] <= dataOutS[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[27] <= dataOutS[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[28] <= dataOutS[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[29] <= dataOutS[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[30] <= dataOutS[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[31] <= dataOutS[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[32] <= dataOutS[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[33] <= dataOutS[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[34] <= dataOutS[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[35] <= dataOutS[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutS[36] <= dataOutS[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[0] <= dataOutN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[1] <= dataOutN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[2] <= dataOutN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[3] <= dataOutN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[4] <= dataOutN[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[5] <= dataOutN[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[6] <= dataOutN[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[7] <= dataOutN[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[8] <= dataOutN[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[9] <= dataOutN[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[10] <= dataOutN[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[11] <= dataOutN[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[12] <= dataOutN[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[13] <= dataOutN[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[14] <= dataOutN[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[15] <= dataOutN[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[16] <= dataOutN[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[17] <= dataOutN[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[18] <= dataOutN[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[19] <= dataOutN[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[20] <= dataOutN[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[21] <= dataOutN[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[22] <= dataOutN[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[23] <= dataOutN[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[24] <= dataOutN[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[25] <= dataOutN[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[26] <= dataOutN[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[27] <= dataOutN[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[28] <= dataOutN[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[29] <= dataOutN[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[30] <= dataOutN[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[31] <= dataOutN[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[32] <= dataOutN[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[33] <= dataOutN[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[34] <= dataOutN[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[35] <= dataOutN[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutN[36] <= dataOutN[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[0] <= dataOutL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[1] <= dataOutL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[2] <= dataOutL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[3] <= dataOutL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[4] <= dataOutL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[5] <= dataOutL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[6] <= dataOutL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[7] <= dataOutL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[8] <= dataOutL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[9] <= dataOutL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[10] <= dataOutL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[11] <= dataOutL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[12] <= dataOutL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[13] <= dataOutL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[14] <= dataOutL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[15] <= dataOutL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[16] <= dataOutL[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[17] <= dataOutL[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[18] <= dataOutL[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[19] <= dataOutL[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[20] <= dataOutL[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[21] <= dataOutL[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[22] <= dataOutL[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[23] <= dataOutL[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[24] <= dataOutL[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[25] <= dataOutL[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[26] <= dataOutL[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[27] <= dataOutL[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[28] <= dataOutL[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[29] <= dataOutL[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[30] <= dataOutL[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[31] <= dataOutL[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[32] <= dataOutL[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[33] <= dataOutL[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[34] <= dataOutL[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[35] <= dataOutL[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOutL[36] <= dataOutL[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Outr_L <= Outr[4].DB_MAX_OUTPUT_PORT_TYPE
Outr_N <= Outr[3].DB_MAX_OUTPUT_PORT_TYPE
Outr_E <= Outr[2].DB_MAX_OUTPUT_PORT_TYPE
Outr_S <= Outr[1].DB_MAX_OUTPUT_PORT_TYPE
Outr_W <= Outr[0].DB_MAX_OUTPUT_PORT_TYPE
Outw_L => Equal0.IN5
Outw_N => Equal0.IN6
Outw_E => Equal0.IN7
Outw_S => Equal0.IN8
Outw_W => Equal0.IN9
DataFiFo[0] => LessThan0.IN4
DataFiFo[0] => LessThan1.IN4
DataFiFo[0] => dataOutS.DATAB
DataFiFo[0] => dataOutL.DATAA
DataFiFo[0] => dataOutN.DATAB
DataFiFo[0] => dataOutW.DATAB
DataFiFo[0] => dataOutE.DATAB
DataFiFo[1] => LessThan0.IN3
DataFiFo[1] => LessThan1.IN3
DataFiFo[1] => dataOutS.DATAB
DataFiFo[1] => dataOutL.DATAA
DataFiFo[1] => dataOutN.DATAB
DataFiFo[1] => dataOutW.DATAB
DataFiFo[1] => dataOutE.DATAB
DataFiFo[2] => LessThan2.IN4
DataFiFo[2] => LessThan3.IN4
DataFiFo[2] => dataOutS.DATAB
DataFiFo[2] => dataOutL.DATAA
DataFiFo[2] => dataOutN.DATAB
DataFiFo[2] => dataOutW.DATAB
DataFiFo[2] => dataOutE.DATAB
DataFiFo[3] => LessThan2.IN3
DataFiFo[3] => LessThan3.IN3
DataFiFo[3] => dataOutS.DATAB
DataFiFo[3] => dataOutL.DATAA
DataFiFo[3] => dataOutN.DATAB
DataFiFo[3] => dataOutW.DATAB
DataFiFo[3] => dataOutE.DATAB
DataFiFo[4] => dataOutS.DATAB
DataFiFo[4] => dataOutL.DATAA
DataFiFo[4] => dataOutN.DATAB
DataFiFo[4] => dataOutW.DATAB
DataFiFo[4] => dataOutE.DATAB
DataFiFo[5] => dataOutS.DATAB
DataFiFo[5] => dataOutL.DATAA
DataFiFo[5] => dataOutN.DATAB
DataFiFo[5] => dataOutW.DATAB
DataFiFo[5] => dataOutE.DATAB
DataFiFo[6] => dataOutS.DATAB
DataFiFo[6] => dataOutL.DATAA
DataFiFo[6] => dataOutN.DATAB
DataFiFo[6] => dataOutW.DATAB
DataFiFo[6] => dataOutE.DATAB
DataFiFo[7] => dataOutS.DATAB
DataFiFo[7] => dataOutL.DATAA
DataFiFo[7] => dataOutN.DATAB
DataFiFo[7] => dataOutW.DATAB
DataFiFo[7] => dataOutE.DATAB
DataFiFo[8] => dataOutS.DATAB
DataFiFo[8] => dataOutL.DATAA
DataFiFo[8] => dataOutN.DATAB
DataFiFo[8] => dataOutW.DATAB
DataFiFo[8] => dataOutE.DATAB
DataFiFo[9] => dataOutS.DATAB
DataFiFo[9] => dataOutL.DATAA
DataFiFo[9] => dataOutN.DATAB
DataFiFo[9] => dataOutW.DATAB
DataFiFo[9] => dataOutE.DATAB
DataFiFo[10] => dataOutS.DATAB
DataFiFo[10] => dataOutL.DATAA
DataFiFo[10] => dataOutN.DATAB
DataFiFo[10] => dataOutW.DATAB
DataFiFo[10] => dataOutE.DATAB
DataFiFo[11] => dataOutS.DATAB
DataFiFo[11] => dataOutL.DATAA
DataFiFo[11] => dataOutN.DATAB
DataFiFo[11] => dataOutW.DATAB
DataFiFo[11] => dataOutE.DATAB
DataFiFo[12] => dataOutS.DATAB
DataFiFo[12] => dataOutL.DATAA
DataFiFo[12] => dataOutN.DATAB
DataFiFo[12] => dataOutW.DATAB
DataFiFo[12] => dataOutE.DATAB
DataFiFo[13] => dataOutS.DATAB
DataFiFo[13] => dataOutL.DATAA
DataFiFo[13] => dataOutN.DATAB
DataFiFo[13] => dataOutW.DATAB
DataFiFo[13] => dataOutE.DATAB
DataFiFo[14] => dataOutS.DATAB
DataFiFo[14] => dataOutL.DATAA
DataFiFo[14] => dataOutN.DATAB
DataFiFo[14] => dataOutW.DATAB
DataFiFo[14] => dataOutE.DATAB
DataFiFo[15] => dataOutS.DATAB
DataFiFo[15] => dataOutL.DATAA
DataFiFo[15] => dataOutN.DATAB
DataFiFo[15] => dataOutW.DATAB
DataFiFo[15] => dataOutE.DATAB
DataFiFo[16] => dataOutS.DATAB
DataFiFo[16] => dataOutL.DATAA
DataFiFo[16] => dataOutN.DATAB
DataFiFo[16] => dataOutW.DATAB
DataFiFo[16] => dataOutE.DATAB
DataFiFo[17] => dataOutS.DATAB
DataFiFo[17] => dataOutL.DATAA
DataFiFo[17] => dataOutN.DATAB
DataFiFo[17] => dataOutW.DATAB
DataFiFo[17] => dataOutE.DATAB
DataFiFo[18] => dataOutS.DATAB
DataFiFo[18] => dataOutL.DATAA
DataFiFo[18] => dataOutN.DATAB
DataFiFo[18] => dataOutW.DATAB
DataFiFo[18] => dataOutE.DATAB
DataFiFo[19] => dataOutS.DATAB
DataFiFo[19] => dataOutL.DATAA
DataFiFo[19] => dataOutN.DATAB
DataFiFo[19] => dataOutW.DATAB
DataFiFo[19] => dataOutE.DATAB
DataFiFo[20] => dataOutS.DATAB
DataFiFo[20] => dataOutL.DATAA
DataFiFo[20] => dataOutN.DATAB
DataFiFo[20] => dataOutW.DATAB
DataFiFo[20] => dataOutE.DATAB
DataFiFo[21] => dataOutS.DATAB
DataFiFo[21] => dataOutL.DATAA
DataFiFo[21] => dataOutN.DATAB
DataFiFo[21] => dataOutW.DATAB
DataFiFo[21] => dataOutE.DATAB
DataFiFo[22] => dataOutS.DATAB
DataFiFo[22] => dataOutL.DATAA
DataFiFo[22] => dataOutN.DATAB
DataFiFo[22] => dataOutW.DATAB
DataFiFo[22] => dataOutE.DATAB
DataFiFo[23] => dataOutS.DATAB
DataFiFo[23] => dataOutL.DATAA
DataFiFo[23] => dataOutN.DATAB
DataFiFo[23] => dataOutW.DATAB
DataFiFo[23] => dataOutE.DATAB
DataFiFo[24] => dataOutS.DATAB
DataFiFo[24] => dataOutL.DATAA
DataFiFo[24] => dataOutN.DATAB
DataFiFo[24] => dataOutW.DATAB
DataFiFo[24] => dataOutE.DATAB
DataFiFo[25] => dataOutS.DATAB
DataFiFo[25] => dataOutL.DATAA
DataFiFo[25] => dataOutN.DATAB
DataFiFo[25] => dataOutW.DATAB
DataFiFo[25] => dataOutE.DATAB
DataFiFo[26] => dataOutS.DATAB
DataFiFo[26] => dataOutL.DATAA
DataFiFo[26] => dataOutN.DATAB
DataFiFo[26] => dataOutW.DATAB
DataFiFo[26] => dataOutE.DATAB
DataFiFo[27] => dataOutS.DATAB
DataFiFo[27] => dataOutL.DATAA
DataFiFo[27] => dataOutN.DATAB
DataFiFo[27] => dataOutW.DATAB
DataFiFo[27] => dataOutE.DATAB
DataFiFo[28] => dataOutS.DATAB
DataFiFo[28] => dataOutL.DATAA
DataFiFo[28] => dataOutN.DATAB
DataFiFo[28] => dataOutW.DATAB
DataFiFo[28] => dataOutE.DATAB
DataFiFo[29] => dataOutS.DATAB
DataFiFo[29] => dataOutL.DATAA
DataFiFo[29] => dataOutN.DATAB
DataFiFo[29] => dataOutW.DATAB
DataFiFo[29] => dataOutE.DATAB
DataFiFo[30] => dataOutS.DATAB
DataFiFo[30] => dataOutL.DATAA
DataFiFo[30] => dataOutN.DATAB
DataFiFo[30] => dataOutW.DATAB
DataFiFo[30] => dataOutE.DATAB
DataFiFo[31] => dataOutS.DATAB
DataFiFo[31] => dataOutL.DATAA
DataFiFo[31] => dataOutN.DATAB
DataFiFo[31] => dataOutW.DATAB
DataFiFo[31] => dataOutE.DATAB
DataFiFo[32] => dataOutS.DATAB
DataFiFo[32] => dataOutL.DATAA
DataFiFo[32] => dataOutN.DATAB
DataFiFo[32] => dataOutW.DATAB
DataFiFo[32] => dataOutE.DATAB
DataFiFo[33] => dataOutS.DATAB
DataFiFo[33] => dataOutL.DATAA
DataFiFo[33] => dataOutN.DATAB
DataFiFo[33] => dataOutW.DATAB
DataFiFo[33] => dataOutE.DATAB
DataFiFo[34] => dataOutS.DATAB
DataFiFo[34] => dataOutL.DATAA
DataFiFo[34] => dataOutN.DATAB
DataFiFo[34] => dataOutW.DATAB
DataFiFo[34] => dataOutE.DATAB
DataFiFo[35] => dataOutS.DATAB
DataFiFo[35] => dataOutL.DATAA
DataFiFo[35] => dataOutN.DATAB
DataFiFo[35] => dataOutW.DATAB
DataFiFo[35] => dataOutE.DATAB
DataFiFo[36] => dataOutS.DATAB
DataFiFo[36] => dataOutL.DATAA
DataFiFo[36] => dataOutN.DATAB
DataFiFo[36] => dataOutW.DATAB
DataFiFo[36] => dataOutE.DATAB
rdreq <= rdreq~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => dataOutL[0]~reg0.CLK
clk => dataOutL[1]~reg0.CLK
clk => dataOutL[2]~reg0.CLK
clk => dataOutL[3]~reg0.CLK
clk => dataOutL[4]~reg0.CLK
clk => dataOutL[5]~reg0.CLK
clk => dataOutL[6]~reg0.CLK
clk => dataOutL[7]~reg0.CLK
clk => dataOutL[8]~reg0.CLK
clk => dataOutL[9]~reg0.CLK
clk => dataOutL[10]~reg0.CLK
clk => dataOutL[11]~reg0.CLK
clk => dataOutL[12]~reg0.CLK
clk => dataOutL[13]~reg0.CLK
clk => dataOutL[14]~reg0.CLK
clk => dataOutL[15]~reg0.CLK
clk => dataOutL[16]~reg0.CLK
clk => dataOutL[17]~reg0.CLK
clk => dataOutL[18]~reg0.CLK
clk => dataOutL[19]~reg0.CLK
clk => dataOutL[20]~reg0.CLK
clk => dataOutL[21]~reg0.CLK
clk => dataOutL[22]~reg0.CLK
clk => dataOutL[23]~reg0.CLK
clk => dataOutL[24]~reg0.CLK
clk => dataOutL[25]~reg0.CLK
clk => dataOutL[26]~reg0.CLK
clk => dataOutL[27]~reg0.CLK
clk => dataOutL[28]~reg0.CLK
clk => dataOutL[29]~reg0.CLK
clk => dataOutL[30]~reg0.CLK
clk => dataOutL[31]~reg0.CLK
clk => dataOutL[32]~reg0.CLK
clk => dataOutL[33]~reg0.CLK
clk => dataOutL[34]~reg0.CLK
clk => dataOutL[35]~reg0.CLK
clk => dataOutL[36]~reg0.CLK
clk => dataOutS[0]~reg0.CLK
clk => dataOutS[1]~reg0.CLK
clk => dataOutS[2]~reg0.CLK
clk => dataOutS[3]~reg0.CLK
clk => dataOutS[4]~reg0.CLK
clk => dataOutS[5]~reg0.CLK
clk => dataOutS[6]~reg0.CLK
clk => dataOutS[7]~reg0.CLK
clk => dataOutS[8]~reg0.CLK
clk => dataOutS[9]~reg0.CLK
clk => dataOutS[10]~reg0.CLK
clk => dataOutS[11]~reg0.CLK
clk => dataOutS[12]~reg0.CLK
clk => dataOutS[13]~reg0.CLK
clk => dataOutS[14]~reg0.CLK
clk => dataOutS[15]~reg0.CLK
clk => dataOutS[16]~reg0.CLK
clk => dataOutS[17]~reg0.CLK
clk => dataOutS[18]~reg0.CLK
clk => dataOutS[19]~reg0.CLK
clk => dataOutS[20]~reg0.CLK
clk => dataOutS[21]~reg0.CLK
clk => dataOutS[22]~reg0.CLK
clk => dataOutS[23]~reg0.CLK
clk => dataOutS[24]~reg0.CLK
clk => dataOutS[25]~reg0.CLK
clk => dataOutS[26]~reg0.CLK
clk => dataOutS[27]~reg0.CLK
clk => dataOutS[28]~reg0.CLK
clk => dataOutS[29]~reg0.CLK
clk => dataOutS[30]~reg0.CLK
clk => dataOutS[31]~reg0.CLK
clk => dataOutS[32]~reg0.CLK
clk => dataOutS[33]~reg0.CLK
clk => dataOutS[34]~reg0.CLK
clk => dataOutS[35]~reg0.CLK
clk => dataOutS[36]~reg0.CLK
clk => dataOutN[0]~reg0.CLK
clk => dataOutN[1]~reg0.CLK
clk => dataOutN[2]~reg0.CLK
clk => dataOutN[3]~reg0.CLK
clk => dataOutN[4]~reg0.CLK
clk => dataOutN[5]~reg0.CLK
clk => dataOutN[6]~reg0.CLK
clk => dataOutN[7]~reg0.CLK
clk => dataOutN[8]~reg0.CLK
clk => dataOutN[9]~reg0.CLK
clk => dataOutN[10]~reg0.CLK
clk => dataOutN[11]~reg0.CLK
clk => dataOutN[12]~reg0.CLK
clk => dataOutN[13]~reg0.CLK
clk => dataOutN[14]~reg0.CLK
clk => dataOutN[15]~reg0.CLK
clk => dataOutN[16]~reg0.CLK
clk => dataOutN[17]~reg0.CLK
clk => dataOutN[18]~reg0.CLK
clk => dataOutN[19]~reg0.CLK
clk => dataOutN[20]~reg0.CLK
clk => dataOutN[21]~reg0.CLK
clk => dataOutN[22]~reg0.CLK
clk => dataOutN[23]~reg0.CLK
clk => dataOutN[24]~reg0.CLK
clk => dataOutN[25]~reg0.CLK
clk => dataOutN[26]~reg0.CLK
clk => dataOutN[27]~reg0.CLK
clk => dataOutN[28]~reg0.CLK
clk => dataOutN[29]~reg0.CLK
clk => dataOutN[30]~reg0.CLK
clk => dataOutN[31]~reg0.CLK
clk => dataOutN[32]~reg0.CLK
clk => dataOutN[33]~reg0.CLK
clk => dataOutN[34]~reg0.CLK
clk => dataOutN[35]~reg0.CLK
clk => dataOutN[36]~reg0.CLK
clk => dataOutW[0]~reg0.CLK
clk => dataOutW[1]~reg0.CLK
clk => dataOutW[2]~reg0.CLK
clk => dataOutW[3]~reg0.CLK
clk => dataOutW[4]~reg0.CLK
clk => dataOutW[5]~reg0.CLK
clk => dataOutW[6]~reg0.CLK
clk => dataOutW[7]~reg0.CLK
clk => dataOutW[8]~reg0.CLK
clk => dataOutW[9]~reg0.CLK
clk => dataOutW[10]~reg0.CLK
clk => dataOutW[11]~reg0.CLK
clk => dataOutW[12]~reg0.CLK
clk => dataOutW[13]~reg0.CLK
clk => dataOutW[14]~reg0.CLK
clk => dataOutW[15]~reg0.CLK
clk => dataOutW[16]~reg0.CLK
clk => dataOutW[17]~reg0.CLK
clk => dataOutW[18]~reg0.CLK
clk => dataOutW[19]~reg0.CLK
clk => dataOutW[20]~reg0.CLK
clk => dataOutW[21]~reg0.CLK
clk => dataOutW[22]~reg0.CLK
clk => dataOutW[23]~reg0.CLK
clk => dataOutW[24]~reg0.CLK
clk => dataOutW[25]~reg0.CLK
clk => dataOutW[26]~reg0.CLK
clk => dataOutW[27]~reg0.CLK
clk => dataOutW[28]~reg0.CLK
clk => dataOutW[29]~reg0.CLK
clk => dataOutW[30]~reg0.CLK
clk => dataOutW[31]~reg0.CLK
clk => dataOutW[32]~reg0.CLK
clk => dataOutW[33]~reg0.CLK
clk => dataOutW[34]~reg0.CLK
clk => dataOutW[35]~reg0.CLK
clk => dataOutW[36]~reg0.CLK
clk => dataOutE[0]~reg0.CLK
clk => dataOutE[1]~reg0.CLK
clk => dataOutE[2]~reg0.CLK
clk => dataOutE[3]~reg0.CLK
clk => dataOutE[4]~reg0.CLK
clk => dataOutE[5]~reg0.CLK
clk => dataOutE[6]~reg0.CLK
clk => dataOutE[7]~reg0.CLK
clk => dataOutE[8]~reg0.CLK
clk => dataOutE[9]~reg0.CLK
clk => dataOutE[10]~reg0.CLK
clk => dataOutE[11]~reg0.CLK
clk => dataOutE[12]~reg0.CLK
clk => dataOutE[13]~reg0.CLK
clk => dataOutE[14]~reg0.CLK
clk => dataOutE[15]~reg0.CLK
clk => dataOutE[16]~reg0.CLK
clk => dataOutE[17]~reg0.CLK
clk => dataOutE[18]~reg0.CLK
clk => dataOutE[19]~reg0.CLK
clk => dataOutE[20]~reg0.CLK
clk => dataOutE[21]~reg0.CLK
clk => dataOutE[22]~reg0.CLK
clk => dataOutE[23]~reg0.CLK
clk => dataOutE[24]~reg0.CLK
clk => dataOutE[25]~reg0.CLK
clk => dataOutE[26]~reg0.CLK
clk => dataOutE[27]~reg0.CLK
clk => dataOutE[28]~reg0.CLK
clk => dataOutE[29]~reg0.CLK
clk => dataOutE[30]~reg0.CLK
clk => dataOutE[31]~reg0.CLK
clk => dataOutE[32]~reg0.CLK
clk => dataOutE[33]~reg0.CLK
clk => dataOutE[34]~reg0.CLK
clk => dataOutE[35]~reg0.CLK
clk => dataOutE[36]~reg0.CLK
clk => Outr[0].CLK
clk => Outr[1].CLK
clk => Outr[2].CLK
clk => Outr[3].CLK
clk => Outr[4].CLK
clk => rdreq~reg0.CLK
clk => step~4.DATAIN
empty => rdreq.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
empty => step.OUTPUTSELECT
reset => Outr[0].ACLR
reset => Outr[1].ACLR
reset => Outr[2].ACLR
reset => Outr[3].ACLR
reset => Outr[4].ACLR
reset => rdreq~reg0.ACLR
reset => step~6.DATAIN
reset => dataOutL[0]~reg0.ENA
reset => dataOutE[36]~reg0.ENA
reset => dataOutE[35]~reg0.ENA
reset => dataOutE[34]~reg0.ENA
reset => dataOutE[33]~reg0.ENA
reset => dataOutE[32]~reg0.ENA
reset => dataOutE[31]~reg0.ENA
reset => dataOutE[30]~reg0.ENA
reset => dataOutE[29]~reg0.ENA
reset => dataOutE[28]~reg0.ENA
reset => dataOutE[27]~reg0.ENA
reset => dataOutE[26]~reg0.ENA
reset => dataOutE[25]~reg0.ENA
reset => dataOutE[24]~reg0.ENA
reset => dataOutE[23]~reg0.ENA
reset => dataOutE[22]~reg0.ENA
reset => dataOutE[21]~reg0.ENA
reset => dataOutE[20]~reg0.ENA
reset => dataOutE[19]~reg0.ENA
reset => dataOutE[18]~reg0.ENA
reset => dataOutE[17]~reg0.ENA
reset => dataOutE[16]~reg0.ENA
reset => dataOutE[15]~reg0.ENA
reset => dataOutE[14]~reg0.ENA
reset => dataOutE[13]~reg0.ENA
reset => dataOutE[12]~reg0.ENA
reset => dataOutE[11]~reg0.ENA
reset => dataOutE[10]~reg0.ENA
reset => dataOutE[9]~reg0.ENA
reset => dataOutE[8]~reg0.ENA
reset => dataOutE[7]~reg0.ENA
reset => dataOutE[6]~reg0.ENA
reset => dataOutE[5]~reg0.ENA
reset => dataOutE[4]~reg0.ENA
reset => dataOutE[3]~reg0.ENA
reset => dataOutE[2]~reg0.ENA
reset => dataOutE[1]~reg0.ENA
reset => dataOutE[0]~reg0.ENA
reset => dataOutW[36]~reg0.ENA
reset => dataOutW[35]~reg0.ENA
reset => dataOutW[34]~reg0.ENA
reset => dataOutW[33]~reg0.ENA
reset => dataOutW[32]~reg0.ENA
reset => dataOutW[31]~reg0.ENA
reset => dataOutW[30]~reg0.ENA
reset => dataOutW[29]~reg0.ENA
reset => dataOutW[28]~reg0.ENA
reset => dataOutW[27]~reg0.ENA
reset => dataOutW[26]~reg0.ENA
reset => dataOutW[25]~reg0.ENA
reset => dataOutW[24]~reg0.ENA
reset => dataOutW[23]~reg0.ENA
reset => dataOutW[22]~reg0.ENA
reset => dataOutW[21]~reg0.ENA
reset => dataOutW[20]~reg0.ENA
reset => dataOutW[19]~reg0.ENA
reset => dataOutW[18]~reg0.ENA
reset => dataOutW[17]~reg0.ENA
reset => dataOutW[16]~reg0.ENA
reset => dataOutW[15]~reg0.ENA
reset => dataOutW[14]~reg0.ENA
reset => dataOutW[13]~reg0.ENA
reset => dataOutW[12]~reg0.ENA
reset => dataOutW[11]~reg0.ENA
reset => dataOutW[10]~reg0.ENA
reset => dataOutW[9]~reg0.ENA
reset => dataOutW[8]~reg0.ENA
reset => dataOutW[7]~reg0.ENA
reset => dataOutW[6]~reg0.ENA
reset => dataOutW[5]~reg0.ENA
reset => dataOutW[4]~reg0.ENA
reset => dataOutW[3]~reg0.ENA
reset => dataOutW[2]~reg0.ENA
reset => dataOutW[1]~reg0.ENA
reset => dataOutW[0]~reg0.ENA
reset => dataOutN[36]~reg0.ENA
reset => dataOutN[35]~reg0.ENA
reset => dataOutN[34]~reg0.ENA
reset => dataOutN[33]~reg0.ENA
reset => dataOutN[32]~reg0.ENA
reset => dataOutN[31]~reg0.ENA
reset => dataOutN[30]~reg0.ENA
reset => dataOutN[29]~reg0.ENA
reset => dataOutN[28]~reg0.ENA
reset => dataOutN[27]~reg0.ENA
reset => dataOutN[26]~reg0.ENA
reset => dataOutN[25]~reg0.ENA
reset => dataOutN[24]~reg0.ENA
reset => dataOutN[23]~reg0.ENA
reset => dataOutN[22]~reg0.ENA
reset => dataOutN[21]~reg0.ENA
reset => dataOutN[20]~reg0.ENA
reset => dataOutN[19]~reg0.ENA
reset => dataOutN[18]~reg0.ENA
reset => dataOutN[17]~reg0.ENA
reset => dataOutN[16]~reg0.ENA
reset => dataOutN[15]~reg0.ENA
reset => dataOutN[14]~reg0.ENA
reset => dataOutN[13]~reg0.ENA
reset => dataOutN[12]~reg0.ENA
reset => dataOutN[11]~reg0.ENA
reset => dataOutN[10]~reg0.ENA
reset => dataOutN[9]~reg0.ENA
reset => dataOutN[8]~reg0.ENA
reset => dataOutN[7]~reg0.ENA
reset => dataOutN[6]~reg0.ENA
reset => dataOutN[5]~reg0.ENA
reset => dataOutN[4]~reg0.ENA
reset => dataOutN[3]~reg0.ENA
reset => dataOutN[2]~reg0.ENA
reset => dataOutN[1]~reg0.ENA
reset => dataOutN[0]~reg0.ENA
reset => dataOutS[36]~reg0.ENA
reset => dataOutS[35]~reg0.ENA
reset => dataOutS[34]~reg0.ENA
reset => dataOutS[33]~reg0.ENA
reset => dataOutS[32]~reg0.ENA
reset => dataOutS[31]~reg0.ENA
reset => dataOutS[30]~reg0.ENA
reset => dataOutS[29]~reg0.ENA
reset => dataOutS[28]~reg0.ENA
reset => dataOutS[27]~reg0.ENA
reset => dataOutS[26]~reg0.ENA
reset => dataOutS[25]~reg0.ENA
reset => dataOutS[24]~reg0.ENA
reset => dataOutS[23]~reg0.ENA
reset => dataOutS[22]~reg0.ENA
reset => dataOutS[21]~reg0.ENA
reset => dataOutS[20]~reg0.ENA
reset => dataOutS[19]~reg0.ENA
reset => dataOutS[18]~reg0.ENA
reset => dataOutS[17]~reg0.ENA
reset => dataOutS[16]~reg0.ENA
reset => dataOutS[15]~reg0.ENA
reset => dataOutS[14]~reg0.ENA
reset => dataOutS[13]~reg0.ENA
reset => dataOutS[12]~reg0.ENA
reset => dataOutS[11]~reg0.ENA
reset => dataOutS[10]~reg0.ENA
reset => dataOutS[9]~reg0.ENA
reset => dataOutS[8]~reg0.ENA
reset => dataOutS[7]~reg0.ENA
reset => dataOutS[6]~reg0.ENA
reset => dataOutS[5]~reg0.ENA
reset => dataOutS[4]~reg0.ENA
reset => dataOutS[3]~reg0.ENA
reset => dataOutS[2]~reg0.ENA
reset => dataOutS[1]~reg0.ENA
reset => dataOutS[0]~reg0.ENA
reset => dataOutL[36]~reg0.ENA
reset => dataOutL[35]~reg0.ENA
reset => dataOutL[34]~reg0.ENA
reset => dataOutL[33]~reg0.ENA
reset => dataOutL[32]~reg0.ENA
reset => dataOutL[31]~reg0.ENA
reset => dataOutL[30]~reg0.ENA
reset => dataOutL[29]~reg0.ENA
reset => dataOutL[28]~reg0.ENA
reset => dataOutL[27]~reg0.ENA
reset => dataOutL[26]~reg0.ENA
reset => dataOutL[25]~reg0.ENA
reset => dataOutL[24]~reg0.ENA
reset => dataOutL[23]~reg0.ENA
reset => dataOutL[22]~reg0.ENA
reset => dataOutL[21]~reg0.ENA
reset => dataOutL[20]~reg0.ENA
reset => dataOutL[19]~reg0.ENA
reset => dataOutL[18]~reg0.ENA
reset => dataOutL[17]~reg0.ENA
reset => dataOutL[16]~reg0.ENA
reset => dataOutL[15]~reg0.ENA
reset => dataOutL[14]~reg0.ENA
reset => dataOutL[13]~reg0.ENA
reset => dataOutL[12]~reg0.ENA
reset => dataOutL[11]~reg0.ENA
reset => dataOutL[10]~reg0.ENA
reset => dataOutL[9]~reg0.ENA
reset => dataOutL[8]~reg0.ENA
reset => dataOutL[7]~reg0.ENA
reset => dataOutL[6]~reg0.ENA
reset => dataOutL[5]~reg0.ENA
reset => dataOutL[4]~reg0.ENA
reset => dataOutL[3]~reg0.ENA
reset => dataOutL[2]~reg0.ENA
reset => dataOutL[1]~reg0.ENA


