<h1 align="center">
  Welcome Ladies and Gentlemen ðŸ‘‹
</h1>

### ðŸ”­ Currently working on

- **Parallel subsystem prototype in VHDL (FPGA)**  
  Designing, testing and experimenting with pipelined / parallel hardware logic.
- **Practical C programming course**
  From fundamentals â†’ memory â†’ real projects and system-level programming.

---

### ðŸŒ± Currently learning

- VHDL / FPGA / digital design  
- Modern C / C23 / CMake  
- Algorithms & problem solving (LeetCode)

---

### ðŸ“Š Tech stack

**Languages / Tools I use:**

`C` Â· `C23` Â· `C++` Â· `VHDL`, `python`  
STM32 / ESP32 Â· FreeRTOS  
CMake / Make Â· GCC / clang  
Python (automation scripts)

---

### ðŸ“ˆ Stats

<div align="center">

<img src="https://github-readme-stats.vercel.app/api?username=Diadkov&show_icons=true&theme=radical" height="165">
<img src="https://github-readme-streak-stats.herokuapp.com/?user=Diadkov&theme=radical" height="165">

</div>
