

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_wrapper_6'
================================================================
* Date:           Thu Sep 12 16:27:03 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.067 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1441|     1441|  7.205 us|  7.205 us|  1441|  1441|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58  |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1  |       67|       67|   0.335 us|   0.335 us|   67|   67|       no|
        |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65    |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1000_1_VITIS_LOOP_1001_2  |     1440|     1440|        90|          -|          -|    16|        no|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       74|      357|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      119|    -|
|Register             |        -|     -|       14|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|     0|       88|      503|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65    |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI    |        0|   0|  14|  159|    0|
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58  |C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1  |        0|   0|  60|  198|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                           |                                                      |        0|   0|  74|  357|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_U  |C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb  |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                    |        4|  0|   0|    0|    16|  128|     1|         2048|
    +-----------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1000_fu_86_p2   |         +|   0|  0|  12|           5|           1|
    |icmp_ln1000_fu_80_p2  |      icmp|   0|  0|  13|           5|           6|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          11|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  37|          7|    1|          7|
    |ap_done                                   |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_1_1_write  |   9|          2|    1|          2|
    |fifo_C_drain_PE_1_1_read                  |   9|          2|    1|          2|
    |indvar_flatten13_fu_50                    |   9|          2|    5|         10|
    |local_C_address0                          |  14|          3|    4|         12|
    |local_C_ce0                               |  14|          3|    1|          3|
    |local_C_ce1                               |   9|          2|    1|          2|
    |local_C_we1                               |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 119|         25|   16|         42|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                    | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                    |  6|   0|    6|          0|
    |ap_done_reg                                                                  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65_ap_start_reg    |  1|   0|    1|          0|
    |indvar_flatten13_fu_50                                                       |  5|   0|    5|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                        | 14|   0|   14|          0|
    +-----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|  C_drain_IO_L1_out_boundary_wrapper.6|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_1_din             |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_num_data_valid  |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_fifo_cap        |   in|    2|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_full_n          |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_1_write           |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L1_out_1_1|       pointer|
|fifo_C_drain_PE_1_1_dout                           |   in|   32|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_num_data_valid                 |   in|    2|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_fifo_cap                       |   in|    2|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_empty_n                        |   in|    1|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
|fifo_C_drain_PE_1_1_read                           |  out|    1|     ap_fifo|                   fifo_C_drain_PE_1_1|       pointer|
+---------------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_C_drain_PE_1_1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.20ns)   --->   "%local_C = alloca i64 1" [src/kernel_kernel.cpp:996->src/kernel_kernel.cpp:1028]   --->   Operation 12 'alloca' 'local_C' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln997 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_C, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:997->src/kernel_kernel.cpp:1028]   --->   Operation 13 'specmemcore' 'specmemcore_ln997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln1000 = store i5 0, i5 %indvar_flatten13" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 14 'store' 'store_ln1000' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1000 = br void %entry2.i.i" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 15 'br' 'br_ln1000' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i5 %indvar_flatten13" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 16 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.70ns)   --->   "%icmp_ln1000 = icmp_eq  i5 %indvar_flatten13_load, i5 16" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 17 'icmp' 'icmp_ln1000' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln1000 = add i5 %indvar_flatten13_load, i5 1" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 18 'add' 'add_ln1000' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1000 = br i1 %icmp_ln1000, void %for.cond.cleanup11.i, void %_Z26C_drain_IO_L1_out_boundaryiiRN3hls6streamI7ap_uintILi128EELi0EEERNS0_IfLi0EEE.exit" [src/kernel_kernel.cpp:1000->src/kernel_kernel.cpp:1028]   --->   Operation 19 'br' 'br_ln1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = (!icmp_ln1000)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1, i128 %local_C, i32 %fifo_C_drain_PE_1_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!icmp_ln1000)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln1001 = store i5 %add_ln1000, i5 %indvar_flatten13" [src/kernel_kernel.cpp:1001->src/kernel_kernel.cpp:1028]   --->   Operation 22 'store' 'store_ln1001' <Predicate = (!icmp_ln1000)> <Delay = 0.38>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln1033 = ret" [src/kernel_kernel.cpp:1033]   --->   Operation 23 'ret' 'ret_ln1033' <Predicate = (icmp_ln1000)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1, i128 %local_C, i32 %fifo_C_drain_PE_1_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_134 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_134' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%empty_135 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI, i128 %local_C, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1000_1_VITIS_LOOP_1001_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1001 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/kernel_kernel.cpp:1001->src/kernel_kernel.cpp:1028]   --->   Operation 30 'specloopname' 'specloopname_ln1001' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI, i128 %local_C, i128 %fifo_C_drain_C_drain_IO_L1_out_1_1"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1001 = br void %entry2.i.i" [src/kernel_kernel.cpp:1001->src/kernel_kernel.cpp:1028]   --->   Operation 32 'br' 'br_ln1001' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten13      (alloca           ) [ 0111111]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
local_C               (alloca           ) [ 0011111]
specmemcore_ln997     (specmemcore      ) [ 0000000]
store_ln1000          (store            ) [ 0000000]
br_ln1000             (br               ) [ 0000000]
indvar_flatten13_load (load             ) [ 0000000]
icmp_ln1000           (icmp             ) [ 0011111]
add_ln1000            (add              ) [ 0000000]
br_ln1000             (br               ) [ 0000000]
empty                 (wait             ) [ 0000000]
store_ln1001          (store            ) [ 0000000]
ret_ln1033            (ret              ) [ 0000000]
call_ln0              (call             ) [ 0000000]
empty_134             (wait             ) [ 0000000]
empty_135             (wait             ) [ 0000000]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specloopname_ln1001   (specloopname     ) [ 0000000]
call_ln0              (call             ) [ 0000000]
br_ln1001             (br               ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_PE_1_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_1_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_1000_1_VITIS_LOOP_1001_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten13_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="local_C_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="0" slack="0"/>
<pin id="67" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="128" slack="0"/>
<pin id="69" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln1000_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="5" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1000/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="indvar_flatten13_load_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="5" slack="1"/>
<pin id="79" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln1000_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1000/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="add_ln1000_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1000/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln1001_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="5" slack="1"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1001/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="indvar_flatten13_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="0"/>
<pin id="99" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="65" pin=2"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="77" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="86" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="50" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="103"><net_src comp="97" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_1 | {5 6 }
 - Input state : 
	Port: C_drain_IO_L1_out_boundary_wrapper.6 : fifo_C_drain_PE_1_1 | {2 3 }
  - Chain level:
	State 1
		specmemcore_ln997 : 1
		store_ln1000 : 1
	State 2
		icmp_ln1000 : 1
		add_ln1000 : 1
		br_ln1000 : 2
		store_ln1001 : 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   call   | grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58 |  0.387  |   182   |    81   |
|          |  grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65  |  0.387  |    15   |    81   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   icmp   |                        icmp_ln1000_fu_80                       |    0    |    0    |    12   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|    add   |                        add_ln1000_fu_86                        |    0    |    0    |    12   |
|----------|----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                |  0.774  |   197   |   186   |
|----------|----------------------------------------------------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|local_C|    4   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    4   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|indvar_flatten13_reg_97|    5   |
+-----------------------+--------+
|         Total         |    5   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   197  |   186  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    5   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   202  |   186  |
+-----------+--------+--------+--------+--------+
