/dts-v1/;

/ {
        #address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Huawei Technologies, Inc. MSM8994 Angler V4";
	compatible = "qcom,msm8994-mtp", "qcom,msm8994", "qcom,mtp";
	qcom,msm-id = <0xcf 0x20000>;
	qcom,pmic-id = <0x10009 0x1000a 0x0 0x0>;
	interrupt-parent = <0x1>;
	qcom,board-id = <0x1f55 0x0>;
	huawei,modem_id = <0xfd000100 0x0>;

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		compatible = "simple-bus";

		interrupt-controller@f9000000 {
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			#interrupt-cells = <0x3>;
			reg = <0xf9000000 0x1000 0xf9002000 0x1000>;
			linux,phandle = <0x1>;
			phandle = <0x1>;
		};
		qcom,mmsscc@fd8c0000 {
			compatible = "qcom,mmsscc-8994v2";
			reg = <0xfd8c0000 0x5200>;
			reg-names = "cc_base";
			vdd_dig-supply = <0xf3>;
			mmpll4_dig-supply = <0xf3>;
			mmpll4_analog-supply = <0x2c>;
			clock-names = "xo", "gpll0", "mmssnoc_ahb", "oxili_gfx3d_clk", "pclk0_src", "pclk1_src", "byte0_src", "byte1_src", "extpclk_src";
			clocks = <0x47 0x79e95308 0xaa 0xded70aa 0x47 0xccd4bd4c 0x47 0xe0405056 0x31 0xf261a1a6 0x31 0xf261a1a6 0x31 0x64a23fa0 0x31 0x64a23fa0 0xfe 0xacaed5e6>;
			#clock-cells = <0x1>;
			linux,phandle = <0x1e>;
			phandle = <0x1e>;
		};

		qcom,iommu@fdb10000 {
			compatible = "qcom,msm-smmu-v1";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			reg = <0xfdb10000 0x10000>;
			reg-names = "iommu_base";
			interrupts = <0x0 0x26 0x0 0x0 0xe5 0x0 0x0 0xe7 0x0 0x0 0xe6 0x0 0x0 0xe8 0x0>;
			interrupt-names = "pmon", "global_cfg_NS_irq", "global_client_NS_irq", "global_cfg_S_irq", "global_client_S_irq";
			label = "kgsl_iommu";
			qcom,msm-bus,name = "kgsl_ebi";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x3e8>;
			status = "ok";
			qcom,iommu-pmu-ngroups = <0x1>;
			qcom,iommu-pmu-ncounters = <0x8>;
			qcom,iommu-pmu-event-classes = <0x0 0x1 0x8 0x9 0xa 0x10 0x11 0x12 0x80 0x81 0x82 0x83 0x90 0x91 0x92 0xb0 0xb1>;
			qcom,iommu-bfb-regs = <0x2000 0x204c 0x2060 0x2514 0x2540 0x256c 0x20ac 0x215c 0x220c 0x22bc 0x2314 0x2394 0x2414 0x2494 0x2008 0x2600 0x2604 0x2608 0x260c 0x2610 0x2614 0x2618 0x261c 0x2620 0x2624 0x2628 0x262c>;
			qcom,iommu-bfb-data = <0x3 0x3 0x1555 0x0 0x0 0x10 0x0 0x120 0x120 0x10 0x0 0x0 0x0 0x1 0x0 0x7 0x0 0x20 0x20 0xc 0x0 0x0 0x0 0x10 0x0 0x0 0x10>;
			vdd-supply = <0x19b>;
			qcom,alt-vdd-supply = <0x19c>;
			qcom,iommu-secure-id = <0x12>;
			clocks = <0x1e 0x40c75e70 0x1e 0xcc8b032c>;
			clock-names = "core_clk", "iface_clk";
			linux,phandle = <0x1c1>;
			phandle = <0x1c1>;

			qcom,iommu-ctx@fdb18000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdb18000 0x1000>;
				interrupts = <0x0 0xf1 0x0>;
				qcom,iommu-ctx-sids = <0x0 0x1>;
				label = "gfx3d_user";
			};

			qcom,iommu-ctx@fdb19000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdb19000 0x1000>;
				interrupts = <0x0 0xf1 0x0>;
				qcom,iommu-ctx-sids;
				label = "gfx3d_priv";
			};

			qcom,iommu-ctx@fdb1a000 {
				compatible = "qcom,msm-smmu-v1-ctx";
				reg = <0xfdb1a000 0x1000>;
				interrupts = <0x0 0xf1 0x0 0x0 0xf0 0x0>;
				qcom,iommu-ctx-sids = <0x2>;
				label = "gfx3d_spare";
				qcom,secure-context;
				linux,contiguous-region = <0x198>;
			};
		};

        	qcom,kgsl-busmon {
			label = "kgsl-busmon";
			compatible = "qcom,kgsl-busmon";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			qcom,src-dst-ports = <0x1a 0x200>;
			qcom,bw-tbl = <0x0 0x2fa 0x478 0x5f5 0x8f0 0xdb5 0x104d 0x1497 0x1728 0x1ee0 0x269f 0x2e57>;
			linux,phandle = <0x1c0>;
			phandle = <0x1c0>;
		};

		qcom,gpu-bwmon {
			compatible = "qcom,bimc-bwmon";
			reg = <0xfc390000 0x300 0xfc381000 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0xb7 0x4>;
			qcom,mport = <0x2>;
			qcom,target-dev = <0x1c0>;
		};

		qcom,kgsl-3d0@fdb00000 {
			label = "kgsl-3d0";
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			reg = <0xfdb00000 0x40000>;
			reg-names = "kgsl_3d0_reg_memory";
//javad start
			interrupt-parent = <0x1>;
//javad end
			interrupts = <0x0 0x21 0x0>;
			interrupt-names = "kgsl_3d0_irq";
			qcom,id = <0x0>;
			qcom,chipid = <0x4030001>;
			qcom,initial-pwrlevel = <0x4>;
			qcom,idle-timeout = <0x50>;
			qcom,strtstp-sleepwake;
			qcom,pm-qos-active-latency = <0x1f5>;
			qcom,pm-qos-wakeup-latency = <0x65>;
			qcom,clk-map = <0x86>;
			clocks = <0x1e 0x40c75e70 0x1e 0xcc8b032c 0x1e 0x18e21c57>;
			clock-names = "core_clk", "iface_clk", "rbbmtimer_clk";
			qcom,gpubw-dev = <0x1c0>;
			qcom,bus-control;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xa>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x186a00 0x1a 0x200 0x0 0x249f00 0x1a 0x200 0x0 0x382700 0x1a 0x200 0x0 0x42c5c0 0x1a 0x200 0x0 0x5459c0 0x1a 0x200 0x0 0x5ed940 0x1a 0x200 0x0 0x7e7700 0x1a 0x200 0x0 0x9e3400 0x1a 0x200 0x0 0xbdd1c0>;
			vddcx-supply = <0x19b>;
			vdd-supply = <0x19c>;
			iommu = <0x1c1>;
			coresight-id = <0x43>;
			coresight-name = "coresight-gfx";
			coresight-nr-inports = <0x0>;
			coresight-outports = <0x0>;
			coresight-child-list = <0x48>;
			coresight-child-ports = <0x4>;

			qcom,gpu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@0 {
					reg = <0x0>;
					qcom,gpu-freq = <0x23c34600>;
					qcom,bus-freq = <0x8>;
					qcom,bus-min = <0x7>;
					qcom,bus-max = <0x9>;
				};

				qcom,gpu-pwrlevel@1 {
					reg = <0x1>;
					qcom,gpu-freq = <0x1e65fb80>;
					qcom,bus-freq = <0x7>;
					qcom,bus-min = <0x6>;
					qcom,bus-max = <0x8>;
				};

				qcom,gpu-pwrlevel@2 {
					reg = <0x2>;
					qcom,gpu-freq = <0x1ad27480>;
					qcom,bus-freq = <0x6>;
					qcom,bus-min = <0x5>;
					qcom,bus-max = <0x7>;
				};

				qcom,gpu-pwrlevel@3 {
					reg = <0x3>;
					qcom,gpu-freq = <0x173eed80>;
					qcom,bus-freq = <0x5>;
					qcom,bus-min = <0x4>;
					qcom,bus-max = <0x6>;
				};

				qcom,gpu-pwrlevel@4 {
					reg = <0x4>;
					qcom,gpu-freq = <0x122dee40>;
					qcom,bus-min = <0x2>;
					qcom,bus-max = <0x4>;
					qcom,bus-freq = <0x3>;
				};

				qcom,gpu-pwrlevel@5 {
					reg = <0x5>;
					qcom,gpu-freq = <0xaba9500>;
					qcom,bus-freq = <0x2>;
					qcom,bus-min = <0x1>;
					qcom,bus-max = <0x3>;
				};

				qcom,gpu-pwrlevel@6 {
					reg = <0x6>;
					qcom,gpu-freq = <0x19bfcc0>;
					qcom,bus-freq = <0x0>;
					qcom,bus-min = <0x0>;
					qcom,bus-max = <0x0>;
				};
			};
/*
			qcom,ocmem-bus-client {
				qcom,msm-bus,name = "gpu-ocmem";
				qcom,msm-bus,num-cases = <0x7>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x59 0x296 0x0 0x927c00 0x59 0x296 0x0 0x7c8300 0x59 0x296 0x0 0x6ddd00 0x59 0x296 0x0 0x5f3700 0x59 0x296 0x0 0x4a7680 0x59 0x296 0x0 0x2bf200 0x59 0x296 0x0 0x0>;
			};
*/
		};        

  
		qcom,gdsc@fd8c4034 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_oxili_cx";
			reg = <0xfd8c4034 0x4>;
			status = "ok";
			linux,phandle = <0x19b>;
			phandle = <0x19b>;
		};

		qcom,gdsc@fd8c4024 {
			compatible = "qcom,gdsc";
			regulator-name = "gdsc_oxili_gx";
			reg = <0xfd8c4024 0x4>;
			status = "ok";
			clock-names = "core_clk";
			clocks = <0x1e 0x40c75e70>;
			parent-supply = <0x20>;
			linux,phandle = <0x19c>;
			phandle = <0x19c>;
		};

	};
};
