Analysis & Synthesis report for SLC3
Mon Oct 18 23:35:42 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |slc3_testtop|slc3:slc|ISDU:state_controller|State
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: test_memory:mem
 17. Parameter Settings for User Entity Instance: test_memory:mem|memory_parser:parser
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "slc3:slc|datapath:d0"
 20. Port Connectivity Checks: "slc3:slc"
 21. Signal Tap Logic Analyzer Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Connections to In-System Debugging Instance "auto_signaltap_0"
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 18 23:35:41 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; SLC3                                        ;
; Top-level Entity Name              ; slc3_testtop                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,105                                       ;
;     Total combinational functions  ; 1,183                                       ;
;     Dedicated logic registers      ; 1,398                                       ;
; Total registers                    ; 1398                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,448                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; slc3_testtop       ; SLC3               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+
; test_memory.sv                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv                                                     ;             ;
; synchronizers.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv                                                   ;             ;
; slc3_testtop.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv                                                    ;             ;
; SLC3_2.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/SLC3_2.sv                                                          ;             ;
; slc3.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv                                                            ;             ;
; memory_contents.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/memory_contents.sv                                                 ;             ;
; Mem2IO.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/Mem2IO.sv                                                          ;             ;
; ISDU.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/ISDU.sv                                                            ;             ;
; RegUnit.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/RegUnit.sv                                                         ;             ;
; PC_Unit.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv                                                         ;             ;
; MAR_Unit.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/MAR_Unit.sv                                                        ;             ;
; MDR_Unit.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/MDR_Unit.sv                                                        ;             ;
; datapath.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv                                                        ;             ;
; IR_Unit.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/IR_Unit.sv                                                         ;             ;
; HexDriver.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/HexDriver.sv                                                       ;             ;
; Decoder.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/Decoder.sv                                                         ;             ;
; ALU_Unit.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/ALU_Unit.sv                                                        ;             ;
; RegFile.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/RegFile.sv                                                         ;             ;
; BEN_Unit.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/BEN_Unit.sv                                                        ;             ;
; LED_unit.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/LED_unit.sv                                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                              ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                         ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                            ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                               ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                     ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                   ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                   ;             ;
; db/altsyncram_4g14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/altsyncram_4g14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                   ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                 ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                    ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                            ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                 ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                    ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                     ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                   ;             ;
; db/mux_i7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/mux_i7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                 ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                     ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;             ;
; db/cntr_drh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_drh.tdf                                                    ;             ;
; db/cmpr_jrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_jrb.tdf                                                    ;             ;
; db/cntr_8hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_8hi.tdf                                                    ;             ;
; db/cntr_4rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_4rh.tdf                                                    ;             ;
; db/cmpr_grb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_grb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld  ;
; db/ip/sldd6939449/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; db/altsyncram_f6g1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/ENIAC/Desktop/ECE385/Lab5/db/altsyncram_f6g1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,105     ;
;                                             ;           ;
; Total combinational functions               ; 1183      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 714       ;
;     -- 3 input functions                    ; 309       ;
;     -- <=2 input functions                  ; 160       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1062      ;
;     -- arithmetic mode                      ; 121       ;
;                                             ;           ;
; Total registers                             ; 1398      ;
;     -- Dedicated logic registers            ; 1398      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
; Total memory bits                           ; 8448      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 935       ;
; Total fan-out                               ; 9447      ;
; Average fan-out                             ; 3.43      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |slc3_testtop                                                                                                                           ; 1183 (1)            ; 1398 (0)                  ; 8448        ; 0          ; 0            ; 0       ; 0         ; 51   ; 0            ; 0          ; |slc3_testtop                                                                                                                                                                                                                                                                                                                                            ; slc3_testtop                      ; work         ;
;    |slc3:slc|                                                                                                                           ; 544 (0)             ; 239 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc                                                                                                                                                                                                                                                                                                                                   ; slc3                              ; work         ;
;       |HexDriver:hex_drivers[0]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[0]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[1]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[1]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[2]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[2]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |HexDriver:hex_drivers[3]|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|HexDriver:hex_drivers[3]                                                                                                                                                                                                                                                                                                          ; HexDriver                         ; work         ;
;       |ISDU:state_controller|                                                                                                           ; 48 (48)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|ISDU:state_controller                                                                                                                                                                                                                                                                                                             ; ISDU                              ; work         ;
;       |Mem2IO:memory_subsystem|                                                                                                         ; 23 (23)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|Mem2IO:memory_subsystem                                                                                                                                                                                                                                                                                                           ; Mem2IO                            ; work         ;
;       |datapath:d0|                                                                                                                     ; 445 (80)            ; 196 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0                                                                                                                                                                                                                                                                                                                       ; datapath                          ; work         ;
;          |ALU_Unit:alu|                                                                                                                 ; 111 (111)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|ALU_Unit:alu                                                                                                                                                                                                                                                                                                          ; ALU_Unit                          ; work         ;
;          |BEN_Unit:ben|                                                                                                                 ; 13 (4)              ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|BEN_Unit:ben                                                                                                                                                                                                                                                                                                          ; BEN_Unit                          ; work         ;
;             |Flipflop:BEN_ff|                                                                                                           ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|BEN_Unit:ben|Flipflop:BEN_ff                                                                                                                                                                                                                                                                                          ; Flipflop                          ; work         ;
;             |Flipflop:NZP_ff[0]|                                                                                                        ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|BEN_Unit:ben|Flipflop:NZP_ff[0]                                                                                                                                                                                                                                                                                       ; Flipflop                          ; work         ;
;             |Flipflop:NZP_ff[1]|                                                                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|BEN_Unit:ben|Flipflop:NZP_ff[1]                                                                                                                                                                                                                                                                                       ; Flipflop                          ; work         ;
;             |Flipflop:NZP_ff[2]|                                                                                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|BEN_Unit:ben|Flipflop:NZP_ff[2]                                                                                                                                                                                                                                                                                       ; Flipflop                          ; work         ;
;          |Decoder:decoder|                                                                                                              ; 48 (48)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|Decoder:decoder                                                                                                                                                                                                                                                                                                       ; Decoder                           ; work         ;
;          |IR_Unit:ir|                                                                                                                   ; 15 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|IR_Unit:ir                                                                                                                                                                                                                                                                                                            ; IR_Unit                           ; work         ;
;             |Reg_16:IR_reg|                                                                                                             ; 15 (15)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg                                                                                                                                                                                                                                                                                              ; Reg_16                            ; work         ;
;          |LED_Unit:led|                                                                                                                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|LED_Unit:led                                                                                                                                                                                                                                                                                                          ; LED_Unit                          ; work         ;
;          |MAR_Unit:mar|                                                                                                                 ; 2 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|MAR_Unit:mar                                                                                                                                                                                                                                                                                                          ; MAR_Unit                          ; work         ;
;             |Reg_16:MAR_reg|                                                                                                            ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg                                                                                                                                                                                                                                                                                           ; Reg_16                            ; work         ;
;          |MDR_Unit:mdr|                                                                                                                 ; 19 (0)              ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|MDR_Unit:mdr                                                                                                                                                                                                                                                                                                          ; MDR_Unit                          ; work         ;
;             |Reg_16:MDR_reg|                                                                                                            ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg                                                                                                                                                                                                                                                                                           ; Reg_16                            ; work         ;
;          |PC_Unit:pc|                                                                                                                   ; 50 (48)             ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|PC_Unit:pc                                                                                                                                                                                                                                                                                                            ; PC_Unit                           ; work         ;
;             |Reg_16:PC_Reg|                                                                                                             ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg                                                                                                                                                                                                                                                                                              ; Reg_16                            ; work         ;
;          |RegFile:regfile|                                                                                                              ; 97 (85)             ; 128 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile                                                                                                                                                                                                                                                                                                       ; RegFile                           ; work         ;
;             |Reg_16:Reg[0]|                                                                                                             ; 3 (3)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[0]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[1]|                                                                                                             ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[1]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[2]|                                                                                                             ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[2]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[3]|                                                                                                             ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[3]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[4]|                                                                                                             ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[4]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[5]|                                                                                                             ; 2 (2)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[5]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[6]|                                                                                                             ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[6]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;             |Reg_16:Reg[7]|                                                                                                             ; 1 (1)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[7]                                                                                                                                                                                                                                                                                         ; Reg_16                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 513 (2)             ; 1066 (132)                ; 8448        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 511 (0)             ; 934 (0)                   ; 8448        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 511 (88)            ; 934 (338)                 ; 8448        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 8448        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_4g14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 8448        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4g14:auto_generated                                                                                                                                                 ; altsyncram_4g14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 156 (1)             ; 346 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 132 (0)             ; 330 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 198 (198)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 132 (0)             ; 132 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 23 (23)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 130 (9)             ; 115 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_drh:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_drh:auto_generated                                                             ; cntr_drh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 66 (66)             ; 66 (66)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync:button_sync[0]|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sync:button_sync[0]                                                                                                                                                                                                                                                                                                                        ; sync                              ; work         ;
;    |sync:button_sync[1]|                                                                                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |slc3_testtop|sync:button_sync[1]                                                                                                                                                                                                                                                                                                                        ; sync                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4g14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 66           ; 128          ; 66           ; 8448 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |slc3_testtop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |slc3_testtop|slc3:slc|ISDU:state_controller|State                                                                                                                                                                                                                                                                                                                                       ;
+----------------+------------+------------+------------+--------------+--------------+--------------+------------+--------------+--------------+--------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; State.S_23 ; State.S_22 ; State.S_21 ; State.S_16_3 ; State.S_16_2 ; State.S_16_1 ; State.S_27 ; State.S_25_3 ; State.S_25_2 ; State.S_25_1 ; State.S_0 ; State.S_12 ; State.S_04 ; State.S_07 ; State.S_06 ; State.S_09 ; State.S_05 ; State.S_01 ; State.S_32 ; State.S_35 ; State.S_33_3 ; State.S_33_2 ; State.S_33_1 ; State.S_18 ; State.PauseIR2 ; State.PauseIR1 ; State.Halted ;
+----------------+------------+------------+------------+--------------+--------------+--------------+------------+--------------+--------------+--------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+
; State.Halted   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; State.PauseIR1 ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; State.PauseIR2 ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; State.S_18     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; State.S_33_1   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_2   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_3   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_35     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_32     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_01     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_05     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_09     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_06     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_07     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_04     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_12     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_0      ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 1         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_1   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 1            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_2   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 1            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_3   ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 1            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_27     ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_1   ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_2   ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_3   ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_21     ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_22     ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_23     ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0            ; 0            ; 0            ; 0         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+------------+------------+------------+--------------+--------------+--------------+------------+--------------+--------------+--------------+-----------+------------+------------+------------+------------+------------+------------+------------+------------+------------+--------------+--------------+--------------+------------+----------------+----------------+--------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; slc3:slc|ISDU:state_controller|State~2 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~3 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~4 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~5 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~6 ; Lost fanout        ;
; slc3:slc|ISDU:state_controller|State~7 ; Lost fanout        ;
; Total Number of Removed Registers = 6  ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1398  ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 393   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 676   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[9]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|Mem2IO:memory_subsystem|hex_data[4]                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[7]|Data_out[4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[6]|Data_out[4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[5]|Data_out[10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[4]|Data_out[11] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[3]|Data_out[15] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[2]|Data_out[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[1]|Data_out[5]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Reg_16:Reg[0]|Data_out[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[6]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|BEN_Unit:ben|Flipflop:NZP_ff[0]|Data_out   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[14]   ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[8]       ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |slc3_testtop|slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[1]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|datapath:d0|Decoder:decoder|Mux0                       ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|datapath:d0|RegFile:regfile|Mux5                       ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|datapath:d0|ALU_Unit:alu|B_In[6]                       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |slc3_testtop|slc3:slc|datapath:d0|Mux0                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:mem ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; size           ; 256   ; Signed Integer                      ;
; init_external  ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:mem|memory_parser:parser ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; size           ; 256   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 66                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 66                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 219                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 66                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc|datapath:d0"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; MARMUX    ; Input  ; Info     ; Stuck at GND                                                                        ;
; IR[10..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IR[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:slc"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ADDR[15..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 66                  ; 66               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 241                         ;
;     ENA               ; 210                         ;
;     SCLR              ; 2                           ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 549                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 504                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 394                         ;
;                       ;                             ;
; Max LUT depth         ; 14.50                       ;
; Average LUT depth     ; 8.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                          ;
+---------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+
; Name                                                          ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                             ; Details ;
+---------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+
; Clk                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Clk                                                           ; N/A     ;
; Continue                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; Continue                                                      ; N/A     ;
; Continue                                                      ; post-fitting ; connected ; Top                            ; post-synthesis    ; Continue                                                      ; N/A     ;
; Run                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Run                                                           ; N/A     ;
; Run                                                           ; post-fitting ; connected ; Top                            ; post-synthesis    ; Run                                                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                          ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[0]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[0]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[10]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[10]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[11]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[11]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[12]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[12]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[13]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[13]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[14]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[14]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[15]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[15]    ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[1]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[1]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[2]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[2]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[3]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[3]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[4]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[4]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[5]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[5]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[6]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[6]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[7]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[7]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[8]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[8]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[9]     ; N/A     ;
; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|IR_Unit:ir|Reg_16:IR_reg|Data_out[9]     ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[0]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[0]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[10] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[10] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[11] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[11] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[12] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[12] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[13] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[13] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[14] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[14] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[15] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[15] ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[1]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[1]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[2]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[2]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[3]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[3]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[4]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[4]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[5]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[5]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[6]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[6]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[7]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[7]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[8]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[8]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[9]  ; N/A     ;
; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MAR_Unit:mar|Reg_16:MAR_reg|Data_out[9]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[0]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[0]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[0]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[10] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[10] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[10] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[11] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[11] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[11] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[12] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[12] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[12] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[13] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[13] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[13] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[14] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[14] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[14] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[15] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[15] ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[15] ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[1]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[1]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[1]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[2]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[2]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[2]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[3]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[3]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[3]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[4]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[4]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[4]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[5]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[5]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[5]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[6]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[6]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[6]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[7]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[7]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[7]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[8]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[8]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[8]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[9]  ; N/A     ;
; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[9]  ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|MDR_Unit:mdr|Reg_16:MDR_reg|Data_out[9]  ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[0]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[0]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[0]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[10]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[10]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[10]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[11]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[11]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[11]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[12]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[12]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[12]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[13]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[13]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[13]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[14]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[14]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[14]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[15]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[15]    ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[15]    ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[1]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[1]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[1]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[2]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[2]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[2]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[3]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[3]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[3]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[4]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[4]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[4]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[5]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[5]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[5]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[6]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[6]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[6]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[7]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[7]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[7]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[8]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[8]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[8]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[9]     ; N/A     ;
; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[9]     ; post-fitting ; connected ; Top                            ; post-synthesis    ; slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg|Data_out[9]     ; N/A     ;
+---------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 18 23:35:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c SLC3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv Line: 26
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv Line: 7
    Info (12023): Found entity 2: sync_r0 File: C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv Line: 21
    Info (12023): Found entity 3: sync_r1 File: C:/Users/ENIAC/Desktop/ECE385/Lab5/synchronizers.sv Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file slc3_testtop.sv
    Info (12023): Found entity 1: slc3_testtop File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file slc3_sramtop.sv
    Info (12023): Found entity 1: slc3_sramtop File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_sramtop.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/ENIAC/Desktop/ECE385/Lab5/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/ENIAC/Desktop/ECE385/Lab5/memory_contents.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/ENIAC/Desktop/ECE385/Lab5/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/ENIAC/Desktop/ECE385/Lab5/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file instantiateram.sv
    Info (12023): Found entity 1: Instantiateram File: C:/Users/ENIAC/Desktop/ECE385/Lab5/Instantiateram.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file regunit.sv
    Info (12023): Found entity 1: Reg_16 File: C:/Users/ENIAC/Desktop/ECE385/Lab5/RegUnit.sv Line: 1
    Info (12023): Found entity 2: Flipflop File: C:/Users/ENIAC/Desktop/ECE385/Lab5/RegUnit.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file pc_unit.sv
    Info (12023): Found entity 1: PC_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mar_unit.sv
    Info (12023): Found entity 1: MAR_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/MAR_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr_unit.sv
    Info (12023): Found entity 1: MDR_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/MDR_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ir_unit.sv
    Info (12023): Found entity 1: IR_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/IR_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_fetch.sv
    Info (12023): Found entity 1: testbench_fetch File: C:/Users/ENIAC/Desktop/ECE385/Lab5/testbench_fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/ENIAC/Desktop/ECE385/Lab5/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: Decoder File: C:/Users/ENIAC/Desktop/ECE385/Lab5/Decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_unit.sv
    Info (12023): Found entity 1: ALU_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/ALU_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/ENIAC/Desktop/ECE385/Lab5/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile File: C:/Users/ENIAC/Desktop/ECE385/Lab5/RegFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ben_unit.sv
    Info (12023): Found entity 1: BEN_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/BEN_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench_slc3.sv
    Info (12023): Found entity 1: testbench_slc3 File: C:/Users/ENIAC/Desktop/ECE385/Lab5/testbench_slc3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_unit.sv
    Info (12023): Found entity 1: LED_Unit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/LED_unit.sv Line: 1
Info (12127): Elaborating entity "slc3_testtop" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:button_sync[0]" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv Line: 15
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:slc" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv Line: 29
Warning (10030): Net "MARMUX" at slc3.sv(45) has no driver or initial value, using a default initial value '0' File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv Line: 45
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:slc|HexDriver:hex_drivers[0]" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv Line: 36
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:slc|datapath:d0" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv Line: 57
Info (10264): Verilog HDL Case Statement information at datapath.sv(21): all case item expressions in this case statement are onehot File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 21
Info (12128): Elaborating entity "PC_Unit" for hierarchy "slc3:slc|datapath:d0|PC_Unit:pc" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 30
Warning (10230): Verilog HDL assignment warning at PC_Unit.sv(12): truncated value with size 32 to match size of target (16) File: C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv Line: 12
Info (12128): Elaborating entity "Reg_16" for hierarchy "slc3:slc|datapath:d0|PC_Unit:pc|Reg_16:PC_Reg" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/PC_Unit.sv Line: 8
Info (12128): Elaborating entity "MDR_Unit" for hierarchy "slc3:slc|datapath:d0|MDR_Unit:mdr" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 31
Info (12128): Elaborating entity "MAR_Unit" for hierarchy "slc3:slc|datapath:d0|MAR_Unit:mar" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 32
Info (12128): Elaborating entity "IR_Unit" for hierarchy "slc3:slc|datapath:d0|IR_Unit:ir" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 33
Info (12128): Elaborating entity "ALU_Unit" for hierarchy "slc3:slc|datapath:d0|ALU_Unit:alu" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 34
Info (12128): Elaborating entity "Decoder" for hierarchy "slc3:slc|datapath:d0|Decoder:decoder" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 35
Info (12128): Elaborating entity "RegFile" for hierarchy "slc3:slc|datapath:d0|RegFile:regfile" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 36
Info (12128): Elaborating entity "BEN_Unit" for hierarchy "slc3:slc|datapath:d0|BEN_Unit:ben" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 37
Info (12128): Elaborating entity "Flipflop" for hierarchy "slc3:slc|datapath:d0|BEN_Unit:ben|Flipflop:NZP_ff[0]" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/BEN_Unit.sv Line: 8
Info (12128): Elaborating entity "LED_Unit" for hierarchy "slc3:slc|datapath:d0|LED_Unit:led" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/datapath.sv Line: 38
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:slc|Mem2IO:memory_subsystem" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv Line: 71
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:slc|ISDU:state_controller" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3.sv Line: 85
Info (10264): Verilog HDL Case Statement information at ISDU.sv(125): all case item expressions in this case statement are onehot File: C:/Users/ENIAC/Desktop/ECE385/Lab5/ISDU.sv Line: 125
Info (12128): Elaborating entity "test_memory" for hierarchy "test_memory:mem" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/slc3_testtop.sv Line: 30
Warning (10034): Output port "readout" at test_memory.sv(32) has no driver File: C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv Line: 32
Info (12128): Elaborating entity "memory_parser" for hierarchy "test_memory:mem|memory_parser:parser" File: C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv Line: 71
Warning (12158): Entity "memory_parser" contains only dangling pins File: C:/Users/ENIAC/Desktop/ECE385/Lab5/test_memory.sv Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4g14.tdf
    Info (12023): Found entity 1: altsyncram_4g14 File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/altsyncram_4g14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/mux_i7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_drh.tdf
    Info (12023): Found entity 1: cntr_drh File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_drh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_jrb.tdf
    Info (12023): Found entity 1: cmpr_jrb File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_jrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_8hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_4rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.10.18.23:35:30 Progress: Loading sldd6939449/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/ENIAC/Desktop/ECE385/Lab5/db/ip/sldd6939449/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ENIAC/Desktop/ECE385/Lab5/output_files/SLC3.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 165 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 39 output pins
    Info (21061): Implemented 2134 logic cells
    Info (21064): Implemented 66 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Mon Oct 18 23:35:42 2021
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ENIAC/Desktop/ECE385/Lab5/output_files/SLC3.map.smsg.


