{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479581335661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479581335662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 18:48:55 2016 " "Processing started: Sat Nov 19 18:48:55 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479581335662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479581335662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off final -c Final " "Command: quartus_eda --read_settings_files=off --write_settings_files=off final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1479581335662 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_85c_slow.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_85c_slow.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_0c_slow.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_0c_slow.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336071 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_min_1200mv_0c_fast.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_min_1200mv_0c_fast.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final.vho /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final.vho in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_85c_vhd_slow.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_85c_vhd_slow.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336109 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_6_1200mv_0c_vhd_slow.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_6_1200mv_0c_vhd_slow.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336121 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_min_1200mv_0c_vhd_fast.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_min_1200mv_0c_vhd_fast.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Final_vhd.sdo /home/krishna/GIT/Toplevel/simulation/modelsim/ simulation " "Generated file Final_vhd.sdo in folder \"/home/krishna/GIT/Toplevel/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1479581336147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479581336167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 18:48:56 2016 " "Processing ended: Sat Nov 19 18:48:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479581336167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479581336167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479581336167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1479581336167 ""}
