============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  04:54:57 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4323 ps) Late External Delay Assertion at pin write_en_2
          Group: I2O
     Startpoint: (F) clk
          Clock: (R) clk
       Endpoint: (R) write_en_2
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-     100                  
       Uncertainty:-     200                  
     Required Time:=    4700                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     177                  
             Slack:=    4323                  

#------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  clk                  (i)     -     F     (arrival)    202  0.0     0     0     200 
  dspMemoryLogic/g2/Y  -       B->Y  R     NOR2BX4        1  3.6    65    42     242 
  dspMemoryLogic/drc/Y -       A->Y  R     BUFX20         1 51.6    80   135     377 
  write_en_2           -       -     R     (port)         -    -     -     0     377 
#------------------------------------------------------------------------------------

(i) : Net is ideal.

