

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_304_1'
================================================================
* Date:           Sun Jan 26 18:28:18 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.822 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_304_1  |       16|       16|         4|          4|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    130|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    310|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln304_fu_111_p2     |         +|   0|  0|  11|           3|           1|
    |icmp_ln304_fu_105_p2    |      icmp|   0|  0|  13|           3|           4|
    |select_ln308_fu_206_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln309_fu_250_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln310_fu_295_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln311_fu_341_p3  |    select|   0|  0|   5|           1|           5|
    |Tm_1_fu_231_p2          |       xor|   0|  0|   8|           8|           8|
    |Tm_2_fu_275_p2          |       xor|   0|  0|   8|           8|           8|
    |Tm_3_fu_322_p2          |       xor|   0|  0|   8|           8|           8|
    |Tm_fu_176_p2            |       xor|   0|  0|   8|           8|           8|
    |Tmp_fu_186_p2           |       xor|   0|  0|   8|           8|           8|
    |xor_ln307_1_fu_180_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln308_1_fu_219_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln308_2_fu_225_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln308_fu_214_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln309_1_fu_263_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln309_2_fu_269_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln309_fu_258_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln310_1_fu_309_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln310_2_fu_315_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln310_fu_303_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln311_1_fu_355_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln311_fu_349_p2     |       xor|   0|  0|   8|           8|           8|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 180|         146|         161|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    3|          6|
    |buf_r_address0_local  |  25|          5|    4|         20|
    |buf_r_address1_local  |  25|          5|    4|         20|
    |buf_r_d0_local        |  14|          3|    8|         24|
    |buf_r_d1_local        |  14|          3|    8|         24|
    |i_fu_52               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 130|         27|   32|        107|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  4|   0|    4|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |buf_r_addr_1_reg_383  |  2|   0|    4|          2|
    |buf_r_addr_2_reg_388  |  2|   0|    4|          2|
    |buf_r_addr_3_reg_393  |  2|   0|    4|          2|
    |buf_r_addr_reg_378    |  2|   0|    4|          2|
    |buf_r_load_reg_405    |  8|   0|    8|          0|
    |i_fu_52               |  3|   0|    3|          0|
    |t_reg_398             |  8|   0|    8|          0|
    |trunc_ln304_reg_372   |  2|   0|    2|          0|
    |xor_ln308_2_reg_412   |  8|   0|    8|          0|
    |xor_ln309_2_reg_417   |  8|   0|    8|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 50|   0|   58|          8|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_304_1|  return value|
|buf_r_address0  |  out|    4|   ap_memory|                             buf_r|         array|
|buf_r_ce0       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_we0       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_d0        |  out|    8|   ap_memory|                             buf_r|         array|
|buf_r_q0        |   in|    8|   ap_memory|                             buf_r|         array|
|buf_r_address1  |  out|    4|   ap_memory|                             buf_r|         array|
|buf_r_ce1       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_we1       |  out|    1|   ap_memory|                             buf_r|         array|
|buf_r_d1        |  out|    8|   ap_memory|                             buf_r|         array|
|buf_r_q1        |   in|    8|   ap_memory|                             buf_r|         array|
+----------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln302 = store i3 0, i3 %i" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 9 'store' 'store_ln302' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i10"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 11 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.65ns)   --->   "%icmp_ln304 = icmp_eq  i3 %i_1, i3 4" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 12 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln304 = add i3 %i_1, i3 1" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 13 'add' 'add_ln304' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %for.inc.i10.split, void %for.inc.i22.preheader.exitStub" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 14 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i3 %i_1" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 15 'trunc' 'trunc_ln304' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 0" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 16 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i4 %tmp_4" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 17 'zext' 'zext_ln306' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln306" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 18 'getelementptr' 'buf_r_addr' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 19 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i4 %tmp_5" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 20 'zext' 'zext_ln307' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln307" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 21 'getelementptr' 'buf_r_addr_1' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%t = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 22 'load' 't' <Predicate = (!icmp_ln304)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 23 'load' 'buf_r_load' <Predicate = (!icmp_ln304)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln302 = store i3 %add_ln304, i3 %i" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 24 'store' 'store_ln302' <Predicate = (!icmp_ln304)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln304)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 25 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln307_1 = zext i4 %tmp_6" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 26 'zext' 'zext_ln307_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln307_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 27 'getelementptr' 'buf_r_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln304, i2 3" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 28 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln307_2 = zext i4 %tmp_7" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 29 'zext' 'zext_ln307_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln307_2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 30 'getelementptr' 'buf_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%t = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:306->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 31 'load' 't' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 32 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [2/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 33 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 34 [2/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 34 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 35 [1/1] (0.99ns)   --->   "%Tm = xor i8 %buf_r_load, i8 %t" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 35 'xor' 'Tm' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/2] (2.32ns)   --->   "%buf_r_load_1 = load i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 36 'load' 'buf_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 37 [1/1] (0.99ns)   --->   "%xor_ln307_1 = xor i8 %buf_r_load_1, i8 %Tm" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 37 'xor' 'xor_ln307_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%buf_r_load_2 = load i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 38 'load' 'buf_r_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%Tmp = xor i8 %buf_r_load_2, i8 %xor_ln307_1" [../../tiny-AES-c-mod/aes.c:307->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 39 'xor' 'Tmp' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%shl_ln296 = shl i8 %Tm, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 40 'shl' 'shl_ln296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm, i32 7" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%select_ln308 = select i1 %tmp, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 42 'select' 'select_ln308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%xor_ln308 = xor i8 %t, i8 %shl_ln296" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 43 'xor' 'xor_ln308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln308_2)   --->   "%xor_ln308_1 = xor i8 %select_ln308, i8 %Tmp" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 44 'xor' 'xor_ln308_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln308_2 = xor i8 %xor_ln308_1, i8 %xor_ln308" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 45 'xor' 'xor_ln308_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.99ns)   --->   "%Tm_1 = xor i8 %buf_r_load_1, i8 %buf_r_load" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 46 'xor' 'Tm_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%shl_ln296_1 = shl i8 %Tm_1, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 47 'shl' 'shl_ln296_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_1, i32 7" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 48 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%select_ln309 = select i1 %tmp_1, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 49 'select' 'select_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%xor_ln309 = xor i8 %buf_r_load, i8 %shl_ln296_1" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 50 'xor' 'xor_ln309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln309_2)   --->   "%xor_ln309_1 = xor i8 %select_ln309, i8 %Tmp" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 51 'xor' 'xor_ln309_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln309_2 = xor i8 %xor_ln309_1, i8 %xor_ln309" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 52 'xor' 'xor_ln309_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%Tm_2 = xor i8 %buf_r_load_2, i8 %buf_r_load_1" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 53 'xor' 'Tm_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%shl_ln296_2 = shl i8 %Tm_2, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 54 'shl' 'shl_ln296_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_2, i32 7" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 55 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%select_ln310 = select i1 %tmp_2, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 56 'select' 'select_ln310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%xor_ln310 = xor i8 %buf_r_load_2, i8 %Tm" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 57 'xor' 'xor_ln310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln310_2)   --->   "%xor_ln310_1 = xor i8 %shl_ln296_2, i8 %select_ln310" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 58 'xor' 'xor_ln310_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln310_2 = xor i8 %xor_ln310_1, i8 %xor_ln310" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 59 'xor' 'xor_ln310_2' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln310 = store i8 %xor_ln310_2, i4 %buf_r_addr_2" [../../tiny-AES-c-mod/aes.c:310->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 60 'store' 'store_ln310' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%Tm_3 = xor i8 %buf_r_load_2, i8 %t" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 61 'xor' 'Tm_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%shl_ln296_3 = shl i8 %Tm_3, i8 1" [../../tiny-AES-c-mod/aes.c:296->../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 62 'shl' 'shl_ln296_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_3, i32 7" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 63 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%select_ln311 = select i1 %tmp_3, i8 27, i8 0" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 64 'select' 'select_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln311_1)   --->   "%xor_ln311 = xor i8 %xor_ln307_1, i8 %select_ln311" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 65 'xor' 'xor_ln311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.18ns) (out node of the LUT)   --->   "%xor_ln311_1 = xor i8 %xor_ln311, i8 %shl_ln296_3" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 66 'xor' 'xor_ln311_1' <Predicate = true> <Delay = 1.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln311 = store i8 %xor_ln311_1, i4 %buf_r_addr_3" [../../tiny-AES-c-mod/aes.c:311->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 67 'store' 'store_ln311' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln302 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 68 'specpipeline' 'specpipeline_ln302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln302 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../../tiny-AES-c-mod/aes.c:302->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 70 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.32ns)   --->   "%store_ln308 = store i8 %xor_ln308_2, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:308->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 71 'store' 'store_ln308' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln309 = store i8 %xor_ln309_2, i4 %buf_r_addr_1" [../../tiny-AES-c-mod/aes.c:309->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 72 'store' 'store_ln309' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln304 = br void %for.inc.i10" [../../tiny-AES-c-mod/aes.c:304->../../tiny-AES-c-mod/aes.c:431]   --->   Operation 73 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 01000]
specinterface_ln0       (specinterface    ) [ 00000]
store_ln302             (store            ) [ 00000]
br_ln0                  (br               ) [ 00000]
i_1                     (load             ) [ 00000]
icmp_ln304              (icmp             ) [ 01000]
add_ln304               (add              ) [ 00000]
br_ln304                (br               ) [ 00000]
trunc_ln304             (trunc            ) [ 00100]
tmp_4                   (bitconcatenate   ) [ 00000]
zext_ln306              (zext             ) [ 00000]
buf_r_addr              (getelementptr    ) [ 00111]
tmp_5                   (bitconcatenate   ) [ 00000]
zext_ln307              (zext             ) [ 00000]
buf_r_addr_1            (getelementptr    ) [ 00111]
store_ln302             (store            ) [ 00000]
tmp_6                   (bitconcatenate   ) [ 00000]
zext_ln307_1            (zext             ) [ 00000]
buf_r_addr_2            (getelementptr    ) [ 00010]
tmp_7                   (bitconcatenate   ) [ 00000]
zext_ln307_2            (zext             ) [ 00000]
buf_r_addr_3            (getelementptr    ) [ 00010]
t                       (load             ) [ 00010]
buf_r_load              (load             ) [ 00010]
Tm                      (xor              ) [ 00000]
buf_r_load_1            (load             ) [ 00000]
xor_ln307_1             (xor              ) [ 00000]
buf_r_load_2            (load             ) [ 00000]
Tmp                     (xor              ) [ 00000]
shl_ln296               (shl              ) [ 00000]
tmp                     (bitselect        ) [ 00000]
select_ln308            (select           ) [ 00000]
xor_ln308               (xor              ) [ 00000]
xor_ln308_1             (xor              ) [ 00000]
xor_ln308_2             (xor              ) [ 00001]
Tm_1                    (xor              ) [ 00000]
shl_ln296_1             (shl              ) [ 00000]
tmp_1                   (bitselect        ) [ 00000]
select_ln309            (select           ) [ 00000]
xor_ln309               (xor              ) [ 00000]
xor_ln309_1             (xor              ) [ 00000]
xor_ln309_2             (xor              ) [ 00001]
Tm_2                    (xor              ) [ 00000]
shl_ln296_2             (shl              ) [ 00000]
tmp_2                   (bitselect        ) [ 00000]
select_ln310            (select           ) [ 00000]
xor_ln310               (xor              ) [ 00000]
xor_ln310_1             (xor              ) [ 00000]
xor_ln310_2             (xor              ) [ 00000]
store_ln310             (store            ) [ 00000]
Tm_3                    (xor              ) [ 00000]
shl_ln296_3             (shl              ) [ 00000]
tmp_3                   (bitselect        ) [ 00000]
select_ln311            (select           ) [ 00000]
xor_ln311               (xor              ) [ 00000]
xor_ln311_1             (xor              ) [ 00000]
store_ln311             (store            ) [ 00000]
specpipeline_ln302      (specpipeline     ) [ 00000]
speclooptripcount_ln302 (speclooptripcount) [ 00000]
specloopname_ln304      (specloopname     ) [ 00000]
store_ln308             (store            ) [ 00000]
store_ln309             (store            ) [ 00000]
br_ln304                (br               ) [ 00000]
ret_ln0                 (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="buf_r_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="buf_r_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="4" slack="0"/>
<pin id="76" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
<pin id="78" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="t/1 buf_r_load/1 buf_r_load_1/2 buf_r_load_2/2 store_ln310/3 store_ln311/3 store_ln308/4 store_ln309/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="buf_r_addr_2_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="buf_r_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_r_addr_3/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln302_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="3" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_1_load_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="icmp_ln304_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln304/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="add_ln304_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln304/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln304_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln304/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="2" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln306_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln307_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln302_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln302/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_6_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="1"/>
<pin id="155" dir="0" index="2" bw="2" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln307_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="2" slack="1"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln307_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln307_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Tm_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="0" index="1" bw="8" slack="1"/>
<pin id="179" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln307_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln307_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="Tmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tmp/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln296_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln296/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln308_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="8" slack="0"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln308/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xor_ln308_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="1"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln308/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln308_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln308_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xor_ln308_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln308_2/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="Tm_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="1"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_1/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln296_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln296_1/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln309_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln309/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln309_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln309_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309_1/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="xor_ln309_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln309_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="Tm_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_2/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="shl_ln296_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln296_2/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln310_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln310/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xor_ln310_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln310/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="xor_ln310_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln310_1/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="xor_ln310_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln310_2/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Tm_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="1"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="Tm_3/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln296_3_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln296_3/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln311_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln311/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xor_ln311_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln311_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln311_1/3 "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln304_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304 "/>
</bind>
</comp>

<comp id="378" class="1005" name="buf_r_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="buf_r_addr_1_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="buf_r_addr_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="buf_r_addr_3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_addr_3 "/>
</bind>
</comp>

<comp id="398" class="1005" name="t_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="405" class="1005" name="buf_r_load_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="1"/>
<pin id="407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_r_load "/>
</bind>
</comp>

<comp id="412" class="1005" name="xor_ln308_2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln308_2 "/>
</bind>
</comp>

<comp id="417" class="1005" name="xor_ln309_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln309_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="56" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="81" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="96"><net_src comp="88" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="109"><net_src comp="102" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="102" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="132"><net_src comp="121" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="117" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="151"><net_src comp="111" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="162"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="174"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="184"><net_src comp="70" pin="7"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="70" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="176" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="176" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="218"><net_src comp="192" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="206" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="186" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="214" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="70" pin="7"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="231" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="231" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="236" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="250" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="186" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="258" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="70" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="70" pin="7"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="275" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="38" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="70" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="176" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="281" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="295" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="303" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="2"/><net_sink comp="70" pin=4"/></net>

<net id="326"><net_src comp="70" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="32" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="36" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="40" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="353"><net_src comp="180" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="327" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="355" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="365"><net_src comp="52" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="375"><net_src comp="117" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="381"><net_src comp="56" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="386"><net_src comp="63" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="391"><net_src comp="81" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="396"><net_src comp="88" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="401"><net_src comp="70" pin="7"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="404"><net_src comp="398" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="408"><net_src comp="70" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="410"><net_src comp="405" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="411"><net_src comp="405" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="415"><net_src comp="225" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="420"><net_src comp="269" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="70" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_r | {3 4 }
 - Input state : 
	Port: Cipher_Pipeline_VITIS_LOOP_304_1 : buf_r | {1 2 3 }
  - Chain level:
	State 1
		store_ln302 : 1
		i_1 : 1
		icmp_ln304 : 2
		add_ln304 : 2
		br_ln304 : 3
		trunc_ln304 : 2
		tmp_4 : 3
		zext_ln306 : 4
		buf_r_addr : 5
		tmp_5 : 3
		zext_ln307 : 4
		buf_r_addr_1 : 5
		t : 6
		buf_r_load : 6
		store_ln302 : 3
	State 2
		zext_ln307_1 : 1
		buf_r_addr_2 : 2
		zext_ln307_2 : 1
		buf_r_addr_3 : 2
		buf_r_load_1 : 3
		buf_r_load_2 : 3
	State 3
		xor_ln307_1 : 1
		Tmp : 1
		select_ln308 : 1
		xor_ln308_1 : 1
		xor_ln308_2 : 1
		Tm_1 : 1
		shl_ln296_1 : 1
		tmp_1 : 1
		select_ln309 : 2
		xor_ln309 : 1
		xor_ln309_1 : 3
		xor_ln309_2 : 3
		Tm_2 : 1
		shl_ln296_2 : 1
		tmp_2 : 1
		select_ln310 : 2
		xor_ln310 : 1
		xor_ln310_1 : 3
		xor_ln310_2 : 3
		store_ln310 : 3
		Tm_3 : 1
		shl_ln296_3 : 1
		tmp_3 : 1
		select_ln311 : 2
		xor_ln311 : 3
		xor_ln311_1 : 3
		store_ln311 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |      Tm_fu_176      |    0    |    8    |
|          |  xor_ln307_1_fu_180 |    0    |    8    |
|          |      Tmp_fu_186     |    0    |    8    |
|          |   xor_ln308_fu_214  |    0    |    8    |
|          |  xor_ln308_1_fu_219 |    0    |    8    |
|          |  xor_ln308_2_fu_225 |    0    |    8    |
|          |     Tm_1_fu_231     |    0    |    8    |
|          |   xor_ln309_fu_258  |    0    |    8    |
|    xor   |  xor_ln309_1_fu_263 |    0    |    8    |
|          |  xor_ln309_2_fu_269 |    0    |    8    |
|          |     Tm_2_fu_275     |    0    |    8    |
|          |   xor_ln310_fu_303  |    0    |    8    |
|          |  xor_ln310_1_fu_309 |    0    |    8    |
|          |  xor_ln310_2_fu_315 |    0    |    8    |
|          |     Tm_3_fu_322     |    0    |    8    |
|          |   xor_ln311_fu_349  |    0    |    8    |
|          |  xor_ln311_1_fu_355 |    0    |    8    |
|----------|---------------------|---------|---------|
|          | select_ln308_fu_206 |    0    |    8    |
|  select  | select_ln309_fu_250 |    0    |    8    |
|          | select_ln310_fu_295 |    0    |    8    |
|          | select_ln311_fu_341 |    0    |    8    |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln304_fu_105  |    0    |    11   |
|----------|---------------------|---------|---------|
|    add   |   add_ln304_fu_111  |    0    |    11   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln304_fu_117 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_4_fu_121    |    0    |    0    |
|bitconcatenate|     tmp_5_fu_134    |    0    |    0    |
|          |     tmp_6_fu_152    |    0    |    0    |
|          |     tmp_7_fu_164    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln306_fu_129  |    0    |    0    |
|   zext   |  zext_ln307_fu_142  |    0    |    0    |
|          | zext_ln307_1_fu_159 |    0    |    0    |
|          | zext_ln307_2_fu_171 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   shl_ln296_fu_192  |    0    |    0    |
|    shl   |  shl_ln296_1_fu_236 |    0    |    0    |
|          |  shl_ln296_2_fu_281 |    0    |    0    |
|          |  shl_ln296_3_fu_327 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_198     |    0    |    0    |
| bitselect|     tmp_1_fu_242    |    0    |    0    |
|          |     tmp_2_fu_287    |    0    |    0    |
|          |     tmp_3_fu_333    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   190   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|buf_r_addr_1_reg_383|    4   |
|buf_r_addr_2_reg_388|    4   |
|buf_r_addr_3_reg_393|    4   |
| buf_r_addr_reg_378 |    4   |
| buf_r_load_reg_405 |    8   |
|      i_reg_362     |    3   |
|      t_reg_398     |    8   |
| trunc_ln304_reg_372|    2   |
| xor_ln308_2_reg_412|    8   |
| xor_ln309_2_reg_417|    8   |
+--------------------+--------+
|        Total       |   53   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_70 |  p0  |   4  |   4  |   16   ||    0    ||    20   |
| grp_access_fu_70 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_70 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_70 |  p4  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   40   ||  6.8292 ||    0    ||    58   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   190  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   58   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   53   |   248  |
+-----------+--------+--------+--------+
