
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.661428                       # Number of seconds simulated
sim_ticks                                1661428415000                       # Number of ticks simulated
final_tick                               1661428415000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197236                       # Simulator instruction rate (inst/s)
host_op_rate                                   324795                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              655387006                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833012                       # Number of bytes of host memory used
host_seconds                                  2535.03                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         1202112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       537774080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          538976192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1202112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1202112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534547968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534547968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8402720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8421503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8352312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8352312                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             723541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          323681764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             324405305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        723541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           723541                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       321739994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            321739994                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       321739994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            723541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         323681764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            646145299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8421503                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8352312                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8421503                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8352312                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              538810240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  165952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534505536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               538976192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534547968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        52070                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            526450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            537563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            523904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            538359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           525428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           527339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           524070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            523954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            523436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521763                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1661415316500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8421503                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8352312                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8418909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1444495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    743.038762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   536.592937                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.420635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       221666     15.35%     15.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60933      4.22%     19.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62701      4.34%     23.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55990      3.88%     27.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        43380      3.00%     30.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69732      4.83%     35.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        43506      3.01%     38.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54951      3.80%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831636     57.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1444495                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.158361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.093277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.517835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        521018    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521024                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.029298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.256022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514066     98.66%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.00%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5590      1.07%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1357      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521024                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88947822750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            246802385250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                42094550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10565.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29315.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       324.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       321.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    324.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    321.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7624651                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7701413                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.21                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99048.15                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5540519880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3023101125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32926327200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27070679520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         108516024240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         450860888835                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         601361483250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1229299024050                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            739.907540                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 993181677000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55478540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  612762281750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5379862320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2935440750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32741170800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27048006000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         108516024240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         408240257175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         638748010500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1223608771785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            736.482606                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1055681572750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55478540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  550262399750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3322856830                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3322856830                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           9950036                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.940703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           261723999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9950548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.302471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2757441500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.940703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         281625095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        281625095                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    155958373                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       155958373                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    105765626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      105765626                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     261723999                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        261723999                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    261723999                       # number of overall hits
system.cpu.dcache.overall_hits::total       261723999                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1256005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1256005                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8694543                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8694543                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      9950548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9950548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      9950548                       # number of overall misses
system.cpu.dcache.overall_misses::total       9950548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24113569000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24113569000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 681267260000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 681267260000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 705380829000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 705380829000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 705380829000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 705380829000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007989                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007989                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.075961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075961                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036627                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036627                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036627                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036627                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19198.625005                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19198.625005                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78355.729565                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78355.729565                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70888.641409                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70888.641409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70888.641409                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70888.641409                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      9254515                       # number of writebacks
system.cpu.dcache.writebacks::total           9254515                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1256005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1256005                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8694543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8694543                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      9950548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9950548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      9950548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9950548                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  22857564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22857564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 672572717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 672572717000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 695430281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 695430281000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 695430281000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 695430281000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.036627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.036627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036627                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18198.625005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18198.625005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77355.729565                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77355.729565                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69888.641409                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69888.641409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69888.641409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69888.641409                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1460054                       # number of replacements
system.cpu.icache.tags.tagsinuse           685.187660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673892698                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1460964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            461.265779                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   685.187660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.669129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.669129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          813                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         676814626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        676814626                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    673892698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673892698                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673892698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673892698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673892698                       # number of overall hits
system.cpu.icache.overall_hits::total       673892698                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1460964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1460964                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1460964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1460964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1460964                       # number of overall misses
system.cpu.icache.overall_misses::total       1460964                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  20431329000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20431329000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  20431329000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20431329000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  20431329000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20431329000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002163                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002163                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002163                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002163                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002163                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13984.827142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13984.827142                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13984.827142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13984.827142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13984.827142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13984.827142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks      1460054                       # number of writebacks
system.cpu.icache.writebacks::total           1460054                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1460964                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1460964                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1460964                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1460964                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  18970365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18970365000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  18970365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18970365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  18970365000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18970365000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002163                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002163                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002163                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12984.827142                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12984.827142                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12984.827142                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12984.827142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12984.827142                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12984.827142                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8458013                       # number of replacements
system.l2.tags.tagsinuse                 16007.104140                       # Cycle average of tags in use
system.l2.tags.total_refs                     5597187                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8474295                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.660490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10889.446779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        161.073372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4956.583988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.664639                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.009831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.302526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          920                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993774                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39990439                       # Number of tag accesses
system.l2.tags.data_accesses                 39990439                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      9254515                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9254515                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1460054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1460054                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             393780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                393780                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1442181                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1442181                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1154048                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1154048                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1442181                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1547828                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2990009                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1442181                       # number of overall hits
system.l2.overall_hits::cpu.data              1547828                       # number of overall hits
system.l2.overall_hits::total                 2990009                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8300763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8300763                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18783                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18783                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       101957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          101957                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18783                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8402720                       # number of demand (read+write) misses
system.l2.demand_misses::total                8421503                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18783                       # number of overall misses
system.l2.overall_misses::cpu.data            8402720                       # number of overall misses
system.l2.overall_misses::total               8421503                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655396046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655396046000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1621858000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1621858000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   8853741000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8853741000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1621858000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  664249787000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     665871645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1621858000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 664249787000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    665871645000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9254515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9254515                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1460054                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8694543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8694543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1460964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1256005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1256005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1460964                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           9950548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11411512                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1460964                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          9950548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11411512                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.954710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.954710                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.012857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012857                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.081176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081176                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.844448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.737983                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.844448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.737983                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78956.120781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78956.120781                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86347.122398                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86347.122398                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86837.990525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86837.990525                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86347.122398                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79051.757883                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79068.029187                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86347.122398                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79051.757883                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79068.029187                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8352312                       # number of writebacks
system.l2.writebacks::total                   8352312                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        17221                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         17221                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8300763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8300763                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18783                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18783                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       101957                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       101957                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8402720                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8421503                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8402720                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8421503                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572388416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572388416000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1434028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1434028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   7834171000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7834171000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1434028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 580222587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 581656615000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1434028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 580222587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 581656615000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.954710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.954710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.012857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.081176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081176                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.844448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.737983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.844448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.737983                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68956.120781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68956.120781                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76347.122398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76347.122398                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76837.990525                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76837.990525                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76347.122398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69051.757883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69068.029187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76347.122398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69051.757883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69068.029187                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             120740                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8352312                       # Transaction distribution
system.membus.trans_dist::CleanEvict            52070                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8300763                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8300763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        120740                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25247388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25247388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25247388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1073524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1073524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1073524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16825885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16825885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16825885                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50249106500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44324864000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     22821602                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     11410090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          70852                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        70852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2716969                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17606827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1460054                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          801221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8694543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8694543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1460964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1256005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4381982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     29851131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34233113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    186945152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1229124032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1416069184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8458013                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         19869525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003566                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059609                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19798672     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  70853      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19869525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22125370000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2191446000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14925822000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
