<stg><name>fft1D_512_Pipeline_loop6_twiddles</name>


<trans_list>

<trans id="771" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tid = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln115 = store i7 0, i7 %tid

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln25 = store i4 1, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i166

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i166:0 %first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.i166.split

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i166:1 %indvar_flatten6_load = load i9 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i166:2 %icmp_ln250 = icmp_eq  i9 %indvar_flatten6_load, i9 448

]]></Node>
<StgValue><ssdm name="icmp_ln250"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i166:3 %add_ln250 = add i9 %indvar_flatten6_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln250"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i166:4 %br_ln250 = br i1 %icmp_ln250, void %twiddles8.exit167, void %for.inc1230.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
twiddles8.exit167:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
twiddles8.exit167:1 %tid_load = load i7 %tid

]]></Node>
<StgValue><ssdm name="tid_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
twiddles8.exit167:20 %icmp_ln28 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
twiddles8.exit167:21 %or_ln115 = or i1 %icmp_ln28, i1 %first_iter_1

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
twiddles8.exit167:22 %select_ln115 = select i1 %icmp_ln28, i4 1, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
twiddles8.exit167:23 %add_ln250_1 = add i7 %tid_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln250_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
twiddles8.exit167:24 %select_ln250 = select i1 %icmp_ln28, i7 %add_ln250_1, i7 %tid_load

]]></Node>
<StgValue><ssdm name="select_ln250"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="7">
<![CDATA[
twiddles8.exit167:25 %trunc_ln252 = trunc i7 %select_ln250

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
twiddles8.exit167:26 %shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln252, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:30 %or_ln253 = or i9 %shl_ln5, i9 1

]]></Node>
<StgValue><ssdm name="or_ln253"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:31 %zext_ln253 = zext i9 %or_ln253

]]></Node>
<StgValue><ssdm name="zext_ln253"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:32 %DATA_x_addr_1 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="DATA_x_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:33 %c0_x_1 = load i9 %DATA_x_addr_1

]]></Node>
<StgValue><ssdm name="c0_x_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:38 %or_ln255 = or i9 %shl_ln5, i9 3

]]></Node>
<StgValue><ssdm name="or_ln255"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:39 %zext_ln255 = zext i9 %or_ln255

]]></Node>
<StgValue><ssdm name="zext_ln255"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:40 %DATA_x_addr_3 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="DATA_x_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:41 %c0_x_3 = load i9 %DATA_x_addr_3

]]></Node>
<StgValue><ssdm name="c0_x_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:60 %DATA_y_addr_1 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln253

]]></Node>
<StgValue><ssdm name="DATA_y_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:61 %c0_y_1 = load i9 %DATA_y_addr_1

]]></Node>
<StgValue><ssdm name="c0_y_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:64 %DATA_y_addr_3 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln255

]]></Node>
<StgValue><ssdm name="DATA_y_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:65 %c0_y_3 = load i9 %DATA_y_addr_3

]]></Node>
<StgValue><ssdm name="c0_y_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
twiddles8.exit167:172 %br_ln28 = br i1 %or_ln115, void %for.inc.i166.split, void %for.first.iter.for.inc.i166

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i166.split:0 %hi_3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln250, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i166.split:1 %zext_ln115 = zext i3 %hi_3

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i166.split:2 %conv2_i1 = sitodp i32 %zext_ln115

]]></Node>
<StgValue><ssdm name="conv2_i1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i166.split:3 %zext_ln28 = zext i4 %select_ln115

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i166.split:5 %twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i166.split:6 %twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i166.split:13 %data_x_addr_8 = getelementptr i64 %data_x, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="data_x_addr_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i166.split:16 %data_y_addr_8 = getelementptr i64 %data_y, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="data_y_addr_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.i166.split:0 %store_ln250 = store i9 %add_ln250, i9 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln250"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.i166.split:1 %store_ln115 = store i7 %select_ln250, i7 %tid

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.i166.split:3 %br_ln28 = br void %for.inc.i166

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:33 %c0_x_1 = load i9 %DATA_x_addr_1

]]></Node>
<StgValue><ssdm name="c0_x_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:41 %c0_x_3 = load i9 %DATA_x_addr_3

]]></Node>
<StgValue><ssdm name="c0_x_3"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:46 %or_ln257 = or i9 %shl_ln5, i9 5

]]></Node>
<StgValue><ssdm name="or_ln257"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:47 %zext_ln257 = zext i9 %or_ln257

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:48 %DATA_x_addr_5 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="DATA_x_addr_5"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:49 %DATA_x_load_1 = load i9 %DATA_x_addr_5

]]></Node>
<StgValue><ssdm name="DATA_x_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:54 %or_ln259 = or i9 %shl_ln5, i9 7

]]></Node>
<StgValue><ssdm name="or_ln259"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:55 %zext_ln259 = zext i9 %or_ln259

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:56 %DATA_x_addr_7 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="DATA_x_addr_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:57 %DATA_x_load_3 = load i9 %DATA_x_addr_7

]]></Node>
<StgValue><ssdm name="DATA_x_load_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:61 %c0_y_1 = load i9 %DATA_y_addr_1

]]></Node>
<StgValue><ssdm name="c0_y_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:65 %c0_y_3 = load i9 %DATA_y_addr_3

]]></Node>
<StgValue><ssdm name="c0_y_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:68 %DATA_y_addr_5 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln257

]]></Node>
<StgValue><ssdm name="DATA_y_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:69 %DATA_y_load_1 = load i9 %DATA_y_addr_5

]]></Node>
<StgValue><ssdm name="DATA_y_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:72 %DATA_y_addr_7 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln259

]]></Node>
<StgValue><ssdm name="DATA_y_addr_7"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:73 %DATA_y_load_3 = load i9 %DATA_y_addr_7

]]></Node>
<StgValue><ssdm name="DATA_y_load_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i166.split:2 %conv2_i1 = sitodp i32 %zext_ln115

]]></Node>
<StgValue><ssdm name="conv2_i1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i166.split:6 %twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i166.split:7 %conv_i1 = sitodp i32 %twiddles8_reversed8_load

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:34 %or_ln254 = or i9 %shl_ln5, i9 2

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:35 %zext_ln254 = zext i9 %or_ln254

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:36 %DATA_x_addr_2 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="DATA_x_addr_2"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:37 %c0_x_2 = load i9 %DATA_x_addr_2

]]></Node>
<StgValue><ssdm name="c0_x_2"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:49 %DATA_x_load_1 = load i9 %DATA_x_addr_5

]]></Node>
<StgValue><ssdm name="DATA_x_load_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:50 %or_ln258 = or i9 %shl_ln5, i9 6

]]></Node>
<StgValue><ssdm name="or_ln258"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:51 %zext_ln258 = zext i9 %or_ln258

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:52 %DATA_x_addr_6 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="DATA_x_addr_6"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:53 %DATA_x_load_2 = load i9 %DATA_x_addr_6

]]></Node>
<StgValue><ssdm name="DATA_x_load_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:57 %DATA_x_load_3 = load i9 %DATA_x_addr_7

]]></Node>
<StgValue><ssdm name="DATA_x_load_3"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:62 %DATA_y_addr_2 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="DATA_y_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:63 %c0_y_2 = load i9 %DATA_y_addr_2

]]></Node>
<StgValue><ssdm name="c0_y_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:69 %DATA_y_load_1 = load i9 %DATA_y_addr_5

]]></Node>
<StgValue><ssdm name="DATA_y_load_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:70 %DATA_y_addr_6 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="DATA_y_addr_6"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:71 %DATA_y_load_2 = load i9 %DATA_y_addr_6

]]></Node>
<StgValue><ssdm name="DATA_y_load_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:73 %DATA_y_load_3 = load i9 %DATA_y_addr_7

]]></Node>
<StgValue><ssdm name="DATA_y_load_3"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:78 %c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:79 %c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:80 %tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:81 %sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:88 %tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:89 %sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i166.split:7 %conv_i1 = sitodp i32 %twiddles8_reversed8_load

]]></Node>
<StgValue><ssdm name="conv_i1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:27 %zext_ln252 = zext i9 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:28 %DATA_x_addr = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="DATA_x_addr"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:29 %c0_x = load i9 %DATA_x_addr

]]></Node>
<StgValue><ssdm name="c0_x"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:37 %c0_x_2 = load i9 %DATA_x_addr_2

]]></Node>
<StgValue><ssdm name="c0_x_2"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit167:42 %or_ln256 = or i9 %shl_ln5, i9 4

]]></Node>
<StgValue><ssdm name="or_ln256"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:43 %zext_ln256 = zext i9 %or_ln256

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:44 %DATA_x_addr_4 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln256

]]></Node>
<StgValue><ssdm name="DATA_x_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:45 %DATA_x_load = load i9 %DATA_x_addr_4

]]></Node>
<StgValue><ssdm name="DATA_x_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:53 %DATA_x_load_2 = load i9 %DATA_x_addr_6

]]></Node>
<StgValue><ssdm name="DATA_x_load_2"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:58 %DATA_y_addr = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="DATA_y_addr"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:59 %c0_y = load i9 %DATA_y_addr

]]></Node>
<StgValue><ssdm name="c0_y"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:63 %c0_y_2 = load i9 %DATA_y_addr_2

]]></Node>
<StgValue><ssdm name="c0_y_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:66 %DATA_y_addr_4 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln256

]]></Node>
<StgValue><ssdm name="DATA_y_addr_4"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:67 %DATA_y_load = load i9 %DATA_y_addr_4

]]></Node>
<StgValue><ssdm name="DATA_y_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:71 %DATA_y_load_2 = load i9 %DATA_y_addr_6

]]></Node>
<StgValue><ssdm name="DATA_y_load_2"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:78 %c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:79 %c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:80 %tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:81 %sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:82 %add = dadd i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:83 %add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:84 %tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:85 %sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:86 %add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:87 %add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:88 %tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:89 %sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:8 %mul_i1 = dmul i64 %conv_i1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="165" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:29 %c0_x = load i9 %DATA_x_addr

]]></Node>
<StgValue><ssdm name="c0_x"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:45 %DATA_x_load = load i9 %DATA_x_addr_4

]]></Node>
<StgValue><ssdm name="DATA_x_load"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:59 %c0_y = load i9 %DATA_y_addr

]]></Node>
<StgValue><ssdm name="c0_y"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit167:67 %DATA_y_load = load i9 %DATA_y_addr_4

]]></Node>
<StgValue><ssdm name="DATA_y_load"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:74 %c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:75 %c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:76 %c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:77 %c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:78 %c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:79 %c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:80 %tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:81 %sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:82 %add = dadd i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:83 %add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:84 %tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:85 %sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:86 %add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:87 %add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:88 %tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:89 %sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:8 %mul_i1 = dmul i64 %conv_i1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="186" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:74 %c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:75 %c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:76 %c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:77 %c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:78 %c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:79 %c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:80 %tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:81 %sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:82 %add = dadd i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:83 %add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:84 %tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:85 %sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:86 %add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:87 %add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:88 %tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:89 %sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:8 %mul_i1 = dmul i64 %conv_i1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="203" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:74 %c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:75 %c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:76 %c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:77 %c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:82 %add = dadd i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:83 %add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:84 %tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:85 %sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:86 %add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:87 %add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:90 %bitcast_ln271 = bitcast i64 %sub

]]></Node>
<StgValue><ssdm name="bitcast_ln271"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:91 %xor_ln271 = xor i64 %bitcast_ln271, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:92 %bitcast_ln271_1 = bitcast i64 %xor_ln271

]]></Node>
<StgValue><ssdm name="bitcast_ln271_1"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:93 %sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:95 %bitcast_ln271_2 = bitcast i64 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln271_2"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:96 %xor_ln271_1 = xor i64 %bitcast_ln271_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_1"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:97 %bitcast_ln271_3 = bitcast i64 %xor_ln271_1

]]></Node>
<StgValue><ssdm name="bitcast_ln271_3"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:98 %add4 = dadd i64 %bitcast_ln271_3, i64 %sub

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:110 %bitcast_ln271_8 = bitcast i64 %tmp_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln271_8"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:111 %xor_ln271_4 = xor i64 %bitcast_ln271_8, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_4"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:112 %bitcast_ln271_9 = bitcast i64 %xor_ln271_4

]]></Node>
<StgValue><ssdm name="bitcast_ln271_9"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:113 %bitcast_ln271_10 = bitcast i64 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln271_10"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:114 %xor_ln271_5 = xor i64 %bitcast_ln271_10, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_5"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:115 %bitcast_ln271_11 = bitcast i64 %xor_ln271_5

]]></Node>
<StgValue><ssdm name="bitcast_ln271_11"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:116 %sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:118 %add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:8 %mul_i1 = dmul i64 %conv_i1, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="230" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:74 %c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:75 %c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:76 %c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:77 %c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:93 %sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:98 %add4 = dadd i64 %bitcast_ln271_3, i64 %sub

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:100 %mul8 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:108 %mul9 = dmul i64 %sub1, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:116 %sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:118 %add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:124 %add7 = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:125 %add8 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:126 %tmp_3 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:127 %sub6 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:9 %div_i1 = dmul i64 %mul_i1, i64 0.015625

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="245" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:93 %sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:98 %add4 = dadd i64 %bitcast_ln271_3, i64 %sub

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:100 %mul8 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:108 %mul9 = dmul i64 %sub1, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:116 %sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:118 %add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:120 %c0_x_8 = dadd i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:121 %c0_y_8 = dadd i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:122 %c0_x_9 = dsub i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:123 %c0_y_9 = dsub i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:124 %add7 = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:125 %add8 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:126 %tmp_3 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:127 %sub6 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:9 %div_i1 = dmul i64 %mul_i1, i64 0.015625

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="260" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:93 %sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:98 %add4 = dadd i64 %bitcast_ln271_3, i64 %sub

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:100 %mul8 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:108 %mul9 = dmul i64 %sub1, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:116 %sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:118 %add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:120 %c0_x_8 = dadd i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:121 %c0_y_8 = dadd i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:122 %c0_x_9 = dsub i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:123 %c0_y_9 = dsub i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:124 %add7 = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:125 %add8 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:126 %tmp_3 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:127 %sub6 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:9 %div_i1 = dmul i64 %mul_i1, i64 0.015625

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="275" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:94 %c0_x_7 = dmul i64 %sub3, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:99 %c0_y_7 = dmul i64 %add4, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:100 %mul8 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:108 %mul9 = dmul i64 %sub1, i64 0

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:117 %mul = dmul i64 %sub5, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:119 %mul1 = dmul i64 %add6, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:120 %c0_x_8 = dadd i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:121 %c0_y_8 = dadd i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:122 %c0_x_9 = dsub i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:123 %c0_y_9 = dsub i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:124 %add7 = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:125 %add8 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:126 %tmp_3 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:127 %sub6 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:9 %div_i1 = dmul i64 %mul_i1, i64 0.015625

]]></Node>
<StgValue><ssdm name="div_i1"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="290" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:94 %c0_x_7 = dmul i64 %sub3, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:99 %c0_y_7 = dmul i64 %add4, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:101 %bitcast_ln271_4 = bitcast i64 %sub1

]]></Node>
<StgValue><ssdm name="bitcast_ln271_4"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:102 %xor_ln271_2 = xor i64 %bitcast_ln271_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:103 %bitcast_ln271_5 = bitcast i64 %xor_ln271_2

]]></Node>
<StgValue><ssdm name="bitcast_ln271_5"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:104 %sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:105 %bitcast_ln271_6 = bitcast i64 %tmp_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln271_6"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:106 %xor_ln271_3 = xor i64 %bitcast_ln271_6, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_3"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:107 %bitcast_ln271_7 = bitcast i64 %xor_ln271_3

]]></Node>
<StgValue><ssdm name="bitcast_ln271_7"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:109 %add5 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:117 %mul = dmul i64 %sub5, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:119 %mul1 = dmul i64 %add6, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:120 %c0_x_8 = dadd i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:121 %c0_y_8 = dadd i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:122 %c0_x_9 = dsub i64 %c0_x_4, i64 %add

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:123 %c0_y_9 = dsub i64 %c0_y_4, i64 %add1

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:128 %mul2 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:129 %bitcast_ln271_12 = bitcast i64 %sub6

]]></Node>
<StgValue><ssdm name="bitcast_ln271_12"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:130 %xor_ln271_6 = xor i64 %bitcast_ln271_12, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_6"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:133 %bitcast_ln271_14 = bitcast i64 %tmp_3

]]></Node>
<StgValue><ssdm name="bitcast_ln271_14"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:134 %xor_ln271_7 = xor i64 %bitcast_ln271_14, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_7"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:136 %mul3 = dmul i64 %sub6, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:10 %phi = dmul i64 %div_i1, i64 %conv2_i1

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="313" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:94 %c0_x_7 = dmul i64 %sub3, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:99 %c0_y_7 = dmul i64 %add4, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:104 %sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:109 %add5 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:117 %mul = dmul i64 %sub5, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:119 %mul1 = dmul i64 %add6, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:128 %mul2 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:136 %mul3 = dmul i64 %sub6, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:138 %add9 = dadd i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:139 %add10 = dadd i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:140 %sub9 = dsub i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:141 %sub10 = dsub i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:10 %phi = dmul i64 %div_i1, i64 %conv2_i1

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="326" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:94 %c0_x_7 = dmul i64 %sub3, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:99 %c0_y_7 = dmul i64 %add4, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:104 %sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:109 %add5 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:117 %mul = dmul i64 %sub5, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:119 %mul1 = dmul i64 %add6, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:128 %mul2 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:136 %mul3 = dmul i64 %sub6, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:138 %add9 = dadd i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:139 %add10 = dadd i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:140 %sub9 = dsub i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:141 %sub10 = dsub i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:10 %phi = dmul i64 %div_i1, i64 %conv2_i1

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="339" st_id="15" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:104 %sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:109 %add5 = dadd i64 %bitcast_ln271_7, i64 %mul9

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="341" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:128 %mul2 = dmul i64 %tmp_3, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="342" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:136 %mul3 = dmul i64 %sub6, i64 0

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="343" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:138 %add9 = dadd i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:139 %add10 = dadd i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="345" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:140 %sub9 = dsub i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="346" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:141 %sub10 = dsub i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="347" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:150 %add13 = dadd i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="348" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:151 %add14 = dadd i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="349" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:152 %tmp_4 = dsub i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="350" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:153 %sub13 = dsub i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="351" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:10 %phi = dmul i64 %div_i1, i64 %conv2_i1

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:131 %bitcast_ln271_13 = bitcast i64 %xor_ln271_6

]]></Node>
<StgValue><ssdm name="bitcast_ln271_13"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:132 %sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:135 %bitcast_ln271_15 = bitcast i64 %xor_ln271_7

]]></Node>
<StgValue><ssdm name="bitcast_ln271_15"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:137 %sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:138 %add9 = dadd i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:139 %add10 = dadd i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:140 %sub9 = dsub i64 %c0_x_8, i64 %add7

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:141 %sub10 = dsub i64 %c0_y_8, i64 %add8

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:146 %c0_x_10 = dadd i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:147 %c0_y_10 = dadd i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:148 %c0_x_11 = dsub i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:149 %c0_y_11 = dsub i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:150 %add13 = dadd i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:151 %add14 = dadd i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:152 %tmp_4 = dsub i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:153 %sub13 = dsub i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i166.split:25 %add_ln28 = add i4 %select_ln115, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i166.split:26 %icmp_ln28_1 = icmp_eq  i4 %add_ln28, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28_1"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i166.split:27 %br_ln28 = br i1 %icmp_ln28_1, void %new.latch.for.inc.i166.split, void %last.iter.for.inc.i166.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
<literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:0 %store_ln280 = store i64 %add9, i9 %DATA_x_addr

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
<literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:15 %store_ln289 = store i64 %add10, i9 %DATA_y_addr

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.i166.split:2 %store_ln25 = store i4 %add_ln28, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="375" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:132 %sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:137 %sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="377" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:146 %c0_x_10 = dadd i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:147 %c0_y_10 = dadd i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:148 %c0_x_11 = dsub i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:149 %c0_y_11 = dsub i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:150 %add13 = dadd i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:151 %add14 = dadd i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:152 %tmp_4 = dsub i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:153 %sub13 = dsub i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="387" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:132 %sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="388" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:137 %sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="389" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:146 %c0_x_10 = dadd i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="390" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:147 %c0_y_10 = dadd i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="391" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:148 %c0_x_11 = dsub i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="392" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:149 %c0_y_11 = dsub i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="393" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:150 %add13 = dadd i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="394" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:151 %add14 = dadd i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="395" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:152 %tmp_4 = dsub i64 %c0_x_7, i64 %mul

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="396" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:153 %sub13 = dsub i64 %c0_y_7, i64 %mul1

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="397" st_id="18" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="398" st_id="18" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="399" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:132 %sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="400" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:137 %sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="401" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:146 %c0_x_10 = dadd i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_10"/></StgValue>
</operation>

<operation id="402" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:147 %c0_y_10 = dadd i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_10"/></StgValue>
</operation>

<operation id="403" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:148 %c0_x_11 = dsub i64 %c0_x_5, i64 %sub4

]]></Node>
<StgValue><ssdm name="c0_x_11"/></StgValue>
</operation>

<operation id="404" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:149 %c0_y_11 = dsub i64 %c0_y_5, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_11"/></StgValue>
</operation>

<operation id="405" st_id="19" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:154 %mul4 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="406" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:155 %bitcast_ln271_16 = bitcast i64 %sub13

]]></Node>
<StgValue><ssdm name="bitcast_ln271_16"/></StgValue>
</operation>

<operation id="407" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:156 %xor_ln271_8 = xor i64 %bitcast_ln271_16, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_8"/></StgValue>
</operation>

<operation id="408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:159 %bitcast_ln271_18 = bitcast i64 %tmp_4

]]></Node>
<StgValue><ssdm name="bitcast_ln271_18"/></StgValue>
</operation>

<operation id="409" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:160 %xor_ln271_9 = xor i64 %bitcast_ln271_18, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln271_9"/></StgValue>
</operation>

<operation id="410" st_id="19" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:162 %mul5 = dmul i64 %sub13, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="411" st_id="19" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="412" st_id="19" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="413" st_id="20" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:154 %mul4 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:162 %mul5 = dmul i64 %sub13, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="417" st_id="21" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:154 %mul4 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="418" st_id="21" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:162 %mul5 = dmul i64 %sub13, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="419" st_id="21" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="420" st_id="21" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="421" st_id="22" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:142 %add11 = dadd i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:143 %add12 = dadd i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:154 %mul4 = dmul i64 %tmp_4, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:162 %mul5 = dmul i64 %sub13, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="425" st_id="22" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="426" st_id="22" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="427" st_id="23" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:142 %add11 = dadd i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:143 %add12 = dadd i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:144 %sub11 = dsub i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:145 %sub12 = dsub i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:157 %bitcast_ln271_17 = bitcast i64 %xor_ln271_8

]]></Node>
<StgValue><ssdm name="bitcast_ln271_17"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:158 %sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit167:161 %bitcast_ln271_19 = bitcast i64 %xor_ln271_9

]]></Node>
<StgValue><ssdm name="bitcast_ln271_19"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:163 %sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:164 %add15 = dadd i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:165 %add16 = dadd i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="439" st_id="24" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:142 %add11 = dadd i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:143 %add12 = dadd i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:144 %sub11 = dsub i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:145 %sub12 = dsub i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:158 %sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:163 %sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:164 %add15 = dadd i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:165 %add16 = dadd i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:166 %sub16 = dsub i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:167 %sub17 = dsub i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="451" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:16 %data_x_addr_7 = getelementptr i64 %data_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_x_addr_7"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:17 %data_y_addr_7 = getelementptr i64 %data_y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_y_addr_7"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:142 %add11 = dadd i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:143 %add12 = dadd i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:144 %sub11 = dsub i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:145 %sub12 = dsub i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:158 %sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:163 %sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:164 %add15 = dadd i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:165 %add16 = dadd i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:166 %sub16 = dsub i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:167 %sub17 = dsub i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:0 %store_ln271 = store i64 %add9, i3 %data_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:1 %store_ln271 = store i64 %add10, i3 %data_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i166.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="466" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:2 %data_x_addr = getelementptr i64 %data_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_x_addr"/></StgValue>
</operation>

<operation id="467" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:3 %data_x_addr_1 = getelementptr i64 %data_x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_x_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:9 %data_y_addr = getelementptr i64 %data_y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_y_addr"/></StgValue>
</operation>

<operation id="469" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:10 %data_y_addr_1 = getelementptr i64 %data_y, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_y_addr_1"/></StgValue>
</operation>

<operation id="470" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:144 %sub11 = dsub i64 %c0_x_9, i64 %sub7

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="471" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:145 %sub12 = dsub i64 %c0_y_9, i64 %sub8

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="472" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:158 %sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="473" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:163 %sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="474" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:164 %add15 = dadd i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="475" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:165 %add16 = dadd i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:166 %sub16 = dsub i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:167 %sub17 = dsub i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:2 %store_ln271 = store i64 %sub9, i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:3 %store_ln271 = store i64 %sub10, i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:4 %store_ln271 = store i64 %add11, i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:5 %store_ln271 = store i64 %add12, i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="482" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:4 %data_x_addr_2 = getelementptr i64 %data_x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_x_addr_2"/></StgValue>
</operation>

<operation id="483" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:5 %data_x_addr_3 = getelementptr i64 %data_x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_x_addr_3"/></StgValue>
</operation>

<operation id="484" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:11 %data_y_addr_2 = getelementptr i64 %data_y, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_y_addr_2"/></StgValue>
</operation>

<operation id="485" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:12 %data_y_addr_3 = getelementptr i64 %data_y, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_y_addr_3"/></StgValue>
</operation>

<operation id="486" st_id="27" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:166 %sub16 = dsub i64 %c0_x_10, i64 %add13

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="487" st_id="27" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:167 %sub17 = dsub i64 %c0_y_10, i64 %add14

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="488" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:168 %add17 = dadd i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="489" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:169 %add18 = dadd i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="490" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:170 %sub18 = dsub i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="491" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:171 %sub19 = dsub i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="492" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:6 %store_ln271 = store i64 %sub11, i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="493" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:7 %store_ln271 = store i64 %sub12, i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:8 %store_ln271 = store i64 %add15, i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:9 %store_ln271 = store i64 %add16, i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="496" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:6 %data_x_addr_4 = getelementptr i64 %data_x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_x_addr_4"/></StgValue>
</operation>

<operation id="497" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:13 %data_y_addr_4 = getelementptr i64 %data_y, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_y_addr_4"/></StgValue>
</operation>

<operation id="498" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:168 %add17 = dadd i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:169 %add18 = dadd i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:170 %sub18 = dsub i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="501" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:171 %sub19 = dsub i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="502" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:10 %store_ln271 = store i64 %sub16, i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="503" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:11 %store_ln271 = store i64 %sub17, i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="504" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:168 %add17 = dadd i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="505" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:169 %add18 = dadd i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="506" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:170 %sub18 = dsub i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="507" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:171 %sub19 = dsub i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:7 %data_x_addr_5 = getelementptr i64 %data_x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_x_addr_5"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:8 %data_x_addr_6 = getelementptr i64 %data_x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_x_addr_6"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:14 %data_y_addr_5 = getelementptr i64 %data_y, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_y_addr_5"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit167:15 %data_y_addr_6 = getelementptr i64 %data_y, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_y_addr_6"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
twiddles8.exit167:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop6_twiddles_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
twiddles8.exit167:19 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:168 %add17 = dadd i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="515" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:169 %add18 = dadd i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="516" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:170 %sub18 = dsub i64 %c0_x_11, i64 %sub14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="517" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit167:171 %sub19 = dsub i64 %c0_y_11, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="518" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:12 %store_ln271 = store i64 %add17, i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="519" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:13 %store_ln271 = store i64 %add18, i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="520" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:14 %store_ln271 = store i64 %sub18, i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i166:15 %store_ln271 = store i64 %sub19, i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc.i166:16 %br_ln28 = br void %for.inc.i166.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="597" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln250" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0">
<![CDATA[
for.inc1230.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="523" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i166.split:14 %tmp = load i3 %data_x_addr_8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i166.split:17 %data_y_load = load i3 %data_y_addr_8

]]></Node>
<StgValue><ssdm name="data_y_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="525" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i166.split:14 %tmp = load i3 %data_x_addr_8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:15 %mul8_i1 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i166.split:17 %data_y_load = load i3 %data_y_addr_8

]]></Node>
<StgValue><ssdm name="data_y_load"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:18 %mul11_i1 = dmul i64 %data_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i1"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:21 %mul14_i1 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:22 %mul17_i1 = dmul i64 %data_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="531" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:15 %mul8_i1 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>

<operation id="532" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:18 %mul11_i1 = dmul i64 %data_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i1"/></StgValue>
</operation>

<operation id="533" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:21 %mul14_i1 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>

<operation id="534" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:22 %mul17_i1 = dmul i64 %data_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="535" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:15 %mul8_i1 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>

<operation id="536" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:18 %mul11_i1 = dmul i64 %data_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i1"/></StgValue>
</operation>

<operation id="537" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:21 %mul14_i1 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>

<operation id="538" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:22 %mul17_i1 = dmul i64 %data_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="539" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:15 %mul8_i1 = dmul i64 %tmp, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i1"/></StgValue>
</operation>

<operation id="540" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:18 %mul11_i1 = dmul i64 %data_y_load, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i1"/></StgValue>
</operation>

<operation id="541" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:21 %mul14_i1 = dmul i64 %tmp, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i1"/></StgValue>
</operation>

<operation id="542" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:22 %mul17_i1 = dmul i64 %data_y_load, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="543" st_id="36" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:19 %sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="544" st_id="36" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:23 %add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="545" st_id="37" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:19 %sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:23 %add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="547" st_id="38" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:19 %sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:23 %add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i166.split:4 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="550" st_id="39" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:19 %sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1

]]></Node>
<StgValue><ssdm name="sub_i1"/></StgValue>
</operation>

<operation id="551" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i166.split:20 %store_ln34 = store i64 %sub_i1, i3 %data_x_addr_8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="552" st_id="39" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i166.split:23 %add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1

]]></Node>
<StgValue><ssdm name="add_i1"/></StgValue>
</operation>

<operation id="553" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i166.split:24 %store_ln35 = store i64 %add_i1, i3 %data_y_addr_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="554" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:3 %data_x_load_1 = load i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="data_x_load_1"/></StgValue>
</operation>

<operation id="555" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:9 %data_x_load_4 = load i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="data_x_load_4"/></StgValue>
</operation>

<operation id="556" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:18 %data_y_load_2 = load i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="data_y_load_2"/></StgValue>
</operation>

<operation id="557" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:24 %data_y_load_5 = load i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="data_y_load_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="558" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:3 %data_x_load_1 = load i3 %data_x_addr_1

]]></Node>
<StgValue><ssdm name="data_x_load_1"/></StgValue>
</operation>

<operation id="559" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:4 %store_ln282 = store i64 %data_x_load_1, i9 %DATA_x_addr_2

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="560" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:5 %data_x_load_2 = load i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="data_x_load_2"/></StgValue>
</operation>

<operation id="561" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:7 %data_x_load_3 = load i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="data_x_load_3"/></StgValue>
</operation>

<operation id="562" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:9 %data_x_load_4 = load i3 %data_x_addr_4

]]></Node>
<StgValue><ssdm name="data_x_load_4"/></StgValue>
</operation>

<operation id="563" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:10 %store_ln285 = store i64 %data_x_load_4, i9 %DATA_x_addr_5

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="564" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:18 %data_y_load_2 = load i3 %data_y_addr_1

]]></Node>
<StgValue><ssdm name="data_y_load_2"/></StgValue>
</operation>

<operation id="565" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:19 %store_ln291 = store i64 %data_y_load_2, i9 %DATA_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="566" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:20 %data_y_load_3 = load i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="data_y_load_3"/></StgValue>
</operation>

<operation id="567" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:22 %data_y_load_4 = load i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="data_y_load_4"/></StgValue>
</operation>

<operation id="568" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:24 %data_y_load_5 = load i3 %data_y_addr_4

]]></Node>
<StgValue><ssdm name="data_y_load_5"/></StgValue>
</operation>

<operation id="569" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:25 %store_ln294 = store i64 %data_y_load_5, i9 %DATA_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="570" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:1 %data_x_load = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="data_x_load"/></StgValue>
</operation>

<operation id="571" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:5 %data_x_load_2 = load i3 %data_x_addr_2

]]></Node>
<StgValue><ssdm name="data_x_load_2"/></StgValue>
</operation>

<operation id="572" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:6 %store_ln283 = store i64 %data_x_load_2, i9 %DATA_x_addr_3

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="573" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:7 %data_x_load_3 = load i3 %data_x_addr_3

]]></Node>
<StgValue><ssdm name="data_x_load_3"/></StgValue>
</operation>

<operation id="574" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:8 %store_ln284 = store i64 %data_x_load_3, i9 %DATA_x_addr_4

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="575" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:16 %data_y_load_1 = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load_1"/></StgValue>
</operation>

<operation id="576" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:20 %data_y_load_3 = load i3 %data_y_addr_2

]]></Node>
<StgValue><ssdm name="data_y_load_3"/></StgValue>
</operation>

<operation id="577" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:21 %store_ln292 = store i64 %data_y_load_3, i9 %DATA_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="578" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:22 %data_y_load_4 = load i3 %data_y_addr_3

]]></Node>
<StgValue><ssdm name="data_y_load_4"/></StgValue>
</operation>

<operation id="579" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:23 %store_ln293 = store i64 %data_y_load_4, i9 %DATA_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln293"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="580" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:1 %data_x_load = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="data_x_load"/></StgValue>
</operation>

<operation id="581" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:2 %store_ln281 = store i64 %data_x_load, i9 %DATA_x_addr_1

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="582" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:16 %data_y_load_1 = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load_1"/></StgValue>
</operation>

<operation id="583" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:17 %store_ln290 = store i64 %data_y_load_1, i9 %DATA_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">
</state>

<state id="45" st_id="46">

<operation id="584" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:11 %data_x_load_5 = load i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="data_x_load_5"/></StgValue>
</operation>

<operation id="585" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:26 %data_y_load_6 = load i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="data_y_load_6"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="586" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:11 %data_x_load_5 = load i3 %data_x_addr_5

]]></Node>
<StgValue><ssdm name="data_x_load_5"/></StgValue>
</operation>

<operation id="587" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:12 %store_ln286 = store i64 %data_x_load_5, i9 %DATA_x_addr_6

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="588" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:13 %data_x_load_6 = load i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="data_x_load_6"/></StgValue>
</operation>

<operation id="589" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:26 %data_y_load_6 = load i3 %data_y_addr_5

]]></Node>
<StgValue><ssdm name="data_y_load_6"/></StgValue>
</operation>

<operation id="590" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:27 %store_ln295 = store i64 %data_y_load_6, i9 %DATA_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="591" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:28 %data_y_load_7 = load i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="data_y_load_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="592" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:13 %data_x_load_6 = load i3 %data_x_addr_6

]]></Node>
<StgValue><ssdm name="data_x_load_6"/></StgValue>
</operation>

<operation id="593" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:14 %store_ln287 = store i64 %data_x_load_6, i9 %DATA_x_addr_7

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="594" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:28 %data_y_load_7 = load i3 %data_y_addr_6

]]></Node>
<StgValue><ssdm name="data_y_load_7"/></StgValue>
</operation>

<operation id="595" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="64" op_1_bw="9" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:29 %store_ln296 = store i64 %data_y_load_7, i9 %DATA_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="596" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.i166.split:30 %br_ln28 = br void %new.latch.for.inc.i166.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
