$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ load $end
  $var wire 15 % adr [14:0] $end
  $var wire 16 & d_in [15:0] $end
  $var wire 16 ' d_out [15:0] $end
  $var wire 16 ( kb_in [15:0] $end
  $scope module DataMemory $end
   $var wire 1 # clk $end
   $var wire 1 $ load $end
   $var wire 15 % adr [14:0] $end
   $var wire 16 & d_in [15:0] $end
   $var wire 16 ' d_out [15:0] $end
   $var wire 16 ( kb_in [15:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
b000000000000001 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
#2
0#
#3
1#
1$
b000000000000000 %
b0000000000000001 &
b0000000000000001 '
#4
0#
0$
b000000000000001 %
b0000000000000000 '
#5
1#
1$
b011111111111111 %
b1111111111111111 &
b1111111111111111 '
#6
0#
0$
b000000000000000 %
b0000000000000001 '
#7
1#
b011111111111111 %
b1111111111111111 '
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
