Analysis & Synthesis report for Microprocessor
Thu May 23 17:30:37 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |Microprocessor
 10. Parameter Settings for User Entity Instance: Memory:Instruction_Memory
 11. Parameter Settings for User Entity Instance: Memory:Data_Memory
 12. Parameter Settings for User Entity Instance: Control_Unit:comb_10
 13. Parameter Settings for User Entity Instance: ALU:ALU_Unit
 14. Parameter Settings for User Entity Instance: ALU:ALU_Unit|UXTB:UxtbModule
 15. Parameter Settings for User Entity Instance: ALU:ALU_Unit|Comparator:Compare
 16. Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare|Subtractor:SUB"
 17. Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare"
 18. Port Connectivity Checks: "ALU:ALU_Unit|LSLS:LShiftModule"
 19. Port Connectivity Checks: "ALU:ALU_Unit"
 20. Port Connectivity Checks: "Control_Unit:comb_10"
 21. Port Connectivity Checks: "Memory:Data_Memory"
 22. Port Connectivity Checks: "Memory:Instruction_Memory"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 23 17:30:37 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; Microprocessor                              ;
; Top-level Entity Name              ; Microprocessor                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Microprocessor     ; Microprocessor     ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; Microprocessor.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv ;         ;
; Memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Memory.sv         ;         ;
; Control_Unit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv   ;         ;
; ALU.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv            ;         ;
; ANDS.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ANDS.sv           ;         ;
; ASR.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ASR.sv            ;         ;
; Adder.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Adder.sv          ;         ;
; BitwiseNot.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BitwiseNot.sv     ;         ;
; BoothMul.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv       ;         ;
; Comparator.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Comparator.sv     ;         ;
; EORS.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/EORS.sv           ;         ;
; EXT.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/EXT.sv            ;         ;
; LSLS.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSLS.sv           ;         ;
; LSRS.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSRS.sv           ;         ;
; ORRS.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ORRS.sv           ;         ;
; ROR.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ROR.sv            ;         ;
; FullAdder.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/FullAdder.sv      ;         ;
; HalfAdder.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/HalfAdder.sv      ;         ;
; Subtractor.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Subtractor.sv     ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 34    ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 34    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+----------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name    ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+----------------+--------------+
; |Microprocessor            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 34   ; 0            ; 0          ; |Microprocessor     ; Microprocessor ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Microprocessor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; word_size      ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Instruction_Memory ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; data_length    ; 8     ; Signed Integer                                ;
; mem_length     ; 64    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Data_Memory ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; data_length    ; 8     ; Signed Integer                         ;
; mem_length     ; 64    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Control_Unit:comb_10 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; word_size      ; 32    ; Signed Integer                           ;
; opcode_size    ; 5     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_Unit ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; ANDS           ; 1     ; Signed Integer                   ;
; ORRS           ; 2     ; Signed Integer                   ;
; MVNS           ; 3     ; Signed Integer                   ;
; EORS           ; 4     ; Signed Integer                   ;
; ADCS           ; 5     ; Signed Integer                   ;
; ADDS           ; 6     ; Signed Integer                   ;
; SBCS           ; 7     ; Signed Integer                   ;
; SUB            ; 8     ; Signed Integer                   ;
; MULS           ; 9     ; Signed Integer                   ;
; LSRS           ; 10    ; Signed Integer                   ;
; LSLS           ; 11    ; Signed Integer                   ;
; ASR            ; 12    ; Signed Integer                   ;
; ROR            ; 13    ; Signed Integer                   ;
; UXTB           ; 14    ; Signed Integer                   ;
; UXTH           ; 15    ; Signed Integer                   ;
; SXTB           ; 16    ; Signed Integer                   ;
; SXTH           ; 17    ; Signed Integer                   ;
; CMP            ; 18    ; Signed Integer                   ;
; NEGATIVE       ; 0     ; Signed Integer                   ;
; ZERO           ; 1     ; Signed Integer                   ;
; CARRY          ; 2     ; Signed Integer                   ;
; OVERFLOW       ; 3     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_Unit|UXTB:UxtbModule ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; UXTB           ; 0     ; Signed Integer                                   ;
; UXTH           ; 1     ; Signed Integer                                   ;
; SXTB           ; 2     ; Signed Integer                                   ;
; SXTH           ; 3     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:ALU_Unit|Comparator:Compare ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NEGATIVE       ; 0     ; Signed Integer                                      ;
; ZERO           ; 1     ; Signed Integer                                      ;
; CARRY          ; 2     ; Signed Integer                                      ;
; OVERFLOW       ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare|Subtractor:SUB"                                                                                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; c_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; c_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit|Comparator:Compare"                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; status_flag[2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit|LSLS:LShiftModule"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ALU_Unit"                                                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; flags  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; result ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control_Unit:comb_10"                                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_to_reg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; mem_write  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; reg_write  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; alu_ctrl   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; alu_src    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; imm_src    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:Data_Memory"                                                                                                                                                               ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; addr  ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:Instruction_Memory"                                                                                                                                                        ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; we    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; rdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; addr  ; Input  ; Warning  ; Input port expression (7 bits) is wider than the input port (6 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_lcell_comb ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu May 23 17:30:26 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file microprocessor.sv
    Info (12023): Found entity 1: Microprocessor File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 3
Info (12021): Found 0 design units, including 0 entities, in source file programcounter.sv
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: Memory File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file microprocessor_tb.sv
    Info (12023): Found entity 1: Microprocessor_tb File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.sv
    Info (12023): Found entity 1: Control_Unit File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ands.sv
    Info (12023): Found entity 1: ANDS File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ANDS.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file asr.sv
    Info (12023): Found entity 1: ASR File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ASR.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: Adder File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Adder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bitwisenot.sv
    Info (12023): Found entity 1: BitwiseNot File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BitwiseNot.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file boothmul.sv
    Info (12023): Found entity 1: Booth File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: Comparator File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Comparator.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file eors.sv
    Info (12023): Found entity 1: EORS File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/EORS.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ext.sv
    Info (12023): Found entity 1: UXTB File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/EXT.sv Line: 3
Warning (10238): Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "LSLS" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSLS.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lsls.sv
    Info (12023): Found entity 1: LSLS File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSLS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lsrs.sv
    Info (12023): Found entity 1: LSRS File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSRS.sv Line: 3
Warning (12018): Entity "NAND" will be ignored because it conflicts with Quartus Prime primitive name File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/NAND.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file nand.sv
Info (12021): Found 1 design units, including 1 entities, in source file orrs.sv
    Info (12023): Found entity 1: ORRS File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ORRS.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ror.sv
    Info (12023): Found entity 1: ROR File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ROR.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.sv
    Info (12023): Found entity 1: FullAdder File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/FullAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.sv
    Info (12023): Found entity 1: HalfAdder File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/HalfAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.sv
    Info (12023): Found entity 1: Subtractor File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Subtractor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file subtractorcarry.sv
    Info (12023): Found entity 1: SubtractorCarry File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/SubtractorCarry.sv Line: 2
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(15): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(40): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at Microprocessor.sv(63): Parameter Declaration in module "Microprocessor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 63
Warning (10222): Verilog HDL Parameter Declaration warning at Control_Unit.sv(46): Parameter Declaration in module "Control_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at Control_Unit.sv(51): Parameter Declaration in module "Control_Unit" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 51
Critical Warning (10846): Verilog HDL Instantiation warning at Microprocessor.sv(82): instance has no name File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 82
Info (12127): Elaborating entity "Microprocessor" for the top level hierarchy
Warning (10034): Output port "output_data" at Microprocessor.sv(6) has no driver File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Instruction_Memory" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 33
Warning (10230): Verilog HDL assignment warning at Memory.sv(32): truncated value with size 8 to match size of target (1) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Memory.sv Line: 32
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:comb_10" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 82
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(54): object "destination" assigned a value but never read File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 54
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(54): object "src1" assigned a value but never read File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 54
Warning (10036): Verilog HDL or VHDL warning at Control_Unit.sv(54): object "src2" assigned a value but never read File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 54
Warning (10230): Verilog HDL assignment warning at Control_Unit.sv(59): truncated value with size 9 to match size of target (6) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 59
Warning (10230): Verilog HDL assignment warning at Control_Unit.sv(60): truncated value with size 9 to match size of target (6) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 60
Warning (10230): Verilog HDL assignment warning at Control_Unit.sv(61): truncated value with size 9 to match size of target (6) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 61
Warning (10034): Output port "alu_src" at Control_Unit.sv(7) has no driver File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 7
Warning (10034): Output port "imm_src" at Control_Unit.sv(8) has no driver File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Control_Unit.sv Line: 8
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU_Unit" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 103
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "cin_adder", which holds its previous value in one or more paths through the always construct File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "ext_mode", which holds its previous value in one or more paths through the always construct File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "ext_sign", which holds its previous value in one or more paths through the always construct File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Warning (10240): Verilog HDL Always Construct warning at ALU.sv(199): inferring latch(es) for variable "sub_cin", which holds its previous value in one or more paths through the always construct File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Info (10041): Inferred latch for "sub_cin" at ALU.sv(199) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Info (10041): Inferred latch for "ext_sign" at ALU.sv(199) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Info (10041): Inferred latch for "ext_mode" at ALU.sv(199) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Info (10041): Inferred latch for "cin_adder" at ALU.sv(199) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 199
Info (12128): Elaborating entity "ANDS" for hierarchy "ALU:ALU_Unit|ANDS:ANDSModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 60
Info (12128): Elaborating entity "ORRS" for hierarchy "ALU:ALU_Unit|ORRS:ORRSModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 70
Info (12128): Elaborating entity "BitwiseNot" for hierarchy "ALU:ALU_Unit|BitwiseNot:MVNSModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 78
Info (12128): Elaborating entity "EORS" for hierarchy "ALU:ALU_Unit|EORS:EORSModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 88
Info (12128): Elaborating entity "Adder" for hierarchy "ALU:ALU_Unit|Adder:MainAdder" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 101
Info (12128): Elaborating entity "FullAdder" for hierarchy "ALU:ALU_Unit|Adder:MainAdder|FullAdder:full_adder_gen[0].FullAdders" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Adder.sv Line: 23
Info (12128): Elaborating entity "HalfAdder" for hierarchy "ALU:ALU_Unit|Adder:MainAdder|FullAdder:full_adder_gen[0].FullAdders|HalfAdder:Adder1" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/FullAdder.sv Line: 20
Info (12128): Elaborating entity "Subtractor" for hierarchy "ALU:ALU_Unit|Subtractor:SubtModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 114
Info (12128): Elaborating entity "Booth" for hierarchy "ALU:ALU_Unit|Booth:MulMod" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 123
Warning (10855): Verilog HDL warning at BoothMul.sv(10): initial value for variable QR should be constant File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 10
Warning (10855): Verilog HDL warning at BoothMul.sv(10): initial value for variable MQ should be constant File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 10
Warning (10270): Verilog HDL Case Statement warning at BoothMul.sv(19): incomplete case statement has no default case item File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 19
Info (10264): Verilog HDL Case Statement information at BoothMul.sv(19): all case item expressions in this case statement are onehot File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 19
Warning (10230): Verilog HDL assignment warning at BoothMul.sv(28): truncated value with size 66 to match size of target (65) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 28
Warning (10240): Verilog HDL Always Construct warning at BoothMul.sv(18): inferring latch(es) for variable "AC", which holds its previous value in one or more paths through the always construct File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 18
Warning (10030): Net "MQ" at BoothMul.sv(8) has no driver or initial value, using a default initial value '0' File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/BoothMul.sv Line: 8
Info (12128): Elaborating entity "LSLS" for hierarchy "ALU:ALU_Unit|LSLS:LShiftModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 133
Warning (10762): Verilog HDL Case Statement warning at LSLS.sv(13): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSLS.sv Line: 13
Info (12128): Elaborating entity "LSRS" for hierarchy "ALU:ALU_Unit|LSRS:RShiftModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 144
Warning (10230): Verilog HDL assignment warning at LSRS.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/LSRS.sv Line: 11
Info (12128): Elaborating entity "ASR" for hierarchy "ALU:ALU_Unit|ASR:AsrModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 155
Warning (10230): Verilog HDL assignment warning at ASR.sv(11): truncated value with size 32 to match size of target (1) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ASR.sv Line: 11
Info (12128): Elaborating entity "ROR" for hierarchy "ALU:ALU_Unit|ROR:RorModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 164
Warning (10230): Verilog HDL assignment warning at ROR.sv(12): truncated value with size 33 to match size of target (32) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ROR.sv Line: 12
Info (12128): Elaborating entity "UXTB" for hierarchy "ALU:ALU_Unit|UXTB:UxtbModule" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 176
Warning (10230): Verilog HDL assignment warning at EXT.sv(38): truncated value with size 32 to match size of target (1) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/EXT.sv Line: 38
Warning (10230): Verilog HDL assignment warning at EXT.sv(43): truncated value with size 32 to match size of target (1) File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/EXT.sv Line: 43
Info (12128): Elaborating entity "Comparator" for hierarchy "ALU:ALU_Unit|Comparator:Compare" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/ALU.sv Line: 185
Warning (10235): Verilog HDL Always Construct warning at Comparator.sv(33): variable "num1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Comparator.sv Line: 33
Warning (10235): Verilog HDL Always Construct warning at Comparator.sv(33): variable "num2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Comparator.sv Line: 33
Warning (10034): Output port "status_flag[2]" at Comparator.sv(6) has no driver File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Comparator.sv Line: 6
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "output_data[0]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[1]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[2]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[3]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[4]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[5]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[6]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[7]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[8]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[9]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[10]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[11]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[12]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[13]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[14]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[15]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[16]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[17]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[18]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[19]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[20]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[21]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[22]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[23]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[24]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[25]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[26]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[27]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[28]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[29]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[30]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
    Warning (13410): Pin "output_data[31]" is stuck at GND File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 6
Info (144001): Generated suppressed messages file C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/output_files/Microprocessor.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 4
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/Microprocessor.sv Line: 4
Info (21057): Implemented 34 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 4739 megabytes
    Info: Processing ended: Thu May 23 17:30:37 2024
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jorgl/OneDrive/Escritorio/MiniMicro Local/Memory/output_files/Microprocessor.map.smsg.


