# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../semestrak_rev.ip_user_files/ipstatic" \
"ALU_tb_time_synth.v" \

# Do not sort compile order
nosort
