dt_l5_struct_0
dt_l1_msualg_1
dt_l3_msualg_1
dt_u3_msualg_1
t3_pralg_2
dt_k1_msualg_1
dt_m2_finseq_2
dt_k3_finseq_2
redefinition_m2_finseq_1
dt_m1_finseq_1
fc2_struct_0
l34_msaterm
dt_k3_relat_1
fc2_funct_1
cc8_funct_1
l12_msualg_3
dt_o_0_0_xboole_0
t8_boole
d2_xboole_0
dt_k3_msualg_1
d5_card_3
redefinition_k4_finseq_1
t6_msualg_1
dt_k4_msualg_1
dt_k5_msualg_1
t2_subset
dt_m1_msafree
t2_msualg_6
fc1_msualg_1
redefinition_k1_relset_1
d2_partfun1
t6_boole
t5_msafree2
rc1_relset_1
t10_card_3
fc12_relat_1
t4_pralg_2
d7_msualg_4
d1_msualg_6
abstractness_v3_msualg_1
d4_msafree
dt_m1_msualg_2
dt_k12_msualg_2
s3_funct_1__e2_30_1__msualg_3
d5_msualg_3
t7_msualg_3
t6_msualg_3
t9_card_3
fc22_finseq_1
dt_m2_finseq_1
redefinition_m2_finseq_2
redefinition_k3_finseq_2
redefinition_r8_pboole
t21_msualg_2
reflexivity_r2_pboole
d18_pboole
t1_msualg_6
t1_subset
fc4_card_3
d6_msualg_3
t24_msualg_3
fraenkel_a_3_5_circuit1
fc1_msualg_3
d9_msualg_2
existence_m1_msafree
reflexivity_r8_pboole
t5_msualg_2
dt_m3_pboole
fraenkel_a_4_1_circuit1
t24_msaterm
dt_k5_msualg_3
d4_msualg_1
cc1_msualg_1
cc1_funct_1
cc2_msualg_1
cc8_funct_2
t25_msaterm
dt_k3_circuit1
t12_msualg_5
d3_msualg_2
s1_nat_1__e13_22__msualg_5
dt_o_3_9_pua2mss1
d7_msualg_3
d4_msualg_4
t16_circuit1
d21_msafree
d3_circuit1
t22_msaterm
t23_msaterm
d8_pboole
t3_xboole_0
d8_msaterm
t30_msaterm
fc2_pboole
dt_m4_msaterm
dt_k6_msualg_4
s2_finseq_1__e2_23_1_2__circuit2
t9_circuit2
free_g3_msualg_1
dt_u4_msualg_1
t9_msualg_2
fc6_msualg_2
t9_msafree
t14_msualg_5
d14_circcomb
t5_circuit1
t19_facirc_1
cc6_card_1
redefinition_k3_finseq_1
cc2_finseq_1
cc1_card_1
fc6_card_1
t7_msualg_1
cc11_struct_0
t142_finseq_2
fc4_msualg_1
dt_k1_card_1
fc5_card_3
t4_circuit1
d9_pralg_2
t10_facirc_1
d6_msualg_2
t7_circuit1
t8_msualg_3
d1_msualg_1
dt_k18_msafree
t10_msafree2
t5_msafree1
dt_k1_msualg_2
s2_finseq_1__e9_9_1_1_4__circuit2
t11_pralg_2
d5_msualg_1
t34_facirc_1
fc1_circuit1
t1_msualg_1
rc1_xboole_0
rc2_subset_1
t13_msualg_5
cc1_circuit1
d6_msualg_1
cc2_circuit1
t12_msafree2
t9_msafree2
t8_circuit1
d3_msafree1
t2_msualg_4
d3_msaterm
dt_k5_circuit2
spc1_boole
spc1_numerals
cc4_xreal_0
cc5_card_1
cc3_xxreal_0
fc6_membered
t7_rearran1
spc0_numerals
d1_rearran1
t6_real
redefinition_k5_numbers
t25_finseq_3
redefinition_k5_card_1
cc17_membered
cc5_finseq_1
cc3_nat_1
cc2_xreal_0
t27_card_1
spc0_boole
dt_k5_circuit1
t27_circcomb
s2_finseq_1__e29_21__msualg_5
cc3_msafree2
s2_pboole__e4_21__extens_1
t4_circuit2
dt_k3_msualg_4
cc4_msafree2
rc5_msafree2
t7_msafree2
t2_msualg_2
t10_pralg_2
t3_msualg_2
t14_circcomb
t8_msualg_2
t32_pua2mss1
d1_msualg_2
t28_circcomb
dt_k2_pboole
t18_msafree
t36_msualg_2
commutativity_k2_pboole
rc6_msualg_1
t35_msualg_2
t6_msafree2
t22_pboole
redefinition_r6_pboole
t11_msafree2