/**
 * @file TensorKernels.h
 * @brief Kernel interfaces for tensor operations
 * 
 * All kernels accept MPIContext (distributed coordination) and device_idx (execution device).
 * Kernels are created by tensors via createGemm(), createRoPE(), etc.
 * 
 * @author David Sanftenberg
 */

#pragma once

#include "../utils/MPIContext.h"
#include <memory>

namespace llaminar2 {

/**
 * @brief Block decoder strategy interface for quantized tensors
 * 
 * Provides format-specific dequantization for block-quantized formats.
 * Implementations MUST be header-only with always_inline to ensure zero overhead
 * when called from QuantizedGemmKernel hot path.
 * 
 * Supported formats: IQ4_NL, Q6_K, Q8_0, etc.
 */
class IBlockDecoder {
public:
    virtual ~IBlockDecoder() = default;
    
    /**
     * @brief Decode one quantized block to FP32
     * 
     * CRITICAL: This method is called in GEMM hot path (thousands of times per matmul).
     * Must be marked always_inline and implemented in header for zero overhead.
     * 
     * @param row_idx Row index in weight tensor
     * @param k_block_offset Block offset along K dimension (units of BLOCK_SIZE)
     * @param output Output buffer (must have space for BLOCK_SIZE floats, typically 32)
     */
    __attribute__((always_inline))
    virtual void decode_block_at(size_t row_idx, size_t k_block_offset, float* output) const = 0;
    
    /**
     * @brief Get raw pointer to quantized block (for VNNI/int8 optimizations)
     * 
     * @param row_idx Row index in weight tensor
     * @param k_block_offset Block offset along K dimension
     * @return Const pointer to raw quantized block structure
     */
    virtual const void* get_raw_block_at(size_t row_idx, size_t k_block_offset) const = 0;
    
    /**
     * @brief Get tensor dimensions
     */
    virtual size_t decoder_rows() const = 0;
    virtual size_t decoder_cols() const = 0;
    virtual size_t block_size() const = 0;
};

/**
 * @brief Base kernel interface
 */
class ITensorKernel {
public:
    virtual ~ITensorKernel() = default;

    /**
     * @brief Check if kernel supports specific backend
     * 
     * @param device_idx Device index (-1 = CPU, ≥0 = GPU)
     * @return true if kernel can execute on this device
     */
    virtual bool supports_device(int device_idx) const = 0;
};

/**
 * @brief Matrix multiplication kernel (GEMM)
 * 
 * C = alpha * A @ B + beta * C
 * 
 * Implementations:
 * - CPUGemmKernel: OpenBLAS/MKL
 * - CUDAGemmKernel: cuBLAS + fused dequant for IQ4_NL
 * - ROCmGemmKernel: hipBLAS + fused dequant
 */
class ITensorGemm : public ITensorKernel {
public:
    /**
     * @brief Matrix multiplication: C = alpha * A @ B + beta * C
     * 
     * @param A Input activations [m, k] (FP32, host or device)
     * @param C Output matrix [m, n] (FP32, host or device)
     * @param m Number of rows in A and C
     * @param n Number of columns in B and C (before transpose)
     * @param k Number of columns in A and rows in B
     * @param transpose_B Whether B is stored transposed (typical for weights)
     * @param alpha Scale factor for A@B
     * @param beta Scale factor for existing C (for fused add)
     * @param mpi_ctx MPI context for distributed execution (nullptr = single node)
     * @param device_idx Device index for execution (-1 = host/CPU, ≥0 = GPU device)
     * 
     * @return true on success, false on error
     * 
     * @note A and C locations (host/device) must match device_idx:
     *       - device_idx = -1: A/C on host memory
     *       - device_idx ≥ 0: A/C on device memory (caller manages transfers)
     * 
     * @note Kernel executes on device corresponding to device_idx.
     *       Weight tensor (B) is accessed via this->tensor which has its own device_idx.
     *       If weight is on different device than activation, kernel handles transfer.
     */
    virtual bool multiply(
        const float* A, float* C,
        int m, int n, int k,
        bool transpose_B = true,
        float alpha = 1.0f, float beta = 0.0f,
        const MPIContext* mpi_ctx = nullptr,
        int device_idx = -1) = 0;
};

/**
 * @brief Rotary position embeddings (RoPE)
 */
class ITensorRoPE : public ITensorKernel {
public:
    /**
     * @brief Apply rotary position embeddings to Q and K
     * 
     * @param Q Query tensor [seq_len, n_heads, head_dim] (modified in-place)
     * @param K Key tensor [seq_len, n_kv_heads, head_dim] (modified in-place)
     * @param position_ids Position indices [seq_len] (int32)
     * @param seq_len Sequence length
     * @param n_heads Number of query heads
     * @param n_kv_heads Number of key/value heads (may be < n_heads for GQA)
     * @param head_dim Dimension per head
     * @param use_bf16 Convert to BF16 internally for computation (faster, negligible loss)
     * @param mpi_ctx MPI context (nullptr = single node)
     * @param device_idx Device index for execution (-1 = CPU, ≥0 = GPU)
     * 
     * @return true on success, false on error
     */
    virtual bool apply(
        float* Q, float* K,
        const int* position_ids,
        int seq_len, int n_heads, int n_kv_heads, int head_dim,
        bool use_bf16 = false,
        const MPIContext* mpi_ctx = nullptr,
        int device_idx = -1) = 0;
};

/**
 * @brief SwiGLU activation: output = swish(gate) * up
 */
class ITensorSwiGLU : public ITensorKernel {
public:
    /**
     * @brief Apply SwiGLU activation
     * 
     * @param gate Gate projection [seq_len, d_ff]
     * @param up Up projection [seq_len, d_ff]
     * @param output Output [seq_len, d_ff]
     * @param seq_len Sequence length
     * @param d_ff Feed-forward dimension
     * @param use_bf16 Use BF16 for computation (bandwidth-bound operation)
     * @param mpi_ctx MPI context
     * @param device_idx Device index
     * 
     * @return true on success
     */
    virtual bool apply(
        const float* gate, const float* up, float* output,
        int seq_len, int d_ff,
        bool use_bf16 = false,
        const MPIContext* mpi_ctx = nullptr,
        int device_idx = -1) = 0;
};

/**
 * @brief Softmax normalization
 */
class ITensorSoftmax : public ITensorKernel {
public:
    /**
     * @brief Apply softmax along last dimension
     * 
     * @param input Input tensor [rows, cols]
     * @param output Output tensor [rows, cols]
     * @param rows Number of rows
     * @param cols Number of columns
     * @param use_bf16 Use BF16 (NOT recommended - precision-critical)
     * @param mpi_ctx MPI context
     * @param device_idx Device index
     * 
     * @return true on success
     */
    virtual bool apply(
        const float* input, float* output,
        int rows, int cols,
        bool use_bf16 = false,
        const MPIContext* mpi_ctx = nullptr,
        int device_idx = -1) = 0;
};

/**
 * @brief RMS normalization
 */
class ITensorRMSNorm : public ITensorKernel {
public:
    /**
     * @brief Apply RMS normalization
     * 
     * @param input Input tensor [seq_len, d_model]
     * @param gamma Scale parameter [d_model]
     * @param output Output tensor [seq_len, d_model]
     * @param seq_len Sequence length
     * @param d_model Model dimension
     * @param eps Epsilon for numerical stability
     * @param use_bf16 Use BF16 (NOT recommended - precision-critical)
     * @param mpi_ctx MPI context
     * @param device_idx Device index
     * 
     * @return true on success
     */
    virtual bool apply(
        const float* input, const float* gamma, float* output,
        int seq_len, int d_model,
        float eps = 1e-6f,
        bool use_bf16 = false,
        const MPIContext* mpi_ctx = nullptr,
        int device_idx = -1) = 0;
};

} // namespace llaminar2
