   1              		.file	"hardware_setup.c"
   2              		.text
   3              		.text
   4              	.Ltext0:
   5              		.cfi_sections	.debug_frame
   6              		.align 1
   7              		.align 4
   8              		.global	_HardwareSetup
  10              	_HardwareSetup:
  11              	.LFB0:
  12              		.file 1 "../src/hardware_setup.c"
   1:../src/hardware_setup.c **** /***********************************************************************/
   2:../src/hardware_setup.c **** /*  													               */
   3:../src/hardware_setup.c **** /*      PROJECT NAME :  SH2Tiny_Sample1EclipseV3                       */
   4:../src/hardware_setup.c **** /*      FILE         :  hardware_setup.c                               */
   5:../src/hardware_setup.c **** /*      DESCRIPTION  :  Hardware Initialization                        */
   6:../src/hardware_setup.c **** /*      CPU SERIES   :  SH2                                            */
   7:../src/hardware_setup.c **** /*      CPU TYPE     :  SH7047                                         */
   8:../src/hardware_setup.c **** /*  													               */
   9:../src/hardware_setup.c **** /*      This file is generated by KPIT Eclipse.                        */
  10:../src/hardware_setup.c **** /*  													               */
  11:../src/hardware_setup.c **** /***********************************************************************/                          
  12:../src/hardware_setup.c **** 
  13:../src/hardware_setup.c **** 
  14:../src/hardware_setup.c **** 
  15:../src/hardware_setup.c **** 
  16:../src/hardware_setup.c **** #include "iodefine.h"
  17:../src/hardware_setup.c **** #ifdef __cplusplus
  18:../src/hardware_setup.c **** extern "C" {
  19:../src/hardware_setup.c **** #endif
  20:../src/hardware_setup.c **** extern void HardwareSetup(void);
  21:../src/hardware_setup.c **** #ifdef __cplusplus
  22:../src/hardware_setup.c **** }
  23:../src/hardware_setup.c **** #endif
  24:../src/hardware_setup.c **** 
  25:../src/hardware_setup.c **** void HardwareSetup(void)
  26:../src/hardware_setup.c **** {
  13              		.loc 1 26 0
  14              		.cfi_startproc
  27:../src/hardware_setup.c **** 	// TODO: add hardware initialization code here
  28:../src/hardware_setup.c **** 
  29:../src/hardware_setup.c **** 	//NB: For this particular sample code only the necessary ports
  30:../src/hardware_setup.c **** 	//have been set. Please refer to the SH27047 Renesas Hardware
  31:../src/hardware_setup.c **** 	//manual for details and for other registers and modules settings
  32:../src/hardware_setup.c **** 
  33:../src/hardware_setup.c **** 	//IO PORT REGISTERS
  34:../src/hardware_setup.c **** 	PFC.PDCRL1.WORD = 0x0000;	//	0000 0000 0000 0000
  15              		.loc 1 34 0
  16 0000 9117     		mov.w	.L2,r1
  17 0002 E200     		mov	#0,r2
  35:../src/hardware_setup.c **** 	PFC.PDCRL2.WORD = 0x0000;	//	0000 0000 0000 0000
  36:../src/hardware_setup.c **** 	PFC.PDIORL.WORD = 0x00ff;	//	0000 0000 1111 1111
  18              		.loc 1 36 0
  19 0004 9716     		mov.w	.L3,r7
  34:../src/hardware_setup.c **** 	PFC.PDCRL1.WORD = 0x0000;	//	0000 0000 0000 0000
  20              		.loc 1 34 0
  21 0006 6313     		mov	r1,r3
  22 0008 7326     		add	#38,r3
  23 000a 2321     		mov.w	r2,@r3
  35:../src/hardware_setup.c **** 	PFC.PDCRL2.WORD = 0x0000;	//	0000 0000 0000 0000
  24              		.loc 1 35 0
  25 000c 7302     		add	#2,r3
  26 000e 2321     		mov.w	r2,@r3
  27              		.loc 1 36 0
  28 0010 73F8     		add	#-8,r3
  29 0012 2371     		mov.w	r7,@r3
  37:../src/hardware_setup.c **** 
  38:../src/hardware_setup.c **** 	PFC.PECRH.WORD	= 0x0000; /* 0000 0000 0000 0000 */
  30              		.loc 1 38 0
  31 0014 7316     		add	#22,r3
  32 0016 2321     		mov.w	r2,@r3
  39:../src/hardware_setup.c **** 	PFC.PECRL1.WORD = 0x0000; /* 0000 0000 0000 0000 */
  33              		.loc 1 39 0
  34 0018 73FC     		add	#-4,r3
  35 001a 2321     		mov.w	r2,@r3
  40:../src/hardware_setup.c **** 	PFC.PECRL2.WORD = 0x0000; /* 0000 0000 0000 0000 */
  36              		.loc 1 40 0
  37 001c 7302     		add	#2,r3
  38 001e 2321     		mov.w	r2,@r3
  41:../src/hardware_setup.c ****  	PFC.PEIORH.WORD = 0x003F; /* 0000 0000 0011 1111 */
  39              		.loc 1 41 0
  40 0020 6213     		mov	r1,r2
  41 0022 7230     		add	#48,r2
  42 0024 E33F     		mov	#63,r3
  43 0026 2231     		mov.w	r3,@r2
  42:../src/hardware_setup.c ****     PFC.PEIORL.WORD = 0xFFFF; /* 1111 1111 1111 1111 */
  44              		.loc 1 42 0
  45 0028 712E     		add	#46,r1
  46 002a E2FF     		mov	#-1,r2
  47 002c 2121     		mov.w	r2,@r1
  43:../src/hardware_setup.c **** 
  44:../src/hardware_setup.c **** 
  45:../src/hardware_setup.c **** //	// TODO: add hardware initialization code here
  46:../src/hardware_setup.c **** //	//NB: For this particular sample code only the necessary ports
  47:../src/hardware_setup.c **** //	//have been set. Please refer to the SH27047 Renesas Hardware
  48:../src/hardware_setup.c **** //	//manual for details and for other registers and modules settings
  49:../src/hardware_setup.c **** //
  50:../src/hardware_setup.c **** //	//Module stand by mode
  51:../src/hardware_setup.c **** //	MST.CR2.BIT._CMT=0; //Clear the stand by mode for the Timer CTM1 and CMT0
  52:../src/hardware_setup.c **** //						//the modules has been cleared individually.
  53:../src/hardware_setup.c **** //						//User can set all modules' stand by setting the
  54:../src/hardware_setup.c **** //						//register MST.CR1 and MST.CR2
  55:../src/hardware_setup.c **** //
  56:../src/hardware_setup.c **** //	MST.CR2.BIT._HCAN2=0; //Clear the stand by mode for the HCAN module
  57:../src/hardware_setup.c **** //	MST.CR2.BIT._AD0=0;	//Clear the stand by mode for AD converter 0
  58:../src/hardware_setup.c **** //	MST.CR2.BIT._AD1=0; //Clear the stand by mode for AD converter 1
  59:../src/hardware_setup.c **** // 	MST.CR2.BIT._MTU=0; //Clear the stand by mode for the MTU module
  60:../src/hardware_setup.c **** //	MST.CR1.BIT._SCI3=0; //Clear the stand by mode for the SCI3 module
  61:../src/hardware_setup.c **** //
  62:../src/hardware_setup.c **** //  	//PORT A settings (includes the ENC port)
  63:../src/hardware_setup.c **** //	PFC.PACRL1.WORD = 0x0005;	/*	0000 0000 0000 0101	*/
  64:../src/hardware_setup.c **** //	PFC.PACRL2.WORD = 0x5a80;	/*  0101 1010 1000 0000 */
  65:../src/hardware_setup.c **** //	PFC.PACRL3.WORD = 0x0038;	/*	0000 0000 0011 1000 */
  66:../src/hardware_setup.c **** //	PFC.PAIORL.WORD = 0xfc16;	/*	1111 1100 0001 0110	*/
  67:../src/hardware_setup.c **** //
  68:../src/hardware_setup.c **** //	//PORT B SETTINGS
  69:../src/hardware_setup.c **** //	//IRQ0 and IRQ1 are set as Digital output to be used for the display E and RS
  70:../src/hardware_setup.c **** //	PFC.PBCR1.WORD = 0x0000;	/* 0000 0000 0000 0000 */
  71:../src/hardware_setup.c **** //	PFC.PBCR2.WORD = 0x0D0F;	/* 0000 1101 0000 1111 */
  72:../src/hardware_setup.c **** //	PFC.PBIOR.WORD = 0x000D;	/* 0000 0000 0000 1101 */
  73:../src/hardware_setup.c **** //
  74:../src/hardware_setup.c **** //	//PORT D SETTINGS
  75:../src/hardware_setup.c **** ////    PFC.PDCRL1.WORD = 0x0000;
  76:../src/hardware_setup.c **** ////    PFC.PDCRL2.WORD = 0x0000;
  77:../src/hardware_setup.c **** ////    PFC.PDIORL.WORD = 0x01ff;
  78:../src/hardware_setup.c **** //
  79:../src/hardware_setup.c **** //  	// PWM and LEDs pin settings
  80:../src/hardware_setup.c **** //	PFC.PECRL1.WORD = 0x0000; // first of all set them to zero (general I/O)
  81:../src/hardware_setup.c **** // 	PFC.PECRL2.WORD = 0x0000;
  82:../src/hardware_setup.c **** //	PFC.PECRH.WORD = 0x0000;
  83:../src/hardware_setup.c **** // 	PFC.PEIORH.WORD = 0x003F; // set the pins PE21-PE16 as outputs
  84:../src/hardware_setup.c **** //    PFC.PEIORL.WORD = 0xFFFF; // set the pins PE15-PE0 as outputs
  85:../src/hardware_setup.c **** }
  48              		.loc 1 85 0
  49 002e 000B     		rts	
  50 0030 0009     		nop
  51              		.align 1
  52              	.L2:
  53 0032 8386     		.short	-31866
  54              	.L3:
  55 0034 00FF     		.short	255
  56              		.cfi_endproc
  57              	.LFE0:
  59              	.Letext0:
  60              		.file 2 "../src/iodefine.h"
