{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561631234919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631234925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:27:14 2019 " "Processing started: Thu Jun 27 18:27:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631234925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631234925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off px_rv32_soc -c px_rv32_soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631234925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561631235423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561631235423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/px_rv32.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/px_rv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 px_rv32 " "Found entity 1: px_rv32" {  } { { "../rtl/px_rv32.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/iu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/iu.v" { { "Info" "ISGN_ENTITY_NAME" "1 iu " "Found entity 1: iu" {  } { { "../rtl/iu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/iu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/exu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/exu.v" { { "Info" "ISGN_ENTITY_NAME" "1 exu " "Found entity 1: exu" {  } { { "../rtl/exu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/exu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/csr_gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/csr_gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_gpr " "Found entity 1: csr_gpr" {  } { { "../rtl/csr_gpr.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/csr_gpr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/biu.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/biu.v" { { "Info" "ISGN_ENTITY_NAME" "1 biu " "Found entity 1: biu" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/px_rv32_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/px_rv32_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 px_rv32_soc " "Found entity 1: px_rv32_soc" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246542 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "biu8.v(27) " "Verilog HDL warning at biu8.v(27): extended using \"x\" or \"z\"" {  } { { "../rtl/biu8.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu8.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1561631246544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/biu8.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/biu8.v" { { "Info" "ISGN_ENTITY_NAME" "1 biu8 " "Found entity 1: biu8" {  } { { "../rtl/biu8.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/bus_martix.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/bus_martix.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_martix " "Found entity 1: bus_martix" {  } { { "../rtl/bus_martix.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/bus_martix.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/port_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/port_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 port_sel " "Found entity 1: port_sel" {  } { { "../rtl/port_sel.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/port_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/px_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/px_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 px_spi " "Found entity 1: px_spi" {  } { { "../rtl/px_spi.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/rom.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/ram.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/mtime.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/mtime.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtime " "Found entity 1: mtime" {  } { { "../rtl/mtime.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/mtime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/px_rv32_soc/rtl/mtimecmp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/px_rv32_soc/rtl/mtimecmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mtimecmp " "Found entity 1: mtimecmp" {  } { { "../rtl/mtimecmp.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/mtimecmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test px_rv32_soc.v(99) " "Verilog HDL Implicit Net warning at px_rv32_soc.v(99): created implicit net for \"test\"" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246562 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "test1 px_rv32_soc.v(100) " "Verilog HDL Implicit Net warning at px_rv32_soc.v(100): created implicit net for \"test1\"" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "px_rv32_soc " "Elaborating entity \"px_rv32_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561631246683 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test px_rv32_soc.v(99) " "Verilog HDL or VHDL warning at px_rv32_soc.v(99): object \"test\" assigned a value but never read" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561631246686 "|px_rv32_soc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test1 px_rv32_soc.v(100) " "Verilog HDL or VHDL warning at px_rv32_soc.v(100): object \"test1\" assigned a value but never read" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1561631246686 "|px_rv32_soc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 px_rv32_soc.v(99) " "Verilog HDL assignment warning at px_rv32_soc.v(99): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561631246686 "|px_rv32_soc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_martix bus_martix:bus_martix " "Elaborating entity \"bus_martix\" for hierarchy \"bus_martix:bus_martix\"" {  } { { "../rtl/px_rv32_soc.v" "bus_martix" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtime mtime:mtime " "Elaborating entity \"mtime\" for hierarchy \"mtime:mtime\"" {  } { { "../rtl/px_rv32_soc.v" "mtime" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtimecmp mtimecmp:mtimecmp " "Elaborating entity \"mtimecmp\" for hierarchy \"mtimecmp:mtimecmp\"" {  } { { "../rtl/px_rv32_soc.v" "mtimecmp" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_sel port_sel:port_sel0 " "Elaborating entity \"port_sel\" for hierarchy \"port_sel:port_sel0\"" {  } { { "../rtl/px_rv32_soc.v" "port_sel0" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biu8 biu8:port0 " "Elaborating entity \"biu8\" for hierarchy \"biu8:port0\"" {  } { { "../rtl/px_rv32_soc.v" "port0" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "../rtl/px_rv32_soc.v" "rom" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom.v" "altsyncram_component" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/rom.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../bram_1/px_rv32_soc.mif " "Parameter \"init_file\" = \"../bram_1/px_rv32_soc.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246767 ""}  } { { "../rtl/rom.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561631246767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iha1 " "Found entity 1: altsyncram_iha1" {  } { { "db/altsyncram_iha1.tdf" "" { Text "E:/verilog/px_rv32_SoC/par/db/altsyncram_iha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iha1 rom:rom\|altsyncram:altsyncram_component\|altsyncram_iha1:auto_generated " "Elaborating entity \"altsyncram_iha1\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_iha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_0 " "Elaborating entity \"ram\" for hierarchy \"ram:ram_0\"" {  } { { "../rtl/px_rv32_soc.v" "ram_0" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram_0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram.v" "altsyncram_component" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram_0\|altsyncram:altsyncram_component\"" {  } { { "../rtl/ram.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631246871 ""}  } { { "../rtl/ram.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561631246871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hf1 " "Found entity 1: altsyncram_5hf1" {  } { { "db/altsyncram_5hf1.tdf" "" { Text "E:/verilog/px_rv32_SoC/par/db/altsyncram_5hf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631246932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631246932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5hf1 ram:ram_0\|altsyncram:altsyncram_component\|altsyncram_5hf1:auto_generated " "Elaborating entity \"altsyncram_5hf1\" for hierarchy \"ram:ram_0\|altsyncram:altsyncram_component\|altsyncram_5hf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "px_rv32 px_rv32:px_rv32 " "Elaborating entity \"px_rv32\" for hierarchy \"px_rv32:px_rv32\"" {  } { { "../rtl/px_rv32_soc.v" "px_rv32" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631246998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "biu px_rv32:px_rv32\|biu:biu " "Elaborating entity \"biu\" for hierarchy \"px_rv32:px_rv32\|biu:biu\"" {  } { { "../rtl/px_rv32.v" "biu" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631247002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iu px_rv32:px_rv32\|iu:iu " "Elaborating entity \"iu\" for hierarchy \"px_rv32:px_rv32\|iu:iu\"" {  } { { "../rtl/px_rv32.v" "iu" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631247007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exu px_rv32:px_rv32\|exu:exu " "Elaborating entity \"exu\" for hierarchy \"px_rv32:px_rv32\|exu:exu\"" {  } { { "../rtl/px_rv32.v" "exu" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631247009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_gpr px_rv32:px_rv32\|csr_gpr:csr_gpr " "Elaborating entity \"csr_gpr\" for hierarchy \"px_rv32:px_rv32\|csr_gpr:csr_gpr\"" {  } { { "../rtl/px_rv32.v" "csr_gpr" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631247015 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[2\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[2\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[3\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[3\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[4\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[4\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[5\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[5\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[6\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[6\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[7\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[7\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[8\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[8\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[8]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[9\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[9\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[9]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[10\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[10\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[10]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[11\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[11\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[11]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[12\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[12\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[13\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[13\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[14\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[14\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[15\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[15\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[16\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[16\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[16]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[17\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[17\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[17]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[18\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[18\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[18]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[19\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[19\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[19]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[20\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[20\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[20]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[21\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[21\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[21]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[22\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[22\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[22]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[23\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[23\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[23]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[24\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[24\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[24]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[25\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[25\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[25]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[26\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[26\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[26]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[27\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[27\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[27]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[28\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[28\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[28]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[29\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[29\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[29]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[30\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[30\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[30]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr\[31\] " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr\[31\]" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631247456 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr[31]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561631247456 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0 " "Inferred RAM node \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561631248302 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1 " "Inferred RAM node \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1561631248303 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|addr~0 " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|addr~0" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631252523 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|addr~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|rd_n~0 " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|rd_n~0" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 17 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631252523 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|rd_n~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "px_rv32:px_rv32\|biu:biu\|wr_n~0 " "Found clock multiplexer px_rv32:px_rv32\|biu:biu\|wr_n~0" {  } { { "../rtl/biu.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/biu.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1561631252523 "|px_rv32_soc|px_rv32:px_rv32|biu:biu|wr_n~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1561631252523 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|gpr_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1561631252844 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1561631252844 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1561631252844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0 " "Elaborated megafunction instantiation \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631252872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0 " "Instantiated megafunction \"px_rv32:px_rv32\|csr_gpr:csr_gpr\|altsyncram:gpr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561631252872 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561631252872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "E:/verilog/px_rv32_SoC/par/db/altsyncram_mcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561631252935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631252935 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561631253434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ext_int_acc_o GND " "Pin \"ext_int_acc_o\" is stuck at GND" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561631257114 "|px_rv32_soc|ext_int_acc_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "soft_int_acc_o GND " "Pin \"soft_int_acc_o\" is stuck at GND" {  } { { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561631257114 "|px_rv32_soc|soft_int_acc_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561631257114 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561631257272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.map.smsg " "Generated suppressed messages file E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631261318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561631261617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561631261617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2921 " "Implemented 2921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561631261859 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561631261859 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1561631261859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2756 " "Implemented 2756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561631261859 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561631261859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561631261859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631261908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:27:41 2019 " "Processing ended: Thu Jun 27 18:27:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631261908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631261908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631261908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561631261908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561631263230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631263236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:27:42 2019 " "Processing started: Thu Jun 27 18:27:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631263236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561631263236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561631263236 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561631263376 ""}
{ "Info" "0" "" "Project  = px_rv32_soc" {  } {  } 0 0 "Project  = px_rv32_soc" 0 0 "Fitter" 0 0 1561631263377 ""}
{ "Info" "0" "" "Revision = px_rv32_soc" {  } {  } 0 0 "Revision = px_rv32_soc" 0 0 "Fitter" 0 0 1561631263377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561631263489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561631263490 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "px_rv32_soc EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"px_rv32_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561631263522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561631263579 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561631263579 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561631263741 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561631263749 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561631264013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561631264013 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561631264013 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561631264013 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631264023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631264023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631264023 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 6136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561631264023 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561631264023 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561631264026 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561631264071 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "px_rv32_soc.sdc " "Synopsys Design Constraints File file not found: 'px_rv32_soc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561631264976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561631264976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[10\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[10\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[12\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[12\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[14\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[14\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[15\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[15\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[16\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[16\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[17\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[17\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[18\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[18\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[19\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[19\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[20\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[20\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[21\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[21\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[22\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[22\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[23\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[23\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[24\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[24\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[25\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[25\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[26\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[26\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[28\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[28\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[29\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[29\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[30\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[30\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[3\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[3\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[4\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[6\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[6\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[7\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[7\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[8\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[8\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[9\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[9\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr~0  from: datac  to: combout " "Cell: px_rv32\|biu\|addr~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|wr_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|wr_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631265003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1561631265003 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561631265022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561631265023 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561631265024 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bus_martix:bus_martix\|wr_n_p  " "Automatically promoted node bus_martix:bus_martix\|wr_n_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561631265340 ""}  } { { "../rtl/bus_martix.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/bus_martix.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561631265340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bus_martix:bus_martix\|rd_n_p  " "Automatically promoted node bus_martix:bus_martix\|rd_n_p " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561631265340 ""}  } { { "../rtl/bus_martix.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/bus_martix.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561631265340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561631265846 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561631265849 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561631265849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561631265853 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561631265858 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561631265863 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561631265863 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561631265866 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561631266079 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561631266083 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561631266083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631266203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561631266211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561631266937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631267600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561631267642 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561631273308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631273309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561631274053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 2.5% " "7e+02 ns of routing delay (approximately 2.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1561631278525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561631279908 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561631279908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561631292101 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561631292101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631292104 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.88 " "Total time spent on timing analysis during the Fitter is 5.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561631292334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561631292361 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561631292899 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561631292901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561631293614 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561631294557 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1561631294827 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[0\] 3.3-V LVTTL 42 " "Pin p0\[0\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[0\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[1\] 3.3-V LVTTL 44 " "Pin p0\[1\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[1\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[2\] 3.3-V LVTTL 49 " "Pin p0\[2\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[2\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[3\] 3.3-V LVTTL 51 " "Pin p0\[3\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[3\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[4\] 3.3-V LVTTL 53 " "Pin p0\[4\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[4\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[5\] 3.3-V LVTTL 55 " "Pin p0\[5\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[5\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[6\] 3.3-V LVTTL 59 " "Pin p0\[6\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[6\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p0\[7\] 3.3-V LVTTL 64 " "Pin p0\[7\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p0[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p0\[7\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[0\] 3.3-V LVTTL 86 " "Pin p1\[0\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[0\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[1\] 3.3-V LVTTL 83 " "Pin p1\[1\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[1\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[2\] 3.3-V LVTTL 77 " "Pin p1\[2\] uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[2\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[3\] 3.3-V LVTTL 72 " "Pin p1\[3\] uses I/O standard 3.3-V LVTTL at 72" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[3\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[4\] 3.3-V LVTTL 50 " "Pin p1\[4\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[4\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[5\] 3.3-V LVTTL 46 " "Pin p1\[5\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[5\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[6\] 3.3-V LVTTL 43 " "Pin p1\[6\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[6\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p1\[7\] 3.3-V LVTTL 39 " "Pin p1\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p1[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p1\[7\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[0\] 3.3-V LVTTL 52 " "Pin p2\[0\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[0\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[1\] 3.3-V LVTTL 54 " "Pin p2\[1\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[1\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[2\] 3.3-V LVTTL 58 " "Pin p2\[2\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[2\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[3\] 3.3-V LVTTL 60 " "Pin p2\[3\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[3\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[4\] 3.3-V LVTTL 65 " "Pin p2\[4\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[4\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[5\] 3.3-V LVTTL 67 " "Pin p2\[5\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[5\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[6\] 3.3-V LVTTL 69 " "Pin p2\[6\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[6\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "p2\[7\] 3.3-V LVTTL 71 " "Pin p2\[7\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { p2[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "p2\[7\]" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 127 " "Pin clk uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL 126 " "Pin rst_n uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "../rtl/px_rv32_soc.v" "" { Text "E:/verilog/px_rv32_SoC/rtl/px_rv32_soc.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "E:/verilog/px_rv32_SoC/par/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1561631294838 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1561631294838 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.fit.smsg " "Generated suppressed messages file E:/verilog/px_rv32_SoC/par/output_files/px_rv32_soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561631295048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1571 " "Peak virtual memory: 1571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631296095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:28:16 2019 " "Processing ended: Thu Jun 27 18:28:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631296095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631296095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631296095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561631296095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561631297522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631297527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:28:17 2019 " "Processing started: Thu Jun 27 18:28:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631297527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561631297527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561631297527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561631297899 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561631298339 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561631298359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "567 " "Peak virtual memory: 567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631298516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:28:18 2019 " "Processing ended: Thu Jun 27 18:28:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631298516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631298516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631298516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561631298516 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561631299165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561631299812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631299818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:28:19 2019 " "Processing started: Thu Jun 27 18:28:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631299818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561631299818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta px_rv32_soc -c px_rv32_soc " "Command: quartus_sta px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561631299818 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561631299960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561631300292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561631300292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631300348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631300348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "px_rv32_soc.sdc " "Synopsys Design Constraints File file not found: 'px_rv32_soc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561631300715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631300715 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561631300726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name px_rv32:px_rv32\|biu:biu\|ins\[0\] px_rv32:px_rv32\|biu:biu\|ins\[0\] " "create_clock -period 1.000 -name px_rv32:px_rv32\|biu:biu\|ins\[0\] px_rv32:px_rv32\|biu:biu\|ins\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561631300726 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " "create_clock -period 1.000 -name px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561631300726 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561631300726 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[10\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[10\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[12\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[12\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[14\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[14\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[15\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[15\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[16\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[16\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[17\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[17\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[18\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[18\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[19\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[20\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[20\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[21\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[21\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[22\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[22\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[23\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[24\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[25\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[25\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[26\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[26\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[28\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[28\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[29\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[29\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[30\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[30\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[3\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[3\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[4\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[6\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[6\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[7\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[7\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[8\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[8\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[9\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[9\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr~0  from: datab  to: combout " "Cell: px_rv32\|biu\|addr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|wr_n~0  from: datad  to: combout " "Cell: px_rv32\|biu\|wr_n~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631300740 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1561631300740 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561631300749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561631300750 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561631300752 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561631300764 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561631301511 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561631301511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.361 " "Worst-case setup slack is -16.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.361           -6516.180 clk  " "  -16.361           -6516.180 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.537            -361.623 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "  -11.537            -361.623 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631301517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.905 " "Worst-case hold slack is -4.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.905             -54.390 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -4.905             -54.390 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clk  " "    0.485               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631301601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561631301609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561631301615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.273 " "Worst-case minimum pulse width slack is -4.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.273           -1381.919 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -4.273           -1381.919 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1242.066 clk  " "   -3.201           -1242.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 px_rv32:px_rv32\|biu:biu\|ins\[0\]  " "   -1.487             -35.688 px_rv32:px_rv32\|biu:biu\|ins\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631301623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631301623 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561631302553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561631302591 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561631303357 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[10\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[10\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[12\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[12\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[14\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[14\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[15\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[15\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[16\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[16\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[17\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[17\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[18\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[18\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[19\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[20\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[20\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[21\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[21\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[22\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[22\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[23\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[24\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[25\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[25\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[26\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[26\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[28\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[28\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[29\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[29\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[30\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[30\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[3\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[3\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[4\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[6\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[6\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[7\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[7\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[8\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[8\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[9\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[9\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr~0  from: datab  to: combout " "Cell: px_rv32\|biu\|addr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|wr_n~0  from: datad  to: combout " "Cell: px_rv32\|biu\|wr_n~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631303607 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1561631303607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561631303609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561631303787 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561631303787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.310 " "Worst-case setup slack is -15.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.310           -6071.245 clk  " "  -15.310           -6071.245 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.132            -348.076 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "  -11.132            -348.076 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631303794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.495 " "Worst-case hold slack is -4.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495             -51.385 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -4.495             -51.385 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk  " "    0.359               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631303874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561631303884 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561631303892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.009 " "Worst-case minimum pulse width slack is -4.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.009           -1279.787 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -4.009           -1279.787 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201           -1242.066 clk  " "   -3.201           -1242.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -36.999 px_rv32:px_rv32\|biu:biu\|ins\[0\]  " "   -1.487             -36.999 px_rv32:px_rv32\|biu:biu\|ins\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631303901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631303901 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561631304820 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[10\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[10\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[11\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[12\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[12\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[13\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[14\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[14\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[15\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[15\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[16\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[16\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[17\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[17\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[18\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[18\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[19\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[20\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[20\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[21\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[21\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[22\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[22\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[23\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[24\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[24\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[25\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[25\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[26\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[26\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[27\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[28\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[28\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[29\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[29\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[2\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[30\]  from: datab  to: combout " "Cell: px_rv32\|biu\|addr\[30\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[31\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[3\]  from: datad  to: combout " "Cell: px_rv32\|biu\|addr\[3\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[4\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout " "Cell: px_rv32\|biu\|addr\[5\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[6\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[6\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[7\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[7\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[8\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[8\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr\[9\]  from: dataa  to: combout " "Cell: px_rv32\|biu\|addr\[9\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|addr~0  from: datab  to: combout " "Cell: px_rv32\|biu\|addr~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout " "Cell: px_rv32\|biu\|rd_n~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: px_rv32\|biu\|wr_n~0  from: datad  to: combout " "Cell: px_rv32\|biu\|wr_n~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1561631305038 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1561631305038 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561631305040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561631305113 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561631305113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.698 " "Worst-case setup slack is -6.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.698           -2453.703 clk  " "   -6.698           -2453.703 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.661            -146.830 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -4.661            -146.830 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631305122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.361 " "Worst-case hold slack is -2.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361             -28.350 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -2.361             -28.350 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk  " "    0.162               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631305203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561631305212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1561631305220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1046.119 clk  " "   -3.000           -1046.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.727            -506.596 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\]  " "   -1.727            -506.596 px_rv32:px_rv32\|biu:biu\|statu_biu\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 px_rv32:px_rv32\|biu:biu\|ins\[0\]  " "   -1.000             -24.000 px_rv32:px_rv32\|biu:biu\|ins\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561631305230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561631305230 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561631306525 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561631306528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631306667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:28:26 2019 " "Processing ended: Thu Jun 27 18:28:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631306667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631306667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631306667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561631306667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1561631307952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561631307957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:28:27 2019 " "Processing started: Thu Jun 27 18:28:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561631307957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631307957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off px_rv32_soc -c px_rv32_soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631307957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1561631308570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_85c_slow.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_85c_slow.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631309247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_0c_slow.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_0c_slow.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631309709 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_min_1200mv_0c_fast.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_min_1200mv_0c_fast.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631310165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc.vo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc.vo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631310648 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_85c_v_slow.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_85c_v_slow.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631311304 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_8_1200mv_0c_v_slow.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_8_1200mv_0c_v_slow.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631311962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_min_1200mv_0c_v_fast.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_min_1200mv_0c_v_fast.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631312614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "px_rv32_soc_v.sdo E:/verilog/px_rv32_SoC/par/simulation/modelsim/ simulation " "Generated file px_rv32_soc_v.sdo in folder \"E:/verilog/px_rv32_SoC/par/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1561631313273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561631313375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:28:33 2019 " "Processing ended: Thu Jun 27 18:28:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561631313375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561631313375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561631313375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631313375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 60 s " "Quartus Prime Full Compilation was successful. 0 errors, 60 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1561631314068 ""}
