#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 20 10:01:23 2020
# Process ID: 30100
# Current directory: C:/Users/hp/Desktop/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22852 C:\Users\hp\Desktop\CPU\CPU.xpr
# Log file: C:/Users/hp/Desktop/CPU/vivado.log
# Journal file: C:/Users/hp/Desktop/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
add_files -norecurse {C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/IDforward.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BranchCtrl.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALUControl.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/EX_forward.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/loadanduse.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/InstrucitonMemory.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/Control.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/top.v C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/RegisterFile.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/hp/Desktop/CPU/CPU.srcs/sim_1/new/cpu_tb.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/hp/Desktop/CPU/CPU.xdc
launch_runs impl_1 -jobs 9
[Sun Sep 20 10:27:47 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 10:27:47 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1118.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1794.645 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1794.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1794.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1930.668 ; gain = 812.535
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Sep 20 10:35:28 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 10:35:28 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 2072.867 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.867 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.867 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.902 ; gain = 124.465
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Sep 20 10:42:17 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 10:42:17 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2556.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.617 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2556.617 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2556.617 ; gain = 13.867
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 9
[Sun Sep 20 10:48:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 10:48:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2608.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.402 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.402 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2608.402 ; gain = 14.078
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 9
[Sun Sep 20 10:54:26 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 10:54:26 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2629.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2629.285 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2629.285 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2629.285 ; gain = 16.988
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -jobs 9
[Sun Sep 20 10:59:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 10:59:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2674.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2674.355 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2674.355 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2674.355 ; gain = 7.012
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
reset_run synth_1
launch_runs impl_1 -jobs 9
[Sun Sep 20 11:06:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_1/runme.log
[Sun Sep 20 11:06:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2684.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.195 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2684.195 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.195 ; gain = 9.840
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sim_1\new\cpu_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sources_1\new\BCD7.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sources_1\new\CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sim_1\new\cpu_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sources_1\new\BCD7.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sources_1\new\CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\hp\Desktop\CPU\CPU.srcs\sources_1\new\top.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_run synth_2 -flow {Vivado Synthesis 2019} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcsg324-1
current_run [get_runs synth_2]
set_property strategy Flow_AlternateRoutability [get_runs synth_2]
set_property strategy Performance_ExtraTimingOpt [get_runs impl_1]
launch_runs impl_2 -jobs 9
[Sun Sep 20 11:15:15 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 11:15:15 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
open_run impl_2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 2806.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.012 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3005.012 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3005.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3005.012 ; gain = 199.773
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Performance_ExtraTimingOpt [get_runs impl_2]
reset_run impl_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 11:21:24 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3082.070 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3082.070 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3082.070 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3082.070 ; gain = 15.895
set_property strategy Flow_RuntimeOptimized [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 11:27:37 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 11:27:37 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 3246.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3246.906 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3246.906 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3246.906 ; gain = 14.090
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 11:41:01 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 11:41:01 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 3246.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3246.906 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3246.906 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3246.906 ; gain = 0.000
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_2]
set_property strategy Flow_PerfOptimized_high [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 12:20:47 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 12:20:47 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 3259.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2047 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3259.855 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3259.855 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3259.855 ; gain = 12.949
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Flow_RuntimeOptimized [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 12:30:10 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 12:30:10 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3404.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1875 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.891 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.891 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3404.891 ; gain = 17.602
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
set_property strategy Flow_AreaMultThresholdDSP [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 12:41:20 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 12:41:20 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3404.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.891 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3404.891 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3782.199 ; gain = 377.309
set_property strategy Flow_AlternateRoutability [get_runs synth_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 12:49:25 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 12:49:25 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3816.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3816.820 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3816.820 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3816.820 ; gain = 14.000
set_property strategy {Vivado Synthesis Defaults} [get_runs synth_2]
set_property strategy Flow_Quick [get_runs impl_2]
set_property strategy Performance_ExtraTimingOpt [get_runs impl_2]
reset_run synth_2
launch_runs impl_2 -jobs 9
[Sun Sep 20 14:33:14 2020] Launched synth_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/synth_2/runme.log
[Sun Sep 20 14:33:14 2020] Launched impl_2...
Run output will be captured here: C:/Users/hp/Desktop/CPU/CPU.runs/impl_2/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 3816.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3816.820 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3816.820 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3816.820 ; gain = 0.000
report_utilization -name utilization_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:158]
INFO: [VRFC 10-2458] undeclared symbol EXForward, assumed default net type wire [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:339]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto e587838cd7c442b38aebe628d6ade092 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e587838cd7c442b38aebe628d6ade092 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'din0' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:431]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BCD7
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.434 ; gain = 17.840
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 20 14:52:27 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3816.820 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 3816.820 ; gain = 0.000
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3816.820 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BCD7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:155]
INFO: [VRFC 10-2458] undeclared symbol EXForward, assumed default net type wire [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:335]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/CPU/CPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
"xelab -wto e587838cd7c442b38aebe628d6ade092 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e587838cd7c442b38aebe628d6ade092 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'din0' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:423]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BCD7
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hp/Desktop/CPU/CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3816.820 ; gain = 0.000
run 800 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 14:56:10 2020...
