# create a dictionary of compatible VLNVs
dict set stdcomps   axi_ic               vlnv   "xilinx.com:ip:axi_interconnect:2.1"
dict set stdcomps   axi_sc               vlnv   "xilinx.com:ip:smartconnect:1.0"
dict set stdcomps   ps                   vlnv   "xilinx.com:ip:processing_system7:5.5"
dict set stdcomps   ps_bfm               vlnv   "xilinx.com:ip:processing_system7_bfm:2.0"
dict set stdcomps   axi_irqc             vlnv   "xilinx.com:ip:axi_intc:4.1"
dict set stdcomps   axi_cache            vlnv   "xilinx.com:ip:system_cache:4.0"
dict set stdcomps   xlconcat             vlnv   "xilinx.com:ip:xlconcat:2.1"
dict set stdcomps   xlslice              vlnv   "xilinx.com:ip:xlslice:1.0"
dict set stdcomps   xlconst              vlnv   "xilinx.com:ip:xlconstant:1.1"
dict set stdcomps   rst_gen              vlnv   "xilinx.com:ip:proc_sys_reset:5.0"
dict set stdcomps   proto_conv           vlnv   "xilinx.com:ip:axi_protocol_converter:2.1"
dict set stdcomps   bincnt               vlnv   "xilinx.com:ip:c_counter_binary:12.0"
dict set stdcomps   bluedma              vlnv   "esa.informatik.tu-darmstadt.de:user:BlueDMA_256_512_32:1.0"
dict set stdcomps   bluedma_x16          vlnv   "esa.informatik.tu-darmstadt.de:user:BlueDMA_512_512_64:1.0"
dict set stdcomps   msixusptrans         vlnv   "esa.informatik.tu-darmstadt.de:user:MSIxUSPTranslator:1.0"
dict set stdcomps   oled_ctrl            vlnv   "esa.cs.tu-darmstadt.de:user:oled_pc:1.0"
dict set stdcomps   mm_to_lite           vlnv   "esa.cs.tu-darmstadt.de:user:mm_to_lite:1.0"
dict set stdcomps   system_cache         vlnv   "xilinx.com:ip:system_cache:4.0"
dict set stdcomps   mig_core             vlnv   "xilinx.com:ip:mig_7series:4.0"
dict set stdcomps   axi_pcie3_0          vlnv   "xilinx.com:ip:axi_pcie3:3.0"
dict set stdcomps   tapasco_status       vlnv   "esa.cs.tu-darmstadt.de:tapasco:tapasco_status:1.4"
dict set stdcomps   axi_pcie3_0_usp      vlnv   "xilinx.com:ip:xdma:3.1"
dict set stdcomps   clk_wiz              vlnv   "xilinx.com:ip:clk_wiz:5.4"
dict set stdcomps   msix_intr_ctrl       vlnv   "esa.informatik.tu-darmstadt.de:user:MSIXIntrCtrl:1.0"
dict set stdcomps   axioffset            vlnv   "esa.informatik.tu-darmstadt.de:user:AXIOffset:1.0"
dict set stdcomps   axi_reg_slice        vlnv   "xilinx.com:ip:axi_register_slice:2.1"
dict set stdcomps   dwidth_conv          vlnv   "xilinx.com:ip:axi_dwidth_converter:2.1"
dict set stdcomps   system_ila           vlnv   "xilinx.com:ip:system_ila:1.0"
dict set stdcomps   aximm_intf           vlnv   "xilinx.com:interface:aximm_rtl:1.0"
dict set stdcomps   us_ddr               vlnv   "xilinx.com:ip:ddr4:2.2"
dict set stdcomps   logic_vector         vlnv   "xilinx.com:ip:util_vector_logic:2.0"
dict set stdcomps   ultra_ps             vlnv   "xilinx.com:ip:zynq_ultra_ps_e:3.1"
dict set stdcomps   10g_mac              vlnv   "xilinx.com:ip:axi_10g_ethernet:3.1"
dict set stdcomps   axi_iic              vlnv   "xilinx.com:ip:axi_iic:2.0"
dict set stdcomps   util_buf             vlnv   "xilinx.com:ip:util_ds_buf:2.1"
dict set stdcomps   pciebridgetolite     vlnv   "esa.informatik.tu-darmstadt.de:user:PCIeBridgeToLite:1.0"
dict set stdcomps   pciebridgetolite_x16 vlnv   "esa.informatik.tu-darmstadt.de:user:PCIeBridgeToLite_x16:1.0"
dict set stdcomps   hsa_wrapper          vlnv   "esa.informatik.tu-darmstadt.de:user:HSAWrapper:1.0"
dict set stdcomps   axis_arbiter         vlnv   "esa.informatik.tu-darmstadt.de:user:AXIS_Arbiter:1.0"
dict set stdcomps   axi_bram_ctrl        vlnv   "xilinx.com:ip:axi_bram_ctrl"
dict set stdcomps   bram_ctrl            vlnv   "xilinx.com:ip:blk_mem_gen"
dict set stdcomps   noc_arke_router      vlnv   "esa.informatik.tu-darmstadt.de:user:arke_noc_router:1.0" 
dict set stdcomps   noc_arke_arch_ifc    vlnv   "esa.informatik.tu-darmstadt.de:user:arke_noc_arch_ifc:1.0" 
dict set stdcomps   noc_arke_pe_ifc      vlnv   "esa.informatik.tu-darmstadt.de:user:arke_noc_pe_ifc:1.0" 
dict set stdcomps   noc_arke_mem_ifc     vlnv   "esa.informatik.tu-darmstadt.de:user:arke_noc_mem_ifc:1.0" 