==27568== Cachegrind, a cache and branch-prediction profiler
==27568== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27568== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27568== Command: ./mser .
==27568== 
--27568-- warning: L3 cache found, using its data for the LL simulation.
--27568-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27568-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27568== 
==27568== Process terminating with default action of signal 15 (SIGTERM)
==27568==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27568==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27568== 
==27568== I   refs:      2,152,405,404
==27568== I1  misses:            1,215
==27568== LLi misses:            1,202
==27568== I1  miss rate:          0.00%
==27568== LLi miss rate:          0.00%
==27568== 
==27568== D   refs:        871,807,773  (589,767,628 rd   + 282,040,145 wr)
==27568== D1  misses:        4,427,525  (  3,077,517 rd   +   1,350,008 wr)
==27568== LLd misses:        1,280,491  (    189,795 rd   +   1,090,696 wr)
==27568== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27568== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27568== 
==27568== LL refs:           4,428,740  (  3,078,732 rd   +   1,350,008 wr)
==27568== LL misses:         1,281,693  (    190,997 rd   +   1,090,696 wr)
==27568== LL miss rate:            0.0% (        0.0%     +         0.4%  )
