top_level_processing_system7_0_3.v,verilog,xil_defaultlib,../../../bd/top_level/ip/top_level_processing_system7_0_3/sim/top_level_processing_system7_0_3.v,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level_adc_i2c_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_level/ip/top_level_adc_i2c_controller_0_0/sim/top_level_adc_i2c_controller_0_0.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level_ADC_dumy_driver_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_level/ip/top_level_ADC_dumy_driver_0_0/sim/top_level_ADC_dumy_driver_0_0.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level_PWM_Generator_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_level/ip/top_level_PWM_Generator_0_0/sim/top_level_PWM_Generator_0_0.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level_Clock_Generation_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_level/ip/top_level_Clock_Generation_0_0/sim/top_level_Clock_Generation_0_0.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level_btn_debounce_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_level/ip/top_level_btn_debounce_0_0/sim/top_level_btn_debounce_0_0.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level_LCD_controller_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_level/ip/top_level_LCD_controller_0_0/sim/top_level_LCD_controller_0_0.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
top_level.vhd,vhdl,xil_defaultlib,../../../bd/top_level/sim/top_level.vhd,incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ec67/hdl"incdir="../../../../Signal_Generator.gen/sources_1/bd/top_level/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
