

================================================================
== Vitis HLS Report for 'poly_mul_fft_1'
================================================================
* Date:           Mon Mar  4 11:08:48 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  63.415 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|      817|  0.100 us|  81.700 us|    1|  817|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_511_1  |        0|      816|         8|          -|          -|  0 ~ 102|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%u_02 = alloca i32 1"   --->   Operation 10 'alloca' 'u_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 12 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn" [../FalconHLS/code_hls/fft.c:506]   --->   Operation 13 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %b" [../FalconHLS/code_hls/fft.c:506]   --->   Operation 14 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %a" [../FalconHLS/code_hls/fft.c:506]   --->   Operation 15 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i32 %logn_read" [../FalconHLS/code_hls/fft.c:509]   --->   Operation 16 'zext' 'zext_ln509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln509" [../FalconHLS/code_hls/fft.c:509]   --->   Operation 17 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %n, i32 1, i32 63" [../FalconHLS/code_hls/fft.c:507]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %n, i32 1, i32 12" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 19 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln511 = store i63 0, i63 %u_02" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 20 'store' 'store_ln511' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln511 = br void %for.inc" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 21 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%u = load i63 %u_02" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 22 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i63 %u" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 23 'trunc' 'trunc_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.78ns)   --->   "%icmp_ln511 = icmp_eq  i63 %u, i63 %trunc_ln" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 24 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (3.49ns)   --->   "%u_198 = add i63 %u, i63 1" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 25 'add' 'u_198' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln511 = br i1 %icmp_ln511, void %for.inc.split, void %for.end.loopexit" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 26 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln511, i3 0" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.94ns)   --->   "%add_ln515 = add i15 %shl_ln, i15 %a_read" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 28 'add' 'add_ln515' <Predicate = (!icmp_ln511)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln515, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 29 'partselect' 'trunc_ln11' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i13 %trunc_ln11" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 30 'zext' 'zext_ln515' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln515" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 31 'getelementptr' 'vla18_addr' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 32 'load' 'vla18_load' <Predicate = (!icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 33 [1/1] (1.67ns)   --->   "%add_ln515_1 = add i13 %trunc_ln11, i13 1" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 33 'add' 'add_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln515_1 = zext i13 %add_ln515_1" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 34 'zext' 'zext_ln515_1' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%vla18_addr_302 = getelementptr i32 %vla18, i64 0, i64 %zext_ln515_1" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 35 'getelementptr' 'vla18_addr_302' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%vla18_load_203 = load i13 %vla18_addr_302" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 36 'load' 'vla18_load_203' <Predicate = (!icmp_ln511)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln516 = add i12 %trunc_ln511, i12 %trunc_ln10" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 37 'add' 'add_ln516' <Predicate = (!icmp_ln511)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln62 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %add_ln516, i3 0" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 38 'bitconcatenate' 'shl_ln62' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.94ns)   --->   "%add_ln516_1 = add i15 %shl_ln62, i15 %a_read" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 39 'add' 'add_ln516_1' <Predicate = (!icmp_ln511)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln516_2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln516_1, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 40 'partselect' 'trunc_ln516_2' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.94ns)   --->   "%add_ln517 = add i15 %shl_ln, i15 %b_read" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 41 'add' 'add_ln517' <Predicate = (!icmp_ln511)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln517, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 42 'partselect' 'trunc_ln12' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.94ns)   --->   "%add_ln518 = add i15 %shl_ln62, i15 %b_read" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 43 'add' 'add_ln518' <Predicate = (!icmp_ln511)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln518, i32 2, i32 14" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 44 'partselect' 'trunc_ln13' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln511 = store i63 %u_198, i63 %u_02" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 45 'store' 'store_ln511' <Predicate = (!icmp_ln511)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln521 = ret" [../FalconHLS/code_hls/fft.c:521]   --->   Operation 46 'ret' 'ret_ln521' <Predicate = (icmp_ln511)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.93>
ST_3 : Operation 47 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 47 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%vla18_load_203 = load i13 %vla18_addr_302" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 48 'load' 'vla18_load_203' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln516 = zext i13 %trunc_ln516_2" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 49 'zext' 'zext_ln516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%vla18_addr_303 = getelementptr i32 %vla18, i64 0, i64 %zext_ln516" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 50 'getelementptr' 'vla18_addr_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%vla18_load_204 = load i13 %vla18_addr_303" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 51 'load' 'vla18_load_204' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 52 [1/1] (1.67ns)   --->   "%add_ln516_2 = add i13 %trunc_ln516_2, i13 1" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 52 'add' 'add_ln516_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln516_1 = zext i13 %add_ln516_2" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 53 'zext' 'zext_ln516_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%vla18_addr_304 = getelementptr i32 %vla18, i64 0, i64 %zext_ln516_1" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 54 'getelementptr' 'vla18_addr_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%vla18_load_205 = load i13 %vla18_addr_304" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 55 'load' 'vla18_load_205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%vla18_load_204 = load i13 %vla18_addr_303" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 56 'load' 'vla18_load_204' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%vla18_load_205 = load i13 %vla18_addr_304" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 57 'load' 'vla18_load_205' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln517 = zext i13 %trunc_ln12" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 58 'zext' 'zext_ln517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%vla18_addr_305 = getelementptr i32 %vla18, i64 0, i64 %zext_ln517" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 59 'getelementptr' 'vla18_addr_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%vla18_load_206 = load i13 %vla18_addr_305" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 60 'load' 'vla18_load_206' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 61 [1/1] (1.67ns)   --->   "%add_ln517_1 = add i13 %trunc_ln12, i13 1" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 61 'add' 'add_ln517_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln517_1 = zext i13 %add_ln517_1" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 62 'zext' 'zext_ln517_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%vla18_addr_306 = getelementptr i32 %vla18, i64 0, i64 %zext_ln517_1" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 63 'getelementptr' 'vla18_addr_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%vla18_load_207 = load i13 %vla18_addr_306" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 64 'load' 'vla18_load_207' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 5 <SV = 4> <Delay = 4.93>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%vla18_load_206 = load i13 %vla18_addr_305" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 65 'load' 'vla18_load_206' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 66 [1/2] (3.25ns)   --->   "%vla18_load_207 = load i13 %vla18_addr_306" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 66 'load' 'vla18_load_207' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln518 = zext i13 %trunc_ln13" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 67 'zext' 'zext_ln518' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%vla18_addr_307 = getelementptr i32 %vla18, i64 0, i64 %zext_ln518" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 68 'getelementptr' 'vla18_addr_307' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (3.25ns)   --->   "%vla18_load_208 = load i13 %vla18_addr_307" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 69 'load' 'vla18_load_208' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 70 [1/1] (1.67ns)   --->   "%add_ln518_1 = add i13 %trunc_ln13, i13 1" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 70 'add' 'add_ln518_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln518_1 = zext i13 %add_ln518_1" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 71 'zext' 'zext_ln518_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%vla18_addr_308 = getelementptr i32 %vla18, i64 0, i64 %zext_ln518_1" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 72 'getelementptr' 'vla18_addr_308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%vla18_load_209 = load i13 %vla18_addr_308" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 73 'load' 'vla18_load_209' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 6 <SV = 5> <Delay = 35.6>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_203, i32 %vla18_load" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%a_re = bitcast i64 %tmp" [../FalconHLS/code_hls/fft.c:515]   --->   Operation 75 'bitcast' 'a_re' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_205, i32 %vla18_load_204" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 76 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%a_im = bitcast i64 %tmp_s" [../FalconHLS/code_hls/fft.c:516]   --->   Operation 77 'bitcast' 'a_im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_207, i32 %vla18_load_206" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 78 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%b_re = bitcast i64 %tmp_76" [../FalconHLS/code_hls/fft.c:517]   --->   Operation 79 'bitcast' 'b_re' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/2] (3.25ns)   --->   "%vla18_load_208 = load i13 %vla18_addr_307" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 80 'load' 'vla18_load_208' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%vla18_load_209 = load i13 %vla18_addr_308" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 81 'load' 'vla18_load_209' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %vla18_load_209, i32 %vla18_load_208" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 82 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%b_im = bitcast i64 %tmp_77" [../FalconHLS/code_hls/fft.c:518]   --->   Operation 83 'bitcast' 'b_im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (32.3ns)   --->   "%test1 = dmul i64 %a_re, i64 %b_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 84 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [2/2] (32.3ns)   --->   "%test2 = dmul i64 %a_im, i64 %b_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 85 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [2/2] (32.3ns)   --->   "%test1_4 = dmul i64 %a_re, i64 %b_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 86 'dmul' 'test1_4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [2/2] (32.3ns)   --->   "%test2_4 = dmul i64 %a_im, i64 %b_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 87 'dmul' 'test2_4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 63.4>
ST_7 : Operation 88 [1/2] (32.3ns)   --->   "%test1 = dmul i64 %a_re, i64 %b_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 88 'dmul' 'test1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (32.3ns)   --->   "%test2 = dmul i64 %a_im, i64 %b_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 89 'dmul' 'test2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [2/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 90 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/2] (32.3ns)   --->   "%test1_4 = dmul i64 %a_re, i64 %b_im" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 91 'dmul' 'test1_4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/2] (32.3ns)   --->   "%test2_4 = dmul i64 %a_im, i64 %b_re" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 92 'dmul' 'test2_4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [2/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_4, i64 %test2_4" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 93 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.3>
ST_8 : Operation 94 [1/2] (31.0ns)   --->   "%fpct_d_re = dsub i64 %test1, i64 %test2" [../FalconHLS/code_hls/fpr.c:142]   --->   Operation 94 'dsub' 'fpct_d_re' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/2] (31.0ns)   --->   "%fpct_d_im = dadd i64 %test1_4, i64 %test2_4" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 95 'dadd' 'fpct_d_im' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i64 %fpct_d_re" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 96 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %bitcast_ln64" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 97 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr, i32 %trunc_ln64, i4 15" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 98 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln64, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 99 'partselect' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln64 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_302, i32 %trunc_ln64_1, i4 15" [../FalconHLS/code_hls/fft.c:64]   --->   Operation 100 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln512 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 102, i64 51" [../FalconHLS/code_hls/fft.c:512]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln512' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../FalconHLS/code_hls/fft.c:507]   --->   Operation 102 'specloopname' 'specloopname_ln507' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i64 %fpct_d_im" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 103 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i64 %bitcast_ln65" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 104 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_303, i32 %trunc_ln65, i4 15" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 105 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %bitcast_ln65, i32 32, i32 63" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 106 'partselect' 'trunc_ln65_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln65 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_304, i32 %trunc_ln65_1, i4 15" [../FalconHLS/code_hls/fft.c:65]   --->   Operation 107 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln511 = br void %for.inc" [../FalconHLS/code_hls/fft.c:511]   --->   Operation 108 'br' 'br_ln511' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vla18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ logn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_02                       (alloca                ) [ 0111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000]
logn_read                  (read                  ) [ 0000000000]
b_read                     (read                  ) [ 0011111111]
a_read                     (read                  ) [ 0011111111]
zext_ln509                 (zext                  ) [ 0000000000]
n                          (shl                   ) [ 0000000000]
trunc_ln                   (partselect            ) [ 0011111111]
trunc_ln10                 (partselect            ) [ 0011111111]
store_ln511                (store                 ) [ 0000000000]
br_ln511                   (br                    ) [ 0000000000]
u                          (load                  ) [ 0000000000]
trunc_ln511                (trunc                 ) [ 0000000000]
icmp_ln511                 (icmp                  ) [ 0011111111]
u_198                      (add                   ) [ 0000000000]
br_ln511                   (br                    ) [ 0000000000]
shl_ln                     (bitconcatenate        ) [ 0000000000]
add_ln515                  (add                   ) [ 0000000000]
trunc_ln11                 (partselect            ) [ 0000000000]
zext_ln515                 (zext                  ) [ 0000000000]
vla18_addr                 (getelementptr         ) [ 0001111110]
add_ln515_1                (add                   ) [ 0000000000]
zext_ln515_1               (zext                  ) [ 0000000000]
vla18_addr_302             (getelementptr         ) [ 0001111110]
add_ln516                  (add                   ) [ 0000000000]
shl_ln62                   (bitconcatenate        ) [ 0000000000]
add_ln516_1                (add                   ) [ 0000000000]
trunc_ln516_2              (partselect            ) [ 0001000000]
add_ln517                  (add                   ) [ 0000000000]
trunc_ln12                 (partselect            ) [ 0001100000]
add_ln518                  (add                   ) [ 0000000000]
trunc_ln13                 (partselect            ) [ 0001110000]
store_ln511                (store                 ) [ 0000000000]
ret_ln521                  (ret                   ) [ 0000000000]
vla18_load                 (load                  ) [ 0000111000]
vla18_load_203             (load                  ) [ 0000111000]
zext_ln516                 (zext                  ) [ 0000000000]
vla18_addr_303             (getelementptr         ) [ 0000111111]
add_ln516_2                (add                   ) [ 0000000000]
zext_ln516_1               (zext                  ) [ 0000000000]
vla18_addr_304             (getelementptr         ) [ 0000111111]
vla18_load_204             (load                  ) [ 0000011000]
vla18_load_205             (load                  ) [ 0000011000]
zext_ln517                 (zext                  ) [ 0000000000]
vla18_addr_305             (getelementptr         ) [ 0000010000]
add_ln517_1                (add                   ) [ 0000000000]
zext_ln517_1               (zext                  ) [ 0000000000]
vla18_addr_306             (getelementptr         ) [ 0000010000]
vla18_load_206             (load                  ) [ 0000001000]
vla18_load_207             (load                  ) [ 0000001000]
zext_ln518                 (zext                  ) [ 0000000000]
vla18_addr_307             (getelementptr         ) [ 0000001000]
add_ln518_1                (add                   ) [ 0000000000]
zext_ln518_1               (zext                  ) [ 0000000000]
vla18_addr_308             (getelementptr         ) [ 0000001000]
tmp                        (bitconcatenate        ) [ 0000000000]
a_re                       (bitcast               ) [ 0000000100]
tmp_s                      (bitconcatenate        ) [ 0000000000]
a_im                       (bitcast               ) [ 0000000100]
tmp_76                     (bitconcatenate        ) [ 0000000000]
b_re                       (bitcast               ) [ 0000000100]
vla18_load_208             (load                  ) [ 0000000000]
vla18_load_209             (load                  ) [ 0000000000]
tmp_77                     (bitconcatenate        ) [ 0000000000]
b_im                       (bitcast               ) [ 0000000100]
test1                      (dmul                  ) [ 0000000010]
test2                      (dmul                  ) [ 0000000010]
test1_4                    (dmul                  ) [ 0000000010]
test2_4                    (dmul                  ) [ 0000000010]
fpct_d_re                  (dsub                  ) [ 0000000000]
fpct_d_im                  (dadd                  ) [ 0000000001]
bitcast_ln64               (bitcast               ) [ 0000000000]
trunc_ln64                 (trunc                 ) [ 0000000000]
store_ln64                 (store                 ) [ 0000000000]
trunc_ln64_1               (partselect            ) [ 0000000000]
store_ln64                 (store                 ) [ 0000000000]
speclooptripcount_ln512    (speclooptripcount     ) [ 0000000000]
specloopname_ln507         (specloopname          ) [ 0000000000]
bitcast_ln65               (bitcast               ) [ 0000000000]
trunc_ln65                 (trunc                 ) [ 0000000000]
store_ln65                 (store                 ) [ 0000000000]
trunc_ln65_1               (partselect            ) [ 0000000000]
store_ln65                 (store                 ) [ 0000000000]
br_ln511                   (br                    ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vla18">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vla18"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="logn">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logn"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="u_02_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_02/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="logn_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="logn_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="15" slack="0"/>
<pin id="77" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="15" slack="0"/>
<pin id="82" dir="0" index="1" bw="15" slack="0"/>
<pin id="83" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="vla18_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="13" slack="0"/>
<pin id="90" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="13" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="13" slack="6"/>
<pin id="99" dir="0" index="5" bw="32" slack="0"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="0"/>
<pin id="101" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="vla18_load/2 vla18_load_203/2 vla18_load_204/3 vla18_load_205/3 vla18_load_206/4 vla18_load_207/4 vla18_load_208/5 vla18_load_209/5 store_ln64/8 store_ln64/8 store_ln65/9 store_ln65/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="vla18_addr_302_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="13" slack="0"/>
<pin id="107" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_302/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="vla18_addr_303_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="13" slack="0"/>
<pin id="115" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_303/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="vla18_addr_304_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="13" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_304/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="vla18_addr_305_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="13" slack="0"/>
<pin id="131" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_305/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="vla18_addr_306_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_306/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="vla18_addr_307_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="13" slack="0"/>
<pin id="147" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_307/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="vla18_addr_308_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vla18_addr_308/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="fpct_d_re/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="fpct_d_im/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test1_4/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="test2_4/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln509_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln509/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="n_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="trunc_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="63" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="0" index="3" bw="7" slack="0"/>
<pin id="202" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="trunc_ln10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="5" slack="0"/>
<pin id="212" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln511_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="63" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="u_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="63" slack="1"/>
<pin id="224" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln511_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="63" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln511/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln511_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="63" slack="0"/>
<pin id="231" dir="0" index="1" bw="63" slack="1"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="u_198_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="63" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_198/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="15" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln515_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="1"/>
<pin id="251" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln11_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="15" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="0" index="3" bw="5" slack="0"/>
<pin id="258" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln515_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln515_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515_1/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln515_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln516_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="0" index="1" bw="12" slack="1"/>
<pin id="282" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shl_ln62_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="15" slack="0"/>
<pin id="286" dir="0" index="1" bw="12" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln62/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln516_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="0"/>
<pin id="294" dir="0" index="1" bw="15" slack="1"/>
<pin id="295" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln516_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="15" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="0" index="3" bw="5" slack="0"/>
<pin id="302" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln516_2/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln517_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="0"/>
<pin id="309" dir="0" index="1" bw="15" slack="1"/>
<pin id="310" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln517/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="13" slack="0"/>
<pin id="314" dir="0" index="1" bw="15" slack="0"/>
<pin id="315" dir="0" index="2" bw="3" slack="0"/>
<pin id="316" dir="0" index="3" bw="5" slack="0"/>
<pin id="317" dir="1" index="4" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln518_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="15" slack="0"/>
<pin id="324" dir="0" index="1" bw="15" slack="1"/>
<pin id="325" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln518/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln13_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="0"/>
<pin id="329" dir="0" index="1" bw="15" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="5" slack="0"/>
<pin id="332" dir="1" index="4" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln511_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="63" slack="0"/>
<pin id="339" dir="0" index="1" bw="63" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln511/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln516_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="13" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln516_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="13" slack="1"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln516_2/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln516_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln516_1/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln517_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="13" slack="2"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln517/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln517_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="2"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln517_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln517_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln517_1/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln518_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="3"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln518/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln518_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="3"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln518_1/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln518_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="13" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln518_1/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="3"/>
<pin id="387" dir="0" index="2" bw="32" slack="3"/>
<pin id="388" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="a_re_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_re/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="2"/>
<pin id="399" dir="0" index="2" bw="32" slack="2"/>
<pin id="400" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="a_im_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="64" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_im/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_76_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="1"/>
<pin id="411" dir="0" index="2" bw="32" slack="1"/>
<pin id="412" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_76/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="b_re_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_re/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_77_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="0"/>
<pin id="424" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_77/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="b_im_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_im/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="bitcast_ln64_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln64/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln64_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln64_1_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="0" index="3" bw="7" slack="0"/>
<pin id="448" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln64_1/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="bitcast_ln65_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln65_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="trunc_ln65_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="7" slack="0"/>
<pin id="466" dir="0" index="3" bw="7" slack="0"/>
<pin id="467" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln65_1/9 "/>
</bind>
</comp>

<comp id="473" class="1005" name="u_02_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="63" slack="0"/>
<pin id="475" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="u_02 "/>
</bind>
</comp>

<comp id="480" class="1005" name="b_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="1"/>
<pin id="482" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="486" class="1005" name="a_read_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="15" slack="1"/>
<pin id="488" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="492" class="1005" name="trunc_ln_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="63" slack="1"/>
<pin id="494" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="497" class="1005" name="trunc_ln10_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="12" slack="1"/>
<pin id="499" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="505" class="1005" name="vla18_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="1"/>
<pin id="507" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="vla18_addr_302_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="13" slack="1"/>
<pin id="513" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_302 "/>
</bind>
</comp>

<comp id="516" class="1005" name="trunc_ln516_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="1"/>
<pin id="518" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln516_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="trunc_ln12_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="13" slack="2"/>
<pin id="524" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="528" class="1005" name="trunc_ln13_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="13" slack="3"/>
<pin id="530" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="534" class="1005" name="vla18_load_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="3"/>
<pin id="536" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="vla18_load "/>
</bind>
</comp>

<comp id="539" class="1005" name="vla18_load_203_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="3"/>
<pin id="541" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="vla18_load_203 "/>
</bind>
</comp>

<comp id="544" class="1005" name="vla18_addr_303_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="13" slack="1"/>
<pin id="546" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_303 "/>
</bind>
</comp>

<comp id="550" class="1005" name="vla18_addr_304_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="13" slack="1"/>
<pin id="552" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_304 "/>
</bind>
</comp>

<comp id="555" class="1005" name="vla18_load_204_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="2"/>
<pin id="557" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vla18_load_204 "/>
</bind>
</comp>

<comp id="560" class="1005" name="vla18_load_205_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2"/>
<pin id="562" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vla18_load_205 "/>
</bind>
</comp>

<comp id="565" class="1005" name="vla18_addr_305_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="13" slack="1"/>
<pin id="567" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_305 "/>
</bind>
</comp>

<comp id="570" class="1005" name="vla18_addr_306_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="13" slack="1"/>
<pin id="572" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_306 "/>
</bind>
</comp>

<comp id="575" class="1005" name="vla18_load_206_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vla18_load_206 "/>
</bind>
</comp>

<comp id="580" class="1005" name="vla18_load_207_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vla18_load_207 "/>
</bind>
</comp>

<comp id="585" class="1005" name="vla18_addr_307_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="13" slack="1"/>
<pin id="587" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_307 "/>
</bind>
</comp>

<comp id="590" class="1005" name="vla18_addr_308_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="1"/>
<pin id="592" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="vla18_addr_308 "/>
</bind>
</comp>

<comp id="595" class="1005" name="a_re_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_re "/>
</bind>
</comp>

<comp id="601" class="1005" name="a_im_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="1"/>
<pin id="603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_im "/>
</bind>
</comp>

<comp id="607" class="1005" name="b_re_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="1"/>
<pin id="609" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_re "/>
</bind>
</comp>

<comp id="613" class="1005" name="b_im_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_im "/>
</bind>
</comp>

<comp id="619" class="1005" name="test1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="1"/>
<pin id="621" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="test2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="1"/>
<pin id="626" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="test1_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="1"/>
<pin id="631" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test1_4 "/>
</bind>
</comp>

<comp id="634" class="1005" name="test2_4_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="64" slack="1"/>
<pin id="636" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="test2_4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="fpct_d_im_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="1"/>
<pin id="641" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="fpct_d_im "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="171"><net_src comp="167" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="176"><net_src comp="172" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="181"><net_src comp="177" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="186"><net_src comp="182" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="190"><net_src comp="68" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="191" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="222" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="222" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="222" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="225" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="248" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="272"><net_src comp="253" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="283"><net_src comp="225" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="292" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="38" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="311"><net_src comp="240" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="38" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="284" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="34" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="36" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="38" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="341"><net_src comp="234" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="350"><net_src comp="42" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="373"><net_src comp="370" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="378"><net_src comp="42" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="384" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="396" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="408" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="93" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="93" pin="7"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="437"><net_src comp="159" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="93" pin=5"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="20" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="453"><net_src comp="443" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="460"><net_src comp="454" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="93" pin=5"/></net>

<net id="468"><net_src comp="50" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="454" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="20" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="472"><net_src comp="462" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="476"><net_src comp="64" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="479"><net_src comp="473" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="483"><net_src comp="74" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="489"><net_src comp="80" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="495"><net_src comp="197" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="500"><net_src comp="207" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="508"><net_src comp="86" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="514"><net_src comp="103" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="519"><net_src comp="297" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="525"><net_src comp="312" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="531"><net_src comp="327" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="537"><net_src comp="93" pin="7"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="542"><net_src comp="93" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="547"><net_src comp="111" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="553"><net_src comp="119" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="558"><net_src comp="93" pin="7"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="563"><net_src comp="93" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="568"><net_src comp="127" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="573"><net_src comp="135" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="578"><net_src comp="93" pin="7"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="583"><net_src comp="93" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="588"><net_src comp="143" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="593"><net_src comp="151" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="598"><net_src comp="390" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="604"><net_src comp="402" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="610"><net_src comp="414" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="616"><net_src comp="428" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="622"><net_src comp="167" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="627"><net_src comp="172" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="632"><net_src comp="177" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="637"><net_src comp="182" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="642"><net_src comp="163" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="454" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vla18 | {8 9 }
 - Input state : 
	Port: poly_mul_fft.1 : vla18 | {2 3 4 5 6 }
	Port: poly_mul_fft.1 : a | {1 }
	Port: poly_mul_fft.1 : b | {1 }
	Port: poly_mul_fft.1 : logn | {1 }
  - Chain level:
	State 1
		n : 1
		trunc_ln : 2
		trunc_ln10 : 2
		store_ln511 : 1
	State 2
		trunc_ln511 : 1
		icmp_ln511 : 1
		u_198 : 1
		br_ln511 : 2
		shl_ln : 2
		add_ln515 : 3
		trunc_ln11 : 4
		zext_ln515 : 5
		vla18_addr : 6
		vla18_load : 7
		add_ln515_1 : 5
		zext_ln515_1 : 6
		vla18_addr_302 : 7
		vla18_load_203 : 8
		add_ln516 : 2
		shl_ln62 : 3
		add_ln516_1 : 4
		trunc_ln516_2 : 5
		add_ln517 : 3
		trunc_ln12 : 4
		add_ln518 : 4
		trunc_ln13 : 5
		store_ln511 : 2
	State 3
		vla18_addr_303 : 1
		vla18_load_204 : 2
		zext_ln516_1 : 1
		vla18_addr_304 : 2
		vla18_load_205 : 3
	State 4
		vla18_addr_305 : 1
		vla18_load_206 : 2
		zext_ln517_1 : 1
		vla18_addr_306 : 2
		vla18_load_207 : 3
	State 5
		vla18_addr_307 : 1
		vla18_load_208 : 2
		zext_ln518_1 : 1
		vla18_addr_308 : 2
		vla18_load_209 : 3
	State 6
		a_re : 1
		a_im : 1
		b_re : 1
		tmp_77 : 1
		b_im : 2
		test1 : 2
		test2 : 3
		test1_4 : 3
		test2_4 : 2
	State 7
		fpct_d_re : 1
		fpct_d_im : 1
	State 8
		bitcast_ln64 : 1
		trunc_ln64 : 2
		store_ln64 : 3
		trunc_ln64_1 : 2
		store_ln64 : 3
	State 9
		trunc_ln65 : 1
		store_ln65 : 2
		trunc_ln65_1 : 1
		store_ln65 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_167      |    11   |   256   |   546   |
|   dmul   |      grp_fu_172      |    11   |   256   |   546   |
|          |      grp_fu_177      |    11   |   256   |   546   |
|          |      grp_fu_182      |    11   |   256   |   546   |
|----------|----------------------|---------|---------|---------|
|   dadd   |      grp_fu_159      |    3    |   342   |   1065  |
|          |      grp_fu_163      |    3    |   342   |   1065  |
|----------|----------------------|---------|---------|---------|
|          |     u_198_fu_234     |    0    |    0    |    70   |
|          |   add_ln515_fu_248   |    0    |    0    |    20   |
|          |  add_ln515_1_fu_268  |    0    |    0    |    14   |
|          |   add_ln516_fu_279   |    0    |    0    |    12   |
|    add   |  add_ln516_1_fu_292  |    0    |    0    |    20   |
|          |   add_ln517_fu_307   |    0    |    0    |    20   |
|          |   add_ln518_fu_322   |    0    |    0    |    20   |
|          |  add_ln516_2_fu_346  |    0    |    0    |    14   |
|          |  add_ln517_1_fu_360  |    0    |    0    |    14   |
|          |  add_ln518_1_fu_374  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    shl   |       n_fu_191       |    0    |    0    |   100   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln511_fu_229  |    0    |    0    |    28   |
|----------|----------------------|---------|---------|---------|
|          | logn_read_read_fu_68 |    0    |    0    |    0    |
|   read   |   b_read_read_fu_74  |    0    |    0    |    0    |
|          |   a_read_read_fu_80  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln509_fu_187  |    0    |    0    |    0    |
|          |   zext_ln515_fu_263  |    0    |    0    |    0    |
|          |  zext_ln515_1_fu_274 |    0    |    0    |    0    |
|          |   zext_ln516_fu_342  |    0    |    0    |    0    |
|   zext   |  zext_ln516_1_fu_351 |    0    |    0    |    0    |
|          |   zext_ln517_fu_356  |    0    |    0    |    0    |
|          |  zext_ln517_1_fu_365 |    0    |    0    |    0    |
|          |   zext_ln518_fu_370  |    0    |    0    |    0    |
|          |  zext_ln518_1_fu_379 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_197   |    0    |    0    |    0    |
|          |   trunc_ln10_fu_207  |    0    |    0    |    0    |
|          |   trunc_ln11_fu_253  |    0    |    0    |    0    |
|partselect| trunc_ln516_2_fu_297 |    0    |    0    |    0    |
|          |   trunc_ln12_fu_312  |    0    |    0    |    0    |
|          |   trunc_ln13_fu_327  |    0    |    0    |    0    |
|          |  trunc_ln64_1_fu_443 |    0    |    0    |    0    |
|          |  trunc_ln65_1_fu_462 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln511_fu_225  |    0    |    0    |    0    |
|   trunc  |   trunc_ln64_fu_438  |    0    |    0    |    0    |
|          |   trunc_ln65_fu_457  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_240    |    0    |    0    |    0    |
|          |    shl_ln62_fu_284   |    0    |    0    |    0    |
|bitconcatenate|      tmp_fu_384      |    0    |    0    |    0    |
|          |     tmp_s_fu_396     |    0    |    0    |    0    |
|          |     tmp_76_fu_408    |    0    |    0    |    0    |
|          |     tmp_77_fu_420    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    50   |   1708  |   4660  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     a_im_reg_601     |   64   |
|     a_re_reg_595     |   64   |
|    a_read_reg_486    |   15   |
|     b_im_reg_613     |   64   |
|     b_re_reg_607     |   64   |
|    b_read_reg_480    |   15   |
|   fpct_d_im_reg_639  |   64   |
|    test1_4_reg_629   |   64   |
|     test1_reg_619    |   64   |
|    test2_4_reg_634   |   64   |
|     test2_reg_624    |   64   |
|  trunc_ln10_reg_497  |   12   |
|  trunc_ln12_reg_522  |   13   |
|  trunc_ln13_reg_528  |   13   |
| trunc_ln516_2_reg_516|   13   |
|   trunc_ln_reg_492   |   63   |
|     u_02_reg_473     |   63   |
|vla18_addr_302_reg_511|   13   |
|vla18_addr_303_reg_544|   13   |
|vla18_addr_304_reg_550|   13   |
|vla18_addr_305_reg_565|   13   |
|vla18_addr_306_reg_570|   13   |
|vla18_addr_307_reg_585|   13   |
|vla18_addr_308_reg_590|   13   |
|  vla18_addr_reg_505  |   13   |
|vla18_load_203_reg_539|   32   |
|vla18_load_204_reg_555|   32   |
|vla18_load_205_reg_560|   32   |
|vla18_load_206_reg_575|   32   |
|vla18_load_207_reg_580|   32   |
|  vla18_load_reg_534  |   32   |
+----------------------+--------+
|         Total        |  1079  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_93 |  p0  |   8  |  13  |   104  ||    42   |
| grp_access_fu_93 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_93 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_93 |  p4  |   2  |  13  |   26   ||    9    |
| grp_access_fu_93 |  p5  |   2  |  32  |   64   ||    9    |
|    grp_fu_159    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_159    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_163    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_163    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_167    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_167    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_172    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_172    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_177    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_177    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_182    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_182    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1794  || 28.4276 ||   219   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   50   |    -   |  1708  |  4660  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   219  |
|  Register |    -   |    -   |  1079  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   50   |   28   |  2787  |  4879  |
+-----------+--------+--------+--------+--------+
