// Seed: 1089520991
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd81,
    parameter id_4 = 32'd14
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  inout wire _id_4;
  inout logic [7:0] id_3;
  output wire id_2;
  input wire _id_1;
  logic [-1 : id_4] id_8 = (1);
  always @(posedge -1) begin : LABEL_0
    $signed(16);
    ;
  end
  wire id_9 = id_5[1 : 1'd0];
  wire id_10;
  module_0 modCall_1 (
      id_9,
      id_7
  );
  wire id_11;
endmodule
