<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src/apb/misc.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>misc.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../libtegra/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../libtegra/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><div id="settings-menu" tabindex="-1">
                                <a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div>
                        </div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
</pre><pre class="rust"><code><span class="doccomment">//! Miscellaneous system control registers.</span>

<span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_structs</span>, <span class="ident">registers::ReadWrite</span>};

<span class="kw">use</span> <span class="ident"><span class="kw">crate</span>::memory_map::APB</span>;

<span class="doccomment">/// A pointer to the AMBA Peripheral Bus register block that can be accessed by dereferencing it.</span>
<span class="kw">pub</span> <span class="kw">const</span> <span class="ident">REGISTERS</span>: <span class="kw-2">*const</span> <span class="ident">AmbaPeripheralBus</span> <span class="op">=</span> <span class="ident">APB</span> <span class="kw">as</span> <span class="kw-2">*const</span> <span class="ident">AmbaPeripheralBus</span>;

<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">misc_pp</span> {
    <span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_bitfields</span>, <span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

    <span class="macro">register_bitfields!</span> {
        <span class="ident">u32</span>,

        <span class="doccomment">/// Bitfields of the `APB_MISC_PP_STRAPPING_OPT_A_0` register.</span>
        <span class="kw">pub</span> <span class="ident">APB_MISC_PP_STRAPPING_OPT_A_0</span> [
            <span class="ident">BOOT_SELECT</span> <span class="ident">OFFSET</span>(<span class="number">26</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">NVPROD_UART</span> <span class="ident">OFFSET</span>(<span class="number">13</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">RCM_STRAPS</span> <span class="ident">OFFSET</span>(<span class="number">10</span>) <span class="ident">NUMBITS</span>(<span class="number">3</span>) [],

            <span class="ident">BOOT_FAST_UART</span> <span class="ident">OFFSET</span>(<span class="number">9</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">MIO_WIDTH</span> <span class="ident">OFFSET</span>(<span class="number">8</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="ident">RAM_CODE</span> <span class="ident">OFFSET</span>(<span class="number">4</span>) <span class="ident">NUMBITS</span>(<span class="number">2</span>) [],

            <span class="ident">NOR_WIDTH</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `APB_MISC_PP_CONFIG_CTL_0` register.</span>
        <span class="kw">pub</span> <span class="ident">APB_MISC_PP_CONFIG_CTL_0</span> [
            <span class="doccomment">/// Whether RTCK Daisy chaining should be enabled.</span>
            <span class="ident">TBE</span> <span class="ident">OFFSET</span>(<span class="number">7</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="doccomment">/// NOTE: Do not set this bit!</span>
            <span class="ident">XBAR_SO_DEFAULT</span> <span class="ident">OFFSET</span>(<span class="number">1</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) [],

            <span class="doccomment">/// NOTE: Do not set this bit!</span>
            <span class="ident">CPU_XBAR_SO_ENABLE</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
        ],

        <span class="doccomment">/// Bitfields of the `APB_MISC_PP_PINMUX_GLOBAL_0_0` register.</span>
        <span class="kw">pub</span> <span class="ident">APB_MISC_PP_PINMUX_GLOBAL_0_0</span> [
            <span class="doccomment">/// Whether inputs should be clamped when tristated.</span>
            <span class="ident">CLAMP_INPUTS_WHEN_TRISTATED</span> <span class="ident">OFFSET</span>(<span class="number">0</span>) <span class="ident">NUMBITS</span>(<span class="number">1</span>) []
        ]
    }

    <span class="macro">register_structs!</span> {
        <span class="doccomment">/// Representation of the APB Control Registers.</span>
        <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
        <span class="kw">pub</span> <span class="ident">MiscPP</span> {
            (<span class="number">0x000</span> =&gt; <span class="ident">_reserved0</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
            (<span class="number">0x008</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_PP_STRAPPING_OPT_A_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APB_MISC_PP_STRAPPING_OPT_A_0::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x00C</span> =&gt; <span class="ident">_reserved1</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
            (<span class="number">0x024</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_PP_CONFIG_CTL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APB_MISC_PP_CONFIG_CTL_0::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x028</span> =&gt; <span class="ident">_reserved2</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x18</span>]),
            (<span class="number">0x040</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_PP_PINMUX_GLOBAL_0_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span>, <span class="ident">APB_MISC_PP_PINMUX_GLOBAL_0_0::Register</span><span class="op">&gt;</span>),
            (<span class="number">0x044</span> =&gt; <span class="ident">_reserved3</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x3BC</span>]),
            (<span class="number">0x400</span> =&gt; @<span class="ident">END</span>),
        }
    }

    <span class="macro">assert_eq_size!</span>(<span class="ident">MiscPP</span>, [<span class="ident">u8</span>; <span class="number">0x400</span>]);
}

<span class="kw">pub</span> <span class="kw">mod</span> <span class="ident">misc_gp</span> {
    <span class="kw">use</span> <span class="ident">tock_registers</span>::{<span class="ident">register_structs</span>, <span class="ident">registers</span>::<span class="kw-2">*</span>};

    <span class="comment">// TODO: Bitfields.</span>

    <span class="macro">register_structs!</span> {
        <span class="doccomment">/// Representation of the APB Pad Control Registers.</span>
        <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
        <span class="kw">pub</span> <span class="ident">MiscGP</span> {
            (<span class="number">0x000</span> =&gt; <span class="ident">_reserved0</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x4</span>]),
            (<span class="number">0x004</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_HIDREV_0</span>: <span class="ident">ReadOnly</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x008</span> =&gt; <span class="ident">_reserved1</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
            (<span class="number">0x010</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_ASDBGREG_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x014</span> =&gt; <span class="ident">_reserved2</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0xC0</span>]),
            (<span class="number">0x0D4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SDMMC1_CLK_LPBK_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0D8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SDMMC3_CLK_LPBK_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0DC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC2_PAD_CFG_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0E0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC4_PAD_CFG_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0E4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_ALS_PROX_INT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0E8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_AP_READY_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0EC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_AP_WAKE_BT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0F0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_AP_WAKE_NFC_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0F4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_AUD_MCLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0F8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BATT_BCL_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x0FC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BT_RST_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x100</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BT_WAKE_AP_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x104</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BUTTON_HOME_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x108</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BUTTON_POWER_ON_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x10C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BUTTON_SLIDE_SW_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x110</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BUTTON_VOL_DOWN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x114</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_BUTTON_VOL_UP_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x118</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM1_MCLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x11C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM1_PWDN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x120</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM1_STROBE_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x124</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM2_MCLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x128</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM2_PWDN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x12C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM_AF_EN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x130</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM_FLASH_EN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x134</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM_I2C_SCL_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x138</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM_I2C_SDA_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x13C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CAM_RST_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x140</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CLK_32K_IN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x144</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CLK_32K_OUT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x148</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CLK_REQ_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x14C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CORE_PWR_REQ_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x150</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_CPU_PWR_REQ_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x154</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP1_DIN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x158</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP1_DOUT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x15C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP1_FS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x160</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP1_SCLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x164</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP2_DIN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x168</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP2_DOUT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x16C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP2_FS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x170</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP2_SCLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x174</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP4_DIN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x178</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP4_DOUT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x17C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP4_FS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x180</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DAP4_SCLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x184</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DMIC1_CLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x188</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DMIC1_DAT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x18C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DMIC2_CLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x190</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DMIC2_DAT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x194</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DMIC3_CLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x198</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DMIC3_DAT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x19C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DP_HPD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1A0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DVFS_CLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1A4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_DVFS_PWM_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1A8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GEN1_I2C_SCL_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1AC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GEN1_I2C_SDA_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1B0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GEN2_I2C_SCL_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1B4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GEN2_I2C_SDA_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1B8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GEN3_I2C_SCL_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1BC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GEN3_I2C_SDA_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1C0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PA6_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1C4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PCC7_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1C8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PE6_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1CC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PE7_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1D0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PH6_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1D4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1D8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1DC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK2_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1E0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK3_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1E4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK4_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1E8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK5_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1EC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK6_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1F0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PK7_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1F4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PL0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1F8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PL1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x1FC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PZ0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x200</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PZ1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x204</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PZ2_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x208</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PZ3_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x20C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PZ4_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x210</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_PZ5_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x214</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_X1_AUD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x218</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPIO_X3_AUD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x21C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPS_EN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x220</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_GPS_RST_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x224</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_HDMI_CEC_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x228</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_HDMI_INT_DP_HPD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x22C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_JTAG_RTCK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x230</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_LCD_BL_EN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x234</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_LCD_BL_PWM_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x238</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_LCD_GPIO1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x23C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_LCD_GPIO2_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x240</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_LCD_RST_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x244</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_LCD_TE_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x248</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_MODEM_WAKE_AP_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x24C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_MOTION_INT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x250</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_NFC_EN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x254</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_NFC_INT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x258</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PEX_L0_CLKREQ_N_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x25C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PEX_L0_RST_N_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x260</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PEX_L1_CLKREQ_N_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x264</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PEX_L1_RST_N_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x268</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PEX_WAKE_N_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x26C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PWR_I2C_SCL_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x270</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PWR_I2C_SDA_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x274</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_PWR_INT_N_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x278</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_QSPI_COMP_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x27C</span> =&gt; <span class="ident">_reserved3</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x14</span>]),
            (<span class="number">0x290</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_QSPI_SCK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x294</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SATA_LED_ACTIVE_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x298</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SDMMC1_PAD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x29C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC2_PAD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2A0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC2_PAD_DRV_TYPE_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2A4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC2_PAD_PUPD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2A8</span> =&gt; <span class="ident">_reserved4</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
            (<span class="number">0x2B0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SDMMC3_PAD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2B4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC4_PAD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2B8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC4_PAD_DRV_TYPE_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2BC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_EMMC4_PAD_PUPD_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2C0</span> =&gt; <span class="ident">_reserved5</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x8</span>]),
            (<span class="number">0x2C8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SHUTDOWN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2CC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPDIF_IN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2D0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPDIF_OUT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2D4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI1_CS0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2D8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI1_CS1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2DC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI1_MISO_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2E0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI1_MOSI_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2E4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI1_SCK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2E8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI2_CS0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2EC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI2_CS1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2F0</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI2_MISO_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2F4</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI2_MOSI_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2F8</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI2_SCK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x2FC</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI4_CS0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x300</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI4_MISO_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x304</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI4_MOSI_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x308</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_SPI4_SCK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x30C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_TEMP_ALERT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x310</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_TOUCH_CLK_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x314</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_TOUCH_INT_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x318</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_TOUCH_RST_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x31C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART1_CTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x320</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART1_RTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x324</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART1_RX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x328</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART1_TX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x32C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART2_CTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x330</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART2_RTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x334</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART2_RX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x338</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART2_TX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x33C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART3_CTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x340</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART3_RTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x344</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART3_RX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x348</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART3_TX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x34C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART4_CTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x350</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART4_RTS_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x354</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART4_RX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x358</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_UART4_TX_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x35C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_USB_VBUS_EN0_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x360</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_USB_VBUS_EN1_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x364</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_WIFI_EN_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x368</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_WIFI_RST_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x36C</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_WIFI_WAKE_AP_CFGPADCTRL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x370</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_QSPI_COMP_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x374</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_VGPIO_GPIO_MUX_SEL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x378</span> =&gt; <span class="kw">pub</span> <span class="ident">APB_MISC_GP_QSPI_SCK_LPBK_CONTROL_0</span>: <span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u32</span><span class="op">&gt;</span>),
            (<span class="number">0x37C</span> =&gt; @<span class="ident">END</span>),
        }
    }

    <span class="macro">assert_eq_size!</span>(<span class="ident">MiscGP</span>, [<span class="ident">u8</span>; <span class="number">0x37C</span>]);
}

<span class="macro">register_structs!</span> {
    <span class="doccomment">/// Representation of the APB Misc Registers.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">non_snake_case</span>)]</span>
    <span class="kw">pub</span> <span class="ident">AmbaPeripheralBus</span> {
        (<span class="number">0x000</span> =&gt; <span class="kw">pub</span> <span class="ident">pp</span>: <span class="ident">misc_pp::MiscPP</span>),
        (<span class="number">0x400</span> =&gt; <span class="ident">_reserved0</span>: [<span class="ident">ReadWrite</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>; <span class="number">0x400</span>]), <span class="comment">// SC1X_PADS</span>
        (<span class="number">0x800</span> =&gt; <span class="kw">pub</span> <span class="ident">gp</span>: <span class="ident">misc_gp::MiscGP</span>),
        (<span class="number">0xB7C</span> =&gt; @<span class="ident">END</span>),
    }
}

<span class="macro">assert_eq_size!</span>(<span class="ident">AmbaPeripheralBus</span>, [<span class="ident">u8</span>; <span class="number">0xB7C</span>]);
</code></pre></div>
</section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="libtegra" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.63.0-nightly (ca122c7eb 2022-06-13)" ></div>
</body></html>