Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Oct 30 16:46:13 2019
| Host             : sharapova.inf.ed.ac.uk running 64-bit Scientific Linux release 7.6 (Nitrogen)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.558        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.442        |
| Device Static (W)        | 0.116        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 78.6         |
| Junction Temperature (C) | 31.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.010 |       10 |       --- |             --- |
| Slice Logic    |     0.021 |     8457 |       --- |             --- |
|   LUT as Logic |     0.019 |     4044 |     53200 |            7.60 |
|   F7/F8 Muxes  |    <0.001 |      654 |     53200 |            1.23 |
|   CARRY4       |    <0.001 |      162 |     13300 |            1.22 |
|   Register     |    <0.001 |     3045 |    106400 |            2.86 |
|   Others       |     0.000 |       62 |       --- |             --- |
| Signals        |     0.026 |     6545 |       --- |             --- |
| Block RAM      |     0.043 |     51.5 |       140 |           36.79 |
| MMCM           |     0.205 |        2 |         4 |           50.00 |
| DSPs           |    <0.001 |        4 |       220 |            1.82 |
| I/O            |     0.137 |       27 |       125 |           21.60 |
| Static Power   |     0.116 |          |           |                 |
| Total          |     0.558 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.108 |       0.098 |      0.010 |
| Vccaux    |       1.800 |     0.125 |       0.114 |      0.011 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.003 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+---------------------------------------------------+-----------------+
| Clock                    | Domain                                            | Constraint (ns) |
+--------------------------+---------------------------------------------------+-----------------+
| clk_75MHz_cpu_clock_gen  | u_cpu_clock_gen/inst/clk_75MHz                    |            13.3 |
| clk_75MHz_cpu_clock_gen  | u_cpu_clock_gen/inst/clk_75MHz_cpu_clock_gen      |            13.3 |
| clk_in                   | clk_in                                            |             8.0 |
| clkfbout_cpu_clock_gen   | u_cpu_clock_gen/inst/clkfbout_cpu_clock_gen       |            48.0 |
| clkfbout_video_clock_gen | u_video_clock_gen/inst/clkfbout_video_clock_gen   |            40.0 |
| cpu_clk                  | u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen      |            14.1 |
| pixel_clk                | u_video_clock_gen/inst/pixel_clk_video_clock_gen  |            25.0 |
| serial_clk               | u_video_clock_gen/inst/serial_clk_video_clock_gen |             5.0 |
+--------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     0.442 |
|   u_cpu                  |     0.057 |
|     u_control_unit       |     0.001 |
|     u_exec_unit          |     0.020 |
|       u_alu              |     0.002 |
|       u_dccm_ram         |     0.001 |
|       u_divider          |     0.002 |
|       u_regfile          |     0.005 |
|     u_fetch_unit         |     0.036 |
|       u_branch_predictor |     0.009 |
|   u_cpu_clock_gen        |     0.100 |
|     inst                 |     0.100 |
|   u_dvi_display          |     0.175 |
|     u_frame_buffer       |     0.038 |
|     u_rgb2dvi            |     0.136 |
|       U0                 |     0.136 |
|   u_video_clock_gen      |     0.106 |
|     inst                 |     0.106 |
+--------------------------+-----------+


