#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_local_block", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_local_deadlock", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("A_0_address0", 1, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("A_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("A_0_q0", 32, hls_in, 0, "ap_memory", "in_data", 1),
	Port_Property("A_1_address0", 1, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("A_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("A_1_q0", 32, hls_in, 1, "ap_memory", "in_data", 1),
	Port_Property("A_2_address0", 1, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("A_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("A_2_q0", 32, hls_in, 2, "ap_memory", "in_data", 1),
	Port_Property("A_3_address0", 1, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("A_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("A_3_q0", 32, hls_in, 3, "ap_memory", "in_data", 1),
	Port_Property("B_0_address0", 1, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("B_0_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("B_0_q0", 32, hls_in, 4, "ap_memory", "in_data", 1),
	Port_Property("B_1_address0", 1, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("B_1_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("B_1_q0", 32, hls_in, 5, "ap_memory", "in_data", 1),
	Port_Property("B_2_address0", 1, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("B_2_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("B_2_q0", 32, hls_in, 6, "ap_memory", "in_data", 1),
	Port_Property("B_3_address0", 1, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("B_3_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("B_3_q0", 32, hls_in, 7, "ap_memory", "in_data", 1),
	Port_Property("C_0_address0", 1, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("C_0_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("C_0_q0", 32, hls_in, 8, "ap_memory", "in_data", 1),
	Port_Property("C_1_address0", 1, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("C_1_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("C_1_q0", 32, hls_in, 9, "ap_memory", "in_data", 1),
	Port_Property("C_2_address0", 1, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("C_2_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("C_2_q0", 32, hls_in, 10, "ap_memory", "in_data", 1),
	Port_Property("C_3_address0", 1, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("C_3_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("C_3_q0", 32, hls_in, 11, "ap_memory", "in_data", 1),
	Port_Property("X1_0_address0", 1, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("X1_0_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("X1_0_we0", 1, hls_out, 12, "ap_memory", "mem_we", 1),
	Port_Property("X1_0_d0", 32, hls_out, 12, "ap_memory", "mem_din", 1),
	Port_Property("X1_1_address0", 1, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("X1_1_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("X1_1_we0", 1, hls_out, 13, "ap_memory", "mem_we", 1),
	Port_Property("X1_1_d0", 32, hls_out, 13, "ap_memory", "mem_din", 1),
	Port_Property("X1_2_address0", 1, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("X1_2_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("X1_2_we0", 1, hls_out, 14, "ap_memory", "mem_we", 1),
	Port_Property("X1_2_d0", 32, hls_out, 14, "ap_memory", "mem_din", 1),
	Port_Property("X1_3_address0", 1, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("X1_3_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("X1_3_we0", 1, hls_out, 15, "ap_memory", "mem_we", 1),
	Port_Property("X1_3_d0", 32, hls_out, 15, "ap_memory", "mem_din", 1),
	Port_Property("X2_0_address0", 1, hls_out, 16, "ap_memory", "mem_address", 1),
	Port_Property("X2_0_ce0", 1, hls_out, 16, "ap_memory", "mem_ce", 1),
	Port_Property("X2_0_we0", 1, hls_out, 16, "ap_memory", "mem_we", 1),
	Port_Property("X2_0_d0", 32, hls_out, 16, "ap_memory", "mem_din", 1),
	Port_Property("X2_1_address0", 1, hls_out, 17, "ap_memory", "mem_address", 1),
	Port_Property("X2_1_ce0", 1, hls_out, 17, "ap_memory", "mem_ce", 1),
	Port_Property("X2_1_we0", 1, hls_out, 17, "ap_memory", "mem_we", 1),
	Port_Property("X2_1_d0", 32, hls_out, 17, "ap_memory", "mem_din", 1),
	Port_Property("X2_2_address0", 1, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("X2_2_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("X2_2_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("X2_2_d0", 32, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("X2_3_address0", 1, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("X2_3_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("X2_3_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("X2_3_d0", 32, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("D_0_address0", 1, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("D_0_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("D_0_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("D_0_d0", 32, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("D_1_address0", 1, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("D_1_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("D_1_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("D_1_d0", 32, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("D_2_address0", 1, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("D_2_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("D_2_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("D_2_d0", 32, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("D_3_address0", 1, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("D_3_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("D_3_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("D_3_d0", 32, hls_out, 23, "ap_memory", "mem_din", 1),
};
const char* HLS_Design_Meta::dut_name = "kp_502_7";
