$date
   Thu Mar 20 02:26:17 2025
$end

$version
  2024.2.0
  $dumpfile ("execution_stage.vcd") 
$end

$timescale
  1ps
$end

$scope module ExecutionStage_tb $end
$var reg 1 ! EX_MEM_RegWrite_i $end
$var reg 1 " MEM_WB_RegWrite_i $end
$var reg 5 # ID_EX_RS_i [4:0] $end
$var reg 5 $ ID_EX_RT_i [4:0] $end
$var reg 5 % EX_MEM_RD_i [4:0] $end
$var reg 5 & MEM_WB_RD_i [4:0] $end
$var reg 32 ' rs1_data [31:0] $end
$var reg 32 ( rs2_data [31:0] $end
$var reg 32 ) EX_MEM_i [31:0] $end
$var reg 32 * MEM_WB_i [31:0] $end
$var reg 2 + alu_op [1:0] $end
$var reg 1 , is_sw $end
$var reg 1 - is_lw $end
$var reg 1 . is_lui $end
$var reg 1 / is_jal $end
$var reg 3 0 funct3 [2:0] $end
$var reg 7 1 funct7 [6:0] $end
$var reg 1 2 alu_src $end
$var reg 32 3 immediate_data [31:0] $end
$var reg 32 4 PC_ID_EX [31:0] $end
$var reg 1 5 ALUSrcA $end
$var reg 1 6 is_jalr $end
$var wire 32 7 alu_out [31:0] $end
$var wire 1 8 branch_taken $end
$var wire 32 9 branch_addr [31:0] $end
$scope module uut $end
$var wire 1 : EX_MEM_RegWrite_i $end
$var wire 1 ; MEM_WB_RegWrite_i $end
$var wire 5 < ID_EX_RS_i [4:0] $end
$var wire 5 = ID_EX_RT_i [4:0] $end
$var wire 5 > EX_MEM_RD_i [4:0] $end
$var wire 5 ? MEM_WB_RD_i [4:0] $end
$var wire 32 @ rs1_data [31:0] $end
$var wire 32 A rs2_data [31:0] $end
$var wire 32 B EX_MEM_i [31:0] $end
$var wire 32 C MEM_WB_i [31:0] $end
$var wire 2 D alu_op [1:0] $end
$var wire 1 E is_sw $end
$var wire 1 F is_lw $end
$var wire 1 G is_lui $end
$var wire 1 H is_jal $end
$var wire 3 I funct3 [2:0] $end
$var wire 7 J funct7 [6:0] $end
$var wire 1 K alu_src $end
$var wire 32 L immediate_data [31:0] $end
$var wire 32 M PC_ID_EX [31:0] $end
$var wire 1 N ALUSrcA $end
$var wire 1 O is_jalr $end
$var wire 32 7 alu_out [31:0] $end
$var wire 1 8 branch_taken $end
$var wire 32 9 branch_addr [31:0] $end
$var wire 32 P forwarded_rs1 [31:0] $end
$var wire 32 Q forwarded_rs2 [31:0] $end
$var wire 32 R operandA [31:0] $end
$var wire 32 S operandB [31:0] $end
$var wire 4 T alu_ctrl [3:0] $end
$var wire 32 U raw_alu_out [31:0] $end
$var wire 32 V PC_plus_4 [31:0] $end
$scope module FU_inst $end
$var wire 1 : EX_MEM_RegWrite_i $end
$var wire 1 ; MEM_WB_RegWrite_i $end
$var wire 5 < ID_EX_RS_i [4:0] $end
$var wire 5 = ID_EX_RT_i [4:0] $end
$var wire 5 > EX_MEM_RD_i [4:0] $end
$var wire 5 ? MEM_WB_RD_i [4:0] $end
$var wire 32 @ rs1_data [31:0] $end
$var wire 32 A rs2_data [31:0] $end
$var wire 32 B EX_MEM_i [31:0] $end
$var wire 32 C MEM_WB_i [31:0] $end
$var reg 32 W ForwardedDataA_o [31:0] $end
$var reg 32 X ForwardedDataB_o [31:0] $end
$var reg 2 Y ForwardA [1:0] $end
$var reg 2 Z ForwardB [1:0] $end
$upscope $end
$scope module alu_control_inst $end
$var wire 2 D alu_op [1:0] $end
$var wire 1 G is_lui $end
$var wire 1 E is_sw $end
$var wire 1 F is_lw $end
$var wire 3 I funct3 [2:0] $end
$var wire 7 J funct7 [6:0] $end
$var reg 4 [ alu_ctrl [3:0] $end
$upscope $end
$scope module alu_inst $end
$var wire 32 R a [31:0] $end
$var wire 32 S b [31:0] $end
$var wire 4 T alu_ctrl [3:0] $end
$var reg 32 \ alu_out [31:0] $end
$upscope $end
$scope module branch_unit_inst $end
$var wire 3 I funct3 [2:0] $end
$var wire 32 P a [31:0] $end
$var wire 32 Q b [31:0] $end
$var reg 1 ] branch_taken $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
0"
b0 #
b0 $
b0 %
b0 &
b0 '
b0 (
b0 )
b0 *
b0 +
0,
0-
0.
0/
b0 0
b0 1
02
b0 3
b0 4
05
06
b0 7
18
b0 9
0:
0;
b0 <
b0 =
b0 >
b0 ?
b0 @
b0 A
b0 B
b0 C
b0 D
0E
0F
0G
0H
b0 I
b0 J
0K
b0 L
b0 M
0N
0O
b0 P
b0 Q
b0 R
b0 S
b0 T
b0 U
b100 V
b0 W
b0 X
b0 Y
b0 Z
b0 [
b0 \
1]
$end

#10000
b101 '
b1010 (
b10 +
b1111 7
08
b101 @
b1010 A
b10 D
b101 P
b1010 Q
b101 R
b1010 S
b1111 U
b101 W
b1010 X
b1111 \
0]

#30000
b0 +
12
b1010 3
b1010 9
b0 D
1K
b1010 L

#50000
b11 +
1.
b10010001101000101000000000000 3
b10010001101000101000000000000 7
b10010001101000101000000000000 9
b11 D
1G
b10010001101000101000000000000 L
b0 R
b10010001101000101000000000000 S
b1010 T
b10010001101000101000000000000 U
b1010 [
b10010001101000101000000000000 \

#60000
0.
b10010001101000101000000000101 7
0G
b101 R
b0 T
b10010001101000101000000000101 U
b0 [
b10010001101000101000000000101 \

#70000
b1000000000 3
b1000000000000 4
15
b1001000000000 7
b1001000000000 9
b1000000000 L
b1000000000000 M
1N
b1000000000000 R
b1000000000 S
b1001000000000 U
b1000000000100 V
b1001000000000 \

#80000
05
b1000000101 7
0N
b101 R
b1000000101 U
b1000000101 \

#90000
1/
b1000000000000 3
b10000000000000 4
b10000000000100 7
b11000000000000 9
1H
b1000000000000 L
b10000000000000 M
b1000000000000 S
b1000000000101 U
b10000000000100 V
b1000000000101 \

#100000
0/
b1000000000101 7
0H

#110000
b11000000000001 '
b100000 3
b100000000000000 4
16
b100000000000100 7
b11000000100000 9
b11000000000001 @
b100000 L
b100000000000000 M
1O
b11000000000001 P
b11000000000001 R
b100000 S
b11000000100001 U
b100000000000100 V
b11000000000001 W
b11000000100001 \

#120000
06
b11000000100001 7
b100000000100000 9
0O

#130000
b1010 '
b1 +
b11111111111111111111111111101010 7
18
b1010 @
b1 D
b1010 P
b1010 R
b1 T
b11111111111111111111111111101010 U
b1010 W
b1 [
b11111111111111111111111111101010 \
1]

#150000
b1000000000000 '
b0 +
1,
b10 0
b1000000 3
b1000001000000 7
08
b100000001000000 9
b1000000000000 @
b0 D
1E
b10 I
b1000000 L
b1000000000000 P
b1000000000000 R
b1000000 S
b0 T
b1000001000000 U
b1000000000000 W
b0 [
b1000001000000 \
0]

#160000
0,
b0 7
0E
b11 T
b0 U
b11 [
b0 \

#170000
b10000000000000 '
1-
b10000000 3
b10000010000000 7
b100000010000000 9
b10000000000000 @
1F
b10000000 L
b10000000000000 P
b10000000000000 R
b10000000 S
b0 T
b10000010000000 U
b10000000000000 W
b0 [
b10000010000000 \

#180000
0-
b0 7
0F
b11 T
b0 U
b11 [
b0 \

#190000
b1111 '
b100 (
b10 +
b1 0
02
b11110000 7
18
b1111 @
b100 A
b10 D
b1 I
0K
b1111 P
b100 Q
b1111 R
b100 S
b10 T
b11110000 U
b1111 W
b100 X
b10 [
b11110000 \
1]

#210000
b1010 (
b0 0
b100000 1
b101 7
08
b1010 A
b0 I
b100000 J
b1010 Q
b1010 S
b1 T
b101 U
b1010 X
b1 [
b101 \
0]

#230000
b11111111111111111111111111111111 '
b10101010101010101010101010101010 (
b111 0
b0 1
b10101010101010101010101010101010 7
18
b11111111111111111111111111111111 @
b10101010101010101010101010101010 A
b111 I
b0 J
b11111111111111111111111111111111 P
b10101010101010101010101010101010 Q
b11111111111111111111111111111111 R
b10101010101010101010101010101010 S
b1001 T
b10101010101010101010101010101010 U
b11111111111111111111111111111111 W
b10101010101010101010101010101010 X
b1001 [
b10101010101010101010101010101010 \
1]

#250000
b10010001101000101011001111000 '
b10000111011001010100001100100001 (
b110 0
b10010111011101010101011101111001 7
b10010001101000101011001111000 @
b10000111011001010100001100100001 A
b110 I
b10010001101000101011001111000 P
b10000111011001010100001100100001 Q
b10010001101000101011001111000 R
b10000111011001010100001100100001 S
b1000 T
b10010111011101010101011101111001 U
b10010001101000101011001111000 W
b10000111011001010100001100100001 X
b1000 [
b10010111011101010101011101111001 \

#270000
b10101010101010101010101010101010 '
b1010101010101010101010101010101 (
b100 0
b11111111111111111111111111111111 7
b10101010101010101010101010101010 @
b1010101010101010101010101010101 A
b100 I
b10101010101010101010101010101010 P
b1010101010101010101010101010101 Q
b10101010101010101010101010101010 R
b1010101010101010101010101010101 S
b101 T
b11111111111111111111111111111111 U
b10101010101010101010101010101010 W
b1010101010101010101010101010101 X
b101 [
b11111111111111111111111111111111 \

#290000
b10000000000000000000000000000000 '
b100 (
b101 0
b1000000000000000000000000000 7
08
b10000000000000000000000000000000 @
b100 A
b101 I
b10000000000000000000000000000000 P
b100 Q
b10000000000000000000000000000000 R
b100 S
b110 T
b1000000000000000000000000000 U
b10000000000000000000000000000000 W
b100 X
b110 [
b1000000000000000000000000000 \
0]

#310000
b100000 1
b11111000000000000000000000000000 7
b100000 J
b111 T
b11111000000000000000000000000000 U
b111 [
b11111000000000000000000000000000 \

#330000
b11111111111111111111111111111110 '
b1 (
b10 0
b0 1
b1 7
b11111111111111111111111111111110 @
b1 A
b10 I
b0 J
b11111111111111111111111111111110 P
b1 Q
b11111111111111111111111111111110 R
b1 S
b11 T
b1 U
b11111111111111111111111111111110 W
b1 X
b11 [
b1 \

#350000
b11111111111111111111111111111111 '
b11 0
b0 7
b11111111111111111111111111111111 @
b11 I
b11111111111111111111111111111111 P
b11111111111111111111111111111111 R
b100 T
b0 U
b11111111111111111111111111111111 W
b100 [
b0 \

#370000
b0 +
b111 0
12
b1010101010101010 3
b1010101010101010 7
18
b1110101010101010 9
b0 D
b111 I
1K
b1010101010101010 L
b1010101010101010 S
b1001 T
b1010101010101010 U
b1001 [
b1010101010101010 \
1]

#390000
b1001000110100 '
b110 0
b11111111111111110000000000000000 3
b11111111111111110001001000110100 7
08
b11111111111111110100000000000000 9
b1001000110100 @
b110 I
b11111111111111110000000000000000 L
b1001000110100 P
b1001000110100 R
b11111111111111110000000000000000 S
b1000 T
b11111111111111110001001000110100 U
b1001000110100 W
b1000 [
b11111111111111110001001000110100 \
0]

#410000
b10101010101010101010101010101010 '
b100 0
b1010101010101010101010101010101 3
b11111111111111111111111111111111 7
18
b1010101010101011001010101010101 9
b10101010101010101010101010101010 @
b100 I
b1010101010101010101010101010101 L
b10101010101010101010101010101010 P
b10101010101010101010101010101010 R
b1010101010101010101010101010101 S
b101 T
b11111111111111111111111111111111 U
b10101010101010101010101010101010 W
b101 [
b11111111111111111111111111111111 \
1]

#430000
b10000000000000000000000000000000 '
b101 0
b100 3
b1000000000000000000000000000 7
08
b100000000000100 9
b10000000000000000000000000000000 @
b101 I
b100 L
b10000000000000000000000000000000 P
b10000000000000000000000000000000 R
b100 S
b110 T
b1000000000000000000000000000 U
b10000000000000000000000000000000 W
b110 [
b1000000000000000000000000000 \
0]

#450000
b100000 1
b11111000000000000000000000000000 7
b100000 J
b111 T
b11111000000000000000000000000000 U
b111 [
b11111000000000000000000000000000 \

#470000
b11111111111111111111111111111110 '
b10 0
b1 3
b1 7
b100000000000001 9
b11111111111111111111111111111110 @
b10 I
b1 L
b11111111111111111111111111111110 P
b11111111111111111111111111111110 R
b1 S
b11 T
b1 U
b11111111111111111111111111111110 W
b11 [
b1 \

#490000
b11111111111111111111111111111111 '
b11 0
b0 7
b11111111111111111111111111111111 @
b11 I
b11111111111111111111111111111111 P
b11111111111111111111111111111111 R
b100 T
b0 U
b11111111111111111111111111111111 W
b100 [
b0 \

#510000
b1010 '
b1010 (
b1 +
b1 0
b1001 7
b1010 @
b1010 A
b1 D
b1 I
b1010 P
b1010 Q
b1010 R
b1 T
b1001 U
b1010 W
b1010 X
b1 [
b1001 \

#530000
b11111111111111111111111111111111 '
b1 (
b100 0
b11111111111111111111111111111110 7
18
b11111111111111111111111111111111 @
b1 A
b100 I
b11111111111111111111111111111111 P
b1 Q
b11111111111111111111111111111111 R
b11111111111111111111111111111110 U
b11111111111111111111111111111111 W
b1 X
b11111111111111111111111111111110 \
1]

#550000
b0 (
b101 0
08
b0 A
b101 I
b0 Q
b0 X
0]

#570000
b1 '
b11111111111111111111111111111111 (
b110 0
b0 7
18
b1 @
b11111111111111111111111111111111 A
b110 I
b1 P
b11111111111111111111111111111111 Q
b1 R
b0 U
b1 W
b11111111111111111111111111111111 X
b0 \
1]

#590000
b111 0
08
b111 I
0]

#600000
02
b10 7
0K
b11111111111111111111111111111111 S
b10 U
b10 \

#610000
1"
b101 #
b101 &
b0 '
b0 (
b11011110101011011011111011101111 *
b10 +
b0 0
b0 1
b11011110101011011011111011101111 7
08
1;
b101 <
b101 ?
b0 @
b0 A
b11011110101011011011111011101111 C
b10 D
b0 I
b0 J
b11011110101011011011111011101111 P
b0 Q
b11011110101011011011111011101111 R
b0 S
b0 T
b11011110101011011011111011101111 U
b11011110101011011011111011101111 W
b0 X
b1 Y
b0 [
b11011110101011011011111011101111 \
0]

#620000
0"
b0 7
18
0;
b0 P
b0 R
b0 U
b0 W
b0 Y
b0 \
1]
