$date
	Mon May  4 13:28:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ejercicio_1_tb $end
$var wire 16 ! out_1 [15:0] $end
$var reg 16 " in_1 [15:0] $end
$var reg 16 # in_2 [15:0] $end
$var reg 1 $ sel_3 $end
$scope module e1 $end
$var wire 16 % in_1 [15:0] $end
$var wire 16 & in_2 [15:0] $end
$var wire 1 $ sel_3 $end
$var wire 16 ' out_1 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1 &
b0 %
0$
b1 #
b0 "
b0 !
$end
#1
b1 !
b1 '
1$
#2
b0 !
b0 '
0$
