Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  4 21:30:10 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cateen_wrapper_control_sets_placed.rpt
| Design       : cateen_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    56 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |           18 |
|      5 |            3 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|     12 |            4 |
|     13 |            1 |
|     14 |            3 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             185 |           77 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |             164 |           58 |
| Yes          | No                    | No                     |             443 |          100 |
| Yes          | No                    | Yes                    |              49 |           10 |
| Yes          | Yes                   | No                     |             121 |           42 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                         Enable Signal                                                                        |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                     |                1 |              2 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | cateen_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/MOSI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | cateen_i/MOSI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                           |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/MOSI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                           |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/MOSI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | cateen_i/MOSI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                             |                2 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                2 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | cateen_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | cateen_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | cateen_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | cateen_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | cateen_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | cateen_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | cateen_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                1 |              4 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | cateen_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                5 |             12 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                     |                2 |             12 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                     |                6 |             12 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                     |                2 |             12 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                     |                4 |             13 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             14 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                     |                2 |             14 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                2 |             14 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                     |                3 |             16 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                        |                7 |             19 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | cateen_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                6 |             20 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                6 |             20 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                7 |             20 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/MOSI/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                           |                7 |             20 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | cateen_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                     |                5 |             20 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                     |                8 |             21 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/ad/trans_en                                                                                          | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                        |                4 |             24 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/ad/E[0]                                                                                              | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                        |                6 |             25 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                     |                9 |             25 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | cateen_i/hx711_zynq_0/inst/hx711_zynq_v1_0_S00_AXI_inst/ad/s00_axi_aresetn_0                                                                        |               13 |             32 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                     |                9 |             34 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                     |                7 |             35 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                     |                8 |             47 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                     |                7 |             47 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                     |               11 |             48 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                     |                7 |             48 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |               14 |             48 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 | cateen_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                     |               10 |             48 |
|  cateen_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                                     |               78 |            186 |
+-----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


