Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: fft8.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fft8.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fft8"
Output Format                      : NGC
Target Device                      : xa6slx4-3-csg225

---- Source Options
Top Module Name                    : fft8
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/DDP/xilinx project/FFT8_implementation_3/multiplier.v" into library work
Parsing module <multiplier>.
Analyzing Verilog file "/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" into library work
Parsing module <fft8>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fft8>.

Elaborating module <multiplier>.
"/home/ise/DDP/xilinx project/FFT8_implementation_3/multiplier.v" Line 47. $display 0- 30'b0.............................
"/home/ise/DDP/xilinx project/FFT8_implementation_3/multiplier.v" Line 53. $display 0.000000 * 0.000000 = 0.000000 
WARNING:HDLCompiler:413 - "/home/ise/DDP/xilinx project/FFT8_implementation_3/multiplier.v" Line 56: Result of 17-bit expression is truncated to fit in 16-bit target.
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 70. $display stage-1
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 89. $display stage-2
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 91. $display 0
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 97. $display stage-3
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 108. $display stage-4
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 115. $display out1: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 116. $display out2: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 117. $display out3: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 118. $display out4: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 119. $display out5: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 120. $display out6: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 121. $display out7: 0.000000 , 0.000000 
"/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v" Line 122. $display out8: 0.000000 , 0.000000 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fft8>.
    Related source file is "/home/ise/DDP/xilinx project/FFT8_implementation_3/fft8.v".
    Found 1-bit register for signal <mult_rst>.
    Found 16-bit register for signal <t1>.
    Found 16-bit register for signal <t2>.
    Found 16-bit register for signal <t3>.
    Found 16-bit register for signal <t5>.
    Found 16-bit register for signal <m3>.
    Found 16-bit register for signal <m6_imag>.
    Found 16-bit register for signal <t4>.
    Found 16-bit register for signal <t6>.
    Found 16-bit register for signal <t8>.
    Found 16-bit register for signal <t7>.
    Found 16-bit register for signal <out1_real>.
    Found 16-bit register for signal <mult_inp1>.
    Found 16-bit register for signal <mult_inp2>.
    Found 2-bit register for signal <stage>.
    Found 16-bit register for signal <m4>.
    Found 16-bit register for signal <out3_imag>.
    Found 16-bit register for signal <out3_real>.
    Found 16-bit register for signal <out5_real>.
    Found 16-bit register for signal <out2_real>.
    Found 16-bit register for signal <out4_real>.
    Found 16-bit register for signal <out2_imag>.
    Found 16-bit register for signal <out6_imag>.
    Found 1-bit register for signal <output_stb>.
    Found finite state machine <FSM_0> for signal <stage>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <inp1[15]_inp5[15]_sub_10_OUT> created at line 75.
    Found 16-bit subtractor for signal <inp7[15]_inp3[15]_sub_11_OUT> created at line 76.
    Found 16-bit subtractor for signal <inp2[15]_inp6[15]_sub_12_OUT> created at line 77.
    Found 16-bit subtractor for signal <inp4[15]_inp8[15]_sub_13_OUT> created at line 78.
    Found 16-bit subtractor for signal <inp2[15]_inp4[15]_sub_17_OUT> created at line 82.
    Found 16-bit subtractor for signal <t5[15]_t3[15]_sub_21_OUT> created at line 98.
    Found 16-bit subtractor for signal <t1[15]_t2[15]_sub_22_OUT> created at line 99.
    Found 16-bit subtractor for signal <t7[15]_t8[15]_sub_23_OUT> created at line 100.
    Found 16-bit subtractor for signal <m3[15]_m4[15]_sub_28_OUT> created at line 111.
    Found 16-bit subtractor for signal <m6_imag[15]_mult_out[15]_sub_30_OUT> created at line 113.
    Found 16-bit adder for signal <n0259> created at line 71.
    Found 16-bit adder for signal <n0260> created at line 72.
    Found 16-bit adder for signal <n0257> created at line 73.
    Found 16-bit adder for signal <n0256> created at line 74.
    Found 16-bit adder for signal <n0263> created at line 79.
    Found 16-bit adder for signal <n0262> created at line 80.
    Found 16-bit adder for signal <inp1[15]_inp4[15]_add_15_OUT> created at line 81.
    Found 16-bit adder for signal <t4[15]_t6[15]_add_23_OUT> created at line 101.
    Found 16-bit adder for signal <m3[15]_m4[15]_add_26_OUT> created at line 110.
    Found 16-bit adder for signal <m6_imag[15]_mult_out[15]_add_28_OUT> created at line 112.
    Found 16-bit adder for signal <out4_imag> created at line 135.
    Found 16-bit adder for signal <out7_imag> created at line 141.
    Found 16-bit adder for signal <out8_imag> created at line 143.
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 338 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fft8> synthesized.

Synthesizing Unit <multiplier>.
    Related source file is "/home/ise/DDP/xilinx project/FFT8_implementation_3/multiplier.v".
    Found 30-bit register for signal <inp12>.
    Found 32-bit register for signal <counter>.
    Found 15-bit register for signal <input_1>.
    Found 15-bit register for signal <input_2>.
    Found 1-bit register for signal <output_stb>.
    Found 15-bit adder for signal <inp1[14]_GND_2_o_add_8_OUT> created at line 39.
    Found 15-bit adder for signal <inp2[14]_GND_2_o_add_12_OUT> created at line 40.
    Found 16-bit adder for signal <inp12[29]_GND_2_o_add_18_OUT> created at line 44.
    Found 32-bit adder for signal <counter[31]_GND_2_o_add_19_OUT> created at line 48.
    Found 1-bit 15-to-1 multiplexer for signal <counter[3]_PWR_2_o_equal_18_o> created at line 42.
    Found 32-bit comparator greater for signal <GND_2_o_counter[31]_LessThan_4_o> created at line 34
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <multiplier> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 15-bit adder                                          : 2
 16-bit adder                                          : 13
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 9
 32-bit adder                                          : 1
# Registers                                            : 28
 1-bit register                                        : 3
 15-bit register                                       : 2
 16-bit register                                       : 21
 30-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 24
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 17
 15-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <inp12_29> has a constant value of 0 in block <mult>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mult_inp2_0> (without init value) has a constant value of 1 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <inp12_0> of sequential type is unconnected in block <mult>.
WARNING:Xst:2677 - Node <inp12_1> of sequential type is unconnected in block <mult>.
WARNING:Xst:2677 - Node <inp12_2> of sequential type is unconnected in block <mult>.
WARNING:Xst:2677 - Node <inp12_3> of sequential type is unconnected in block <mult>.
WARNING:Xst:2677 - Node <inp12_4> of sequential type is unconnected in block <mult>.
WARNING:Xst:2677 - Node <inp12_5> of sequential type is unconnected in block <mult>.
WARNING:Xst:2677 - Node <inp12_6> of sequential type is unconnected in block <mult>.

Synthesizing (advanced) Unit <multiplier>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <multiplier> synthesized (advanced).
WARNING:Xst:2677 - Node <inp12_0> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <inp12_1> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <inp12_2> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <inp12_3> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <inp12_4> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <inp12_5> of sequential type is unconnected in block <multiplier>.
WARNING:Xst:2677 - Node <inp12_6> of sequential type is unconnected in block <multiplier>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 25
 15-bit adder                                          : 2
 16-bit adder                                          : 13
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 9
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 392
 Flip-Flops                                            : 392
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 24
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 17
 15-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <inp12_29> has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mult_inp2_0> (without init value) has a constant value of 1 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mult_inp2_1> in Unit <fft8> is equivalent to the following 10 FFs/Latches, which will be removed : <mult_inp2_3> <mult_inp2_6> <mult_inp2_8> <mult_inp2_9> <mult_inp2_10> <mult_inp2_11> <mult_inp2_12> <mult_inp2_13> <mult_inp2_14> <mult_inp2_15> 
INFO:Xst:2261 - The FF/Latch <mult_inp2_2> in Unit <fft8> is equivalent to the following 3 FFs/Latches, which will be removed : <mult_inp2_4> <mult_inp2_5> <mult_inp2_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stage[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 01    | 10
 10    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <input_2_0> (without init value) has a constant value of 1 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <input_2_1> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_3> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_6> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_8> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_9> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_10> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_11> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_12> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_13> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <input_2_14> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fft8> ...

Optimizing unit <multiplier> ...
WARNING:Xst:1293 - FF/Latch <mult/counter_14> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_13> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_12> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_11> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_10> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_9> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_8> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_7> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_6> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_5> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_4> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_28> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_27> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_26> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_25> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_24> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_23> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/inp12_22> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_31> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_30> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_29> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_28> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_27> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_26> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_25> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_24> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_23> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_22> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_21> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_20> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_19> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_18> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_17> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_16> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <mult/counter_15> has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <m4_15> (without init value) has a constant value of 0 in block <fft8>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <t8_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <mult_inp1_0> 
INFO:Xst:2261 - The FF/Latch <t1_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <m3_0> 
INFO:Xst:2261 - The FF/Latch <t2_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <m6_imag_0> 
INFO:Xst:2261 - The FF/Latch <t3_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <t4_0> 
INFO:Xst:2261 - The FF/Latch <s1_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <s2_0> 
INFO:Xst:2261 - The FF/Latch <s3_imag_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <s4_imag_0> 
INFO:Xst:2261 - The FF/Latch <t5_0> in Unit <fft8> is equivalent to the following FF/Latch, which will be removed : <t6_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fft8, actual ratio is 29.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 357
 Flip-Flops                                            : 357

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fft8.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1199
#      GND                         : 1
#      INV                         : 64
#      LUT1                        : 12
#      LUT2                        : 286
#      LUT3                        : 12
#      LUT4                        : 6
#      LUT5                        : 42
#      LUT6                        : 34
#      MUXCY                       : 363
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 375
# FlipFlops/Latches                : 357
#      FD                          : 5
#      FDE                         : 331
#      FDRE                        : 20
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 386
#      IBUF                        : 129
#      OBUF                        : 257

Device utilization summary:
---------------------------

Selected Device : xa6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:             357  out of   4800     7%  
 Number of Slice LUTs:                  456  out of   2400    19%  
    Number used as Logic:               456  out of   2400    19%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    625
   Number with an unused Flip Flop:     268  out of    625    42%  
   Number with an unused LUT:           169  out of    625    27%  
   Number of fully used LUT-FF pairs:   188  out of    625    30%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         387
 Number of bonded IOBs:                 387  out of    132   293% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 357   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.262ns (Maximum Frequency: 190.033MHz)
   Minimum input arrival time before clock: 5.383ns
   Maximum output required time after clock: 5.103ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.262ns (frequency: 190.033MHz)
  Total number of paths / destination ports: 7705 / 556
-------------------------------------------------------------------------
Delay:               5.262ns (Levels of Logic = 6)
  Source:            mult/counter_2 (FF)
  Destination:       mult/inp12_21 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mult/counter_2 to mult/inp12_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   0.973  mult/counter_2 (mult/counter_2)
     LUT4:I1->O           15   0.205   0.982  mult/counter[31]_GND_2_o_equal_5_o<31>1_1 (mult/counter[31]_GND_2_o_equal_5_o<31>1)
     LUT5:I4->O            1   0.205   0.827  mult/Mmux_input_1[14]_inp1[14]_mux_14_OUT121 (mult/input_1[14]_inp1[14]_mux_14_OUT<6>)
     LUT6:I2->O            1   0.203   0.000  mult/Mmux_counter[3]_PWR_2_o_equal_18_o_51 (mult/Mmux_counter[3]_PWR_2_o_equal_18_o_51)
     MUXF7:I1->O           1   0.140   0.000  mult/Mmux_counter[3]_PWR_2_o_equal_18_o_4_f7 (mult/Mmux_counter[3]_PWR_2_o_equal_18_o_4_f7)
     MUXF8:I0->O           9   0.144   0.830  mult/Mmux_counter[3]_PWR_2_o_equal_18_o_2_f8 (mult/counter[3]_PWR_2_o_equal_18_o)
     LUT3:I2->O            1   0.205   0.000  mult/Mmux_inp12[14]_inp12[29]_MUX_79_o11 (mult/inp12[14]_inp12[29]_MUX_79_o)
     FDRE:D                    0.102          mult/inp12_13
    ----------------------------------------
    Total                      5.262ns (1.651ns logic, 3.611ns route)
                                       (31.4% logic, 68.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 107046 / 379
-------------------------------------------------------------------------
Offset:              5.383ns (Levels of Logic = 18)
  Source:            rst (PAD)
  Destination:       mult_inp1_15 (FF)
  Destination Clock: clk rising

  Data Path: rst to mult_inp1_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.222   1.361  rst_IBUF (rst_IBUF)
     LUT4:I0->O          175   0.203   2.030  stage[1]_output_stb_AND_5_o1 (stage[1]_output_stb_AND_5_o)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<0> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<1> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<2> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<3> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<4> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<5> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<6> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<7> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<8> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<9> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<10> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<11> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<12> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<13> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<14> (Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_cy<14>)
     XORCY:CI->O           1   0.180   0.000  Mmux_mult_inp1[15]_inp2[15]_mux_67_OUT_rs_xor<15> (mult_inp1[15]_inp2[15]_mux_67_OUT<15>)
     FDE:D                     0.102          mult_inp1_15
    ----------------------------------------
    Total                      5.383ns (1.992ns logic, 3.391ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 585 / 225
-------------------------------------------------------------------------
Offset:              5.103ns (Levels of Logic = 18)
  Source:            s3_imag_0 (FF)
  Destination:       out4_imag<15> (PAD)
  Source Clock:      clk rising

  Data Path: s3_imag_0 to out4_imag<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.684  s3_imag_0 (s3_imag_0)
     LUT1:I0->O            1   0.205   0.000  Madd_out4_imag_cy<0>_rt (Madd_out4_imag_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Madd_out4_imag_cy<0> (Madd_out4_imag_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<1> (Madd_out4_imag_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<2> (Madd_out4_imag_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<3> (Madd_out4_imag_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<4> (Madd_out4_imag_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<5> (Madd_out4_imag_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<6> (Madd_out4_imag_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<7> (Madd_out4_imag_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<8> (Madd_out4_imag_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<9> (Madd_out4_imag_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<10> (Madd_out4_imag_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<11> (Madd_out4_imag_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<12> (Madd_out4_imag_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_out4_imag_cy<13> (Madd_out4_imag_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Madd_out4_imag_cy<14> (Madd_out4_imag_cy<14>)
     XORCY:CI->O           1   0.180   0.579  Madd_out4_imag_xor<15> (out4_imag_15_OBUF)
     OBUF:I->O                 2.571          out4_imag_15_OBUF (out4_imag<15>)
    ----------------------------------------
    Total                      5.103ns (3.841ns logic, 1.262ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.262|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 14.86 secs
 
--> 


Total memory usage is 483396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   67 (   0 filtered)
Number of infos    :   10 (   0 filtered)

