
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/Core/pa.fromNcd.tcl
# create_project -name new -dir "Z:/Core/planAhead_run_1" -part xc3s700anfgg484-4
create_project: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 422.516 ; gain = 58.176
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "Z:/Core/Controller.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/Core} }
# set_property target_constrs_file "simpleCounter.ucf" [current_fileset -constrset]
Adding file 'Z:/Core/simpleCounter.ucf' to fileset 'constrs_1'
# add_files [list {simpleCounter.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s700anfgg484-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   ClockUmanoGenerator/Mcompar_counter_cmp_ge0000_lut<11 : 0> on block
   Controller is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GE/mps/cell_x<3 : 0> on block Controller
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus GE/mps/cell_x_mux0000<3 : 0> on block
   Controller is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus VGASync/Msub_out_lines_addsub0000_lut<9
   : 1> on block Controller is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus VGASync/old_rows_14_add0000<9 : 0> on
   block Controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus driver/Madd_color_out_addsub0000_lut<2 :
   0> on block Controller is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus driver/Madd_color_out_addsub0001_lut<2 :
   0> on block Controller is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus driver/Msub_color_out_addsub0002_lut<9 :
   1> on block Controller is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus driver/Msub_color_out_addsub0003_lut<8 :
   1> on block Controller is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus driver/color_out<9 : 0> on block
   Controller is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus driver/color_out_mult0000<8 : 6> on
   block Controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus driver/mult0000_addsub0001<3 : 0> on
   block Controller is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus sim/_old_y_pos_3<8 : 0> on block
   Controller is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 76504 kilobytes

Parsing EDIF File [./planAhead_run_1/new.data/cache/Controller_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/new.data/cache/Controller_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'Controller' is not ideal for floorplanning, since the cellview 'Controller' defined in file 'Controller.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s700an/fgg484/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [Z:/Core/simpleCounter.ucf]
Finished Parsing UCF File [Z:/Core/simpleCounter.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 2fd1ce68
link_design: Time (s): elapsed = 00:00:45 . Memory (MB): peak = 558.934 ; gain = 127.988
# read_xdl -file "Z:/Core/Controller.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '3s700a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "Controller" is an NCD, version 3.2, device xc3s700an, package fgg484, speed -4
Successfully converted design '\\vmware-host\shared folders\Core\Controller.ncd' to '\\vmware-host\shared folders\Core\Controller.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : Z:/Core/Controller.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : Z:/Core/Controller.ncd
INFO: [Designutils 20-671] Placed 940 instances
read_xdl: Time (s): elapsed = 00:00:19 . Memory (MB): peak = 574.109 ; gain = 15.176
# if {[catch {read_twx -name results_1 -file "Z:/Core/Controller.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"Z:/Core/Controller.twx\": $eInfo"
# }
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Apr 15 12:30:11 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
