[
    {
        "line": 3,
        "fullcodeline": "if ((opcode & OPCODE) == LL) {"
    },
    {
        "line": 8,
        "fullcodeline": "if ((opcode & OPCODE) == SC) {"
    },
    {
        "line": 14,
        "fullcodeline": "return -1;\t\t\t/* Must be something else ... */"
    },
    {
        "line": 4,
        "fullcodeline": "perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,"
    },
    {
        "line": 9,
        "fullcodeline": "perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS,"
    },
    {
        "line": 6,
        "fullcodeline": "return simulate_ll(regs, opcode);"
    },
    {
        "line": 11,
        "fullcodeline": "return simulate_sc(regs, opcode);"
    }
]