<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonBitTracker.h source code [llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::HexagonEvaluator "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonBitTracker.h.html'>HexagonBitTracker.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- HexagonBitTracker.h --------------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H">LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="BitTracker.h.html">"BitTracker.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>class</b> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo" id="llvm::HexagonInstrInfo">HexagonInstrInfo</a>;</td></tr>
<tr><th id="19">19</th><td><b>class</b> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo" id="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a>;</td></tr>
<tr><th id="20">20</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" id="llvm::MachineFrameInfo">MachineFrameInfo</a>;</td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>struct</b> <dfn class="type def" id="llvm::HexagonEvaluator" title='llvm::HexagonEvaluator' data-ref="llvm::HexagonEvaluator">HexagonEvaluator</dfn> : <b>public</b> <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a> {</td></tr>
<tr><th id="26">26</th><td>  <b>using</b> <dfn class="typedef" id="llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="typedef" href="BitTracker.h.html#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a>;</td></tr>
<tr><th id="27">27</th><td>  <b>using</b> <dfn class="typedef" id="llvm::HexagonEvaluator::RegisterRef" title='llvm::HexagonEvaluator::RegisterRef' data-type='BitTracker::RegisterRef' data-ref="llvm::HexagonEvaluator::RegisterRef">RegisterRef</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a>;</td></tr>
<tr><th id="28">28</th><td>  <b>using</b> <dfn class="typedef" id="llvm::HexagonEvaluator::RegisterCell" title='llvm::HexagonEvaluator::RegisterCell' data-type='BitTracker::RegisterCell' data-ref="llvm::HexagonEvaluator::RegisterCell">RegisterCell</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>;</td></tr>
<tr><th id="29">29</th><td>  <b>using</b> <dfn class="typedef" id="llvm::HexagonEvaluator::BranchTargetList" title='llvm::HexagonEvaluator::BranchTargetList' data-type='BitTracker::BranchTargetList' data-ref="llvm::HexagonEvaluator::BranchTargetList">BranchTargetList</dfn> = <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="typedef" href="BitTracker.h.html#llvm::BitTracker::BranchTargetList" title='llvm::BitTracker::BranchTargetList' data-type='SetVector&lt;const llvm::MachineBasicBlock *&gt;' data-ref="llvm::BitTracker::BranchTargetList">BranchTargetList</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <dfn class="decl" id="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE" title='llvm::HexagonEvaluator::HexagonEvaluator' data-ref="_ZN4llvm16HexagonEvaluatorC1ERKNS_19HexagonRegisterInfoERNS_19MachineRegisterInfoERKNS_16HexagonInstrInfoERNS_15MachineFunctionE">HexagonEvaluator</dfn>(<em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> &amp;<dfn class="local col1 decl" id="1tri" title='tri' data-type='const llvm::HexagonRegisterInfo &amp;' data-ref="1tri">tri</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="2mri" title='mri' data-type='llvm::MachineRegisterInfo &amp;' data-ref="2mri">mri</dfn>,</td></tr>
<tr><th id="32">32</th><td>                   <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="local col3 decl" id="3tii" title='tii' data-type='const llvm::HexagonInstrInfo &amp;' data-ref="3tii">tii</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="4mf">mf</dfn>);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluate' data-ref="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col6 decl" id="6Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="6Inputs">Inputs</dfn>,</td></tr>
<tr><th id="35">35</th><td>                <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col7 decl" id="7Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="7Outputs">Outputs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="36">36</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709" title='llvm::HexagonEvaluator::evaluate' data-ref="_ZNK4llvm16HexagonEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17Ma13480709">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8BI" title='BI' data-type='const llvm::MachineInstr &amp;' data-ref="8BI">BI</dfn>, <em>const</em> <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col9 decl" id="9Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="9Inputs">Inputs</dfn>,</td></tr>
<tr><th id="37">37</th><td>                <a class="typedef" href="#llvm::HexagonEvaluator::BranchTargetList" title='llvm::HexagonEvaluator::BranchTargetList' data-type='BitTracker::BranchTargetList' data-ref="llvm::HexagonEvaluator::BranchTargetList">BranchTargetList</a> &amp;<dfn class="local col0 decl" id="10Targets" title='Targets' data-type='BranchTargetList &amp;' data-ref="10Targets">Targets</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="11FallsThru" title='FallsThru' data-type='bool &amp;' data-ref="11FallsThru">FallsThru</dfn>) <em>const</em> override;</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="BitTracker.h.html#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="BitTracker.h.html#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <dfn class="virtual decl" id="_ZNK4llvm16HexagonEvaluator4maskEjj" title='llvm::HexagonEvaluator::mask' data-ref="_ZNK4llvm16HexagonEvaluator4maskEjj">mask</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='unsigned int' data-ref="12Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13Sub" title='Sub' data-type='unsigned int' data-ref="13Sub">Sub</dfn>) <em>const</em> override;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="virtual decl" id="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthEj" title='llvm::HexagonEvaluator::getPhysRegBitWidth' data-ref="_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthEj">getPhysRegBitWidth</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14Reg" title='Reg' data-type='unsigned int' data-ref="14Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="virtual decl" id="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::HexagonEvaluator::composeWithSubRegIndex' data-ref="_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj">composeWithSubRegIndex</dfn>(</td></tr>
<tr><th id="44">44</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col5 decl" id="15RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="15RC">RC</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16Idx" title='Idx' data-type='unsigned int' data-ref="16Idx">Idx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl" id="llvm::HexagonEvaluator::MF" title='llvm::HexagonEvaluator::MF' data-ref="llvm::HexagonEvaluator::MF">MF</dfn>;</td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="decl" id="llvm::HexagonEvaluator::MFI" title='llvm::HexagonEvaluator::MFI' data-ref="llvm::HexagonEvaluator::MFI">MFI</dfn>;</td></tr>
<tr><th id="48">48</th><td>  <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a> &amp;<dfn class="decl" id="llvm::HexagonEvaluator::TII" title='llvm::HexagonEvaluator::TII' data-ref="llvm::HexagonEvaluator::TII">TII</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>private</b>:</td></tr>
<tr><th id="51">51</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE" title='llvm::HexagonEvaluator::getUniqueDefVReg' data-ref="_ZNK4llvm16HexagonEvaluator16getUniqueDefVRegERKNS_12MachineInstrE">getUniqueDefVReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateLoad' data-ref="_ZNK4llvm16HexagonEvaluator12evaluateLoadERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="18MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="18MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col9 decl" id="19Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="19Inputs">Inputs</dfn>,</td></tr>
<tr><th id="53">53</th><td>                    <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col0 decl" id="20Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="20Outputs">Outputs</dfn>) <em>const</em>;</td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::HexagonEvaluator::evaluateFormalCopy' data-ref="_ZNK4llvm16HexagonEvaluator18evaluateFormalCopyERKNS_12MachineInstrERKSt3mapIjNS_10BitTracker12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluateFormalCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="21MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col2 decl" id="22Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="22Inputs">Inputs</dfn>,</td></tr>
<tr><th id="55">55</th><td>                          <a class="typedef" href="#llvm::HexagonEvaluator::CellMapType" title='llvm::HexagonEvaluator::CellMapType' data-type='BitTracker::CellMapType' data-ref="llvm::HexagonEvaluator::CellMapType">CellMapType</a> &amp;<dfn class="local col3 decl" id="23Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="23Outputs">Outputs</dfn>) <em>const</em>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj" title='llvm::HexagonEvaluator::getNextPhysReg' data-ref="_ZNK4llvm16HexagonEvaluator14getNextPhysRegEjj">getNextPhysReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="24PReg" title='PReg' data-type='unsigned int' data-ref="24PReg">PReg</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25Width" title='Width' data-type='unsigned int' data-ref="25Width">Width</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj" title='llvm::HexagonEvaluator::getVirtRegFor' data-ref="_ZNK4llvm16HexagonEvaluator13getVirtRegForEj">getVirtRegFor</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26PReg" title='PReg' data-type='unsigned int' data-ref="26PReg">PReg</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <i>// Type of formal parameter extension.</i></td></tr>
<tr><th id="61">61</th><td>  <b>struct</b> <dfn class="type def" id="llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</dfn> {</td></tr>
<tr><th id="62">62</th><td>    <b>enum</b> { <dfn class="enum" id="llvm::HexagonEvaluator::ExtType::SExt" title='llvm::HexagonEvaluator::ExtType::SExt' data-ref="llvm::HexagonEvaluator::ExtType::SExt">SExt</dfn>, <dfn class="enum" id="llvm::HexagonEvaluator::ExtType::ZExt" title='llvm::HexagonEvaluator::ExtType::ZExt' data-ref="llvm::HexagonEvaluator::ExtType::ZExt">ZExt</dfn> };</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>    <dfn class="decl" id="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ev" title='llvm::HexagonEvaluator::ExtType::ExtType' data-ref="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ev">ExtType</dfn>() = <b>default</b>;</td></tr>
<tr><th id="65">65</th><td>    <dfn class="decl def" id="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect" title='llvm::HexagonEvaluator::ExtType::ExtType' data-ref="_ZN4llvm16HexagonEvaluator7ExtTypeC1Ect">ExtType</dfn>(<em>char</em> <dfn class="local col7 decl" id="27t" title='t' data-type='char' data-ref="27t">t</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="28w" title='w' data-type='uint16_t' data-ref="28w">w</dfn>) : <a class="member" href="#llvm::HexagonEvaluator::ExtType::Type" title='llvm::HexagonEvaluator::ExtType::Type' data-ref="llvm::HexagonEvaluator::ExtType::Type">Type</a>(<a class="local col7 ref" href="#27t" title='t' data-ref="27t">t</a>), <a class="member" href="#llvm::HexagonEvaluator::ExtType::Width" title='llvm::HexagonEvaluator::ExtType::Width' data-ref="llvm::HexagonEvaluator::ExtType::Width">Width</a>(<a class="local col8 ref" href="#28w" title='w' data-ref="28w">w</a>) {}</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <em>char</em> <dfn class="decl" id="llvm::HexagonEvaluator::ExtType::Type" title='llvm::HexagonEvaluator::ExtType::Type' data-ref="llvm::HexagonEvaluator::ExtType::Type">Type</dfn> = <var>0</var>;</td></tr>
<tr><th id="68">68</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::HexagonEvaluator::ExtType::Width" title='llvm::HexagonEvaluator::ExtType::Width' data-ref="llvm::HexagonEvaluator::ExtType::Width">Width</dfn> = <var>0</var>;</td></tr>
<tr><th id="69">69</th><td>  };</td></tr>
<tr><th id="70">70</th><td>  <i>// Map VR -&gt; extension type.</i></td></tr>
<tr><th id="71">71</th><td>  <b>using</b> <dfn class="typedef" id="llvm::HexagonEvaluator::RegExtMap" title='llvm::HexagonEvaluator::RegExtMap' data-type='DenseMap&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;' data-ref="llvm::HexagonEvaluator::RegExtMap">RegExtMap</dfn> = <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="#llvm::HexagonEvaluator::ExtType" title='llvm::HexagonEvaluator::ExtType' data-ref="llvm::HexagonEvaluator::ExtType">ExtType</a>&gt;;</td></tr>
<tr><th id="72">72</th><td>  <a class="typedef" href="#llvm::HexagonEvaluator::RegExtMap" title='llvm::HexagonEvaluator::RegExtMap' data-type='DenseMap&lt;unsigned int, llvm::HexagonEvaluator::ExtType&gt;' data-ref="llvm::HexagonEvaluator::RegExtMap">RegExtMap</a> <dfn class="decl" id="llvm::HexagonEvaluator::VRX" title='llvm::HexagonEvaluator::VRX' data-ref="llvm::HexagonEvaluator::VRX">VRX</dfn>;</td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_HEXAGON_HEXAGONBITTRACKER_H</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='HexagonBitSimplify.cpp.html'>llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
