$date
	Sun Oct 23 06:16:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#358370
b100 &
b100 %
1$
b100 !
1"
#358371
0"
#358374
b10 &
b10 %
#358378
b1 &
b1 %
1#
#358382
b0 &
0#
b0 %
0$
#1337875
b10001 !
1"
#1337878
b10001 &
b10001 %
1$
#1337879
0"
#1337882
b110100 &
b110100 %
#1337886
b11010 &
b11010 %
#1337890
b1101 &
b1101 %
#1337894
b101000 &
b101000 %
#1337898
b10100 &
b10100 %
#1337902
b1010 &
b1010 %
#1337906
b101 &
b101 %
#1337910
b10000 &
b10000 %
#1337914
b1000 &
b1000 %
#1337918
b100 &
b100 %
#1337922
b10 &
b10 %
#1337926
b1 &
1#
b1 %
#1337930
b0 &
b0 %
0#
0$
#2374012
b1111 !
1"
#2374014
b1111 &
b1111 %
1$
#2374015
0"
#2374018
b101110 &
b101110 %
#2374022
b10111 &
b10111 %
#2374026
b1000110 &
b1000110 %
#2374030
b100011 &
b100011 %
#2374034
b1101010 &
b1101010 %
#2374038
b110101 &
b110101 %
#2374042
b10100000 &
b10100000 %
#2374046
b1010000 &
b1010000 %
#2374050
b101000 &
b101000 %
#2374054
b10100 &
b10100 %
#2374058
b1010 &
b1010 %
#2374062
b101 &
b101 %
#2374066
b10000 &
b10000 %
#2374070
b1000 &
b1000 %
#2374074
b100 &
b100 %
#2374078
b10 &
b10 %
#2374082
b1 &
b1 %
1#
#2374086
b0 &
0#
b0 %
0$
#4500012
