

================================================================
== Vitis HLS Report for 'ClefiaDoubleSwap_1'
================================================================
* Date:           Wed Dec  7 16:29:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.440 us|  0.440 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lk_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lk_offset"   --->   Operation 13 'read' 'lk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lk_offset_cast = zext i5 %lk_offset_read"   --->   Operation 14 'zext' 'lk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lk_addr = getelementptr i8 %lk, i64 0, i64 %lk_offset_cast" [clefia.c:242]   --->   Operation 15 'getelementptr' 'lk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t = alloca i64 1" [clefia.c:244]   --->   Operation 16 'alloca' 't' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 17 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 18 [1/2] (2.32ns)   --->   "%lk_load = load i5 %lk_addr" [clefia.c:246]   --->   Operation 18 'load' 'lk_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i8 %lk_load" [clefia.c:246]   --->   Operation 19 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%add_ln246 = add i5 %lk_offset_read, i5 1" [clefia.c:246]   --->   Operation 20 'add' 'add_ln246' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i5 %add_ln246" [clefia.c:246]   --->   Operation 21 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lk_addr_1 = getelementptr i8 %lk, i64 0, i64 %zext_ln246" [clefia.c:246]   --->   Operation 22 'getelementptr' 'lk_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_1" [clefia.c:246]   --->   Operation 23 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 24 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %lk_offset_read, i5 2" [clefia.c:247]   --->   Operation 24 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %add_ln247" [clefia.c:247]   --->   Operation 25 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lk_addr_2 = getelementptr i8 %lk, i64 0, i64 %zext_ln247" [clefia.c:247]   --->   Operation 26 'getelementptr' 'lk_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_2" [clefia.c:247]   --->   Operation 27 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load, i32 1, i32 7" [clefia.c:255]   --->   Operation 28 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%lk_load_1 = load i5 %lk_addr_1" [clefia.c:246]   --->   Operation 29 'load' 'lk_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_1, i32 1, i32 7" [clefia.c:246]   --->   Operation 30 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln246, i7 %lshr_ln" [clefia.c:246]   --->   Operation 31 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%t_addr = getelementptr i8 %t, i64 0, i64 0" [clefia.c:246]   --->   Operation 32 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "%store_ln246 = store i8 %or_ln1, i4 %t_addr" [clefia.c:246]   --->   Operation 33 'store' 'store_ln246' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i8 %lk_load_1" [clefia.c:247]   --->   Operation 34 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%lk_load_2 = load i5 %lk_addr_2" [clefia.c:247]   --->   Operation 35 'load' 'lk_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_2, i32 1, i32 7" [clefia.c:247]   --->   Operation 36 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln247, i7 %lshr_ln1" [clefia.c:247]   --->   Operation 37 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr i8 %t, i64 0, i64 1" [clefia.c:247]   --->   Operation 38 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.32ns)   --->   "%store_ln247 = store i8 %or_ln2, i4 %t_addr_1" [clefia.c:247]   --->   Operation 39 'store' 'store_ln247' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i8 %lk_load_2" [clefia.c:248]   --->   Operation 40 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln248 = add i5 %lk_offset_read, i5 3" [clefia.c:248]   --->   Operation 41 'add' 'add_ln248' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln248 = zext i5 %add_ln248" [clefia.c:248]   --->   Operation 42 'zext' 'zext_ln248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lk_addr_3 = getelementptr i8 %lk, i64 0, i64 %zext_ln248" [clefia.c:248]   --->   Operation 43 'getelementptr' 'lk_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_3" [clefia.c:248]   --->   Operation 44 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%add_ln249 = add i5 %lk_offset_read, i5 4" [clefia.c:249]   --->   Operation 45 'add' 'add_ln249' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %add_ln249" [clefia.c:249]   --->   Operation 46 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lk_addr_4 = getelementptr i8 %lk, i64 0, i64 %zext_ln249" [clefia.c:249]   --->   Operation 47 'getelementptr' 'lk_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_4" [clefia.c:249]   --->   Operation 48 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%lk_load_3 = load i5 %lk_addr_3" [clefia.c:248]   --->   Operation 49 'load' 'lk_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_3, i32 1, i32 7" [clefia.c:248]   --->   Operation 50 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln248, i7 %lshr_ln2" [clefia.c:248]   --->   Operation 51 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr i8 %t, i64 0, i64 2" [clefia.c:248]   --->   Operation 52 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln248 = store i8 %or_ln3, i4 %t_addr_2" [clefia.c:248]   --->   Operation 53 'store' 'store_ln248' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i8 %lk_load_3" [clefia.c:249]   --->   Operation 54 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (2.32ns)   --->   "%lk_load_4 = load i5 %lk_addr_4" [clefia.c:249]   --->   Operation 55 'load' 'lk_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_4, i32 1, i32 7" [clefia.c:249]   --->   Operation 56 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln249, i7 %lshr_ln3" [clefia.c:249]   --->   Operation 57 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr i8 %t, i64 0, i64 3" [clefia.c:249]   --->   Operation 58 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.32ns)   --->   "%store_ln249 = store i8 %or_ln4, i4 %t_addr_3" [clefia.c:249]   --->   Operation 59 'store' 'store_ln249' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i8 %lk_load_4" [clefia.c:250]   --->   Operation 60 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln250 = add i5 %lk_offset_read, i5 5" [clefia.c:250]   --->   Operation 61 'add' 'add_ln250' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %add_ln250" [clefia.c:250]   --->   Operation 62 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%lk_addr_5 = getelementptr i8 %lk, i64 0, i64 %zext_ln250" [clefia.c:250]   --->   Operation 63 'getelementptr' 'lk_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_5" [clefia.c:250]   --->   Operation 64 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 65 [1/1] (1.78ns)   --->   "%add_ln251 = add i5 %lk_offset_read, i5 6" [clefia.c:251]   --->   Operation 65 'add' 'add_ln251' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i5 %add_ln251" [clefia.c:251]   --->   Operation 66 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%lk_addr_6 = getelementptr i8 %lk, i64 0, i64 %zext_ln251" [clefia.c:251]   --->   Operation 67 'getelementptr' 'lk_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_6" [clefia.c:251]   --->   Operation 68 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 69 [1/2] (2.32ns)   --->   "%lk_load_5 = load i5 %lk_addr_5" [clefia.c:250]   --->   Operation 69 'load' 'lk_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_5, i32 1, i32 7" [clefia.c:250]   --->   Operation 70 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln250, i7 %lshr_ln4" [clefia.c:250]   --->   Operation 71 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr i8 %t, i64 0, i64 4" [clefia.c:250]   --->   Operation 72 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (2.32ns)   --->   "%store_ln250 = store i8 %or_ln5, i4 %t_addr_4" [clefia.c:250]   --->   Operation 73 'store' 'store_ln250' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i8 %lk_load_5" [clefia.c:251]   --->   Operation 74 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (2.32ns)   --->   "%lk_load_6 = load i5 %lk_addr_6" [clefia.c:251]   --->   Operation 75 'load' 'lk_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_6, i32 1, i32 7" [clefia.c:251]   --->   Operation 76 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln251, i7 %lshr_ln5" [clefia.c:251]   --->   Operation 77 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr i8 %t, i64 0, i64 5" [clefia.c:251]   --->   Operation 78 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln251 = store i8 %or_ln6, i4 %t_addr_5" [clefia.c:251]   --->   Operation 79 'store' 'store_ln251' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i8 %lk_load_6" [clefia.c:252]   --->   Operation 80 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln252 = add i5 %lk_offset_read, i5 7" [clefia.c:252]   --->   Operation 81 'add' 'add_ln252' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %add_ln252" [clefia.c:252]   --->   Operation 82 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%lk_addr_7 = getelementptr i8 %lk, i64 0, i64 %zext_ln252" [clefia.c:252]   --->   Operation 83 'getelementptr' 'lk_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_7" [clefia.c:252]   --->   Operation 84 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 85 [1/1] (1.78ns)   --->   "%add_ln253 = add i5 %lk_offset_read, i5 15" [clefia.c:253]   --->   Operation 85 'add' 'add_ln253' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i5 %add_ln253" [clefia.c:253]   --->   Operation 86 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%lk_addr_8 = getelementptr i8 %lk, i64 0, i64 %zext_ln253" [clefia.c:253]   --->   Operation 87 'getelementptr' 'lk_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_8" [clefia.c:253]   --->   Operation 88 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 89 [1/2] (2.32ns)   --->   "%lk_load_7 = load i5 %lk_addr_7" [clefia.c:252]   --->   Operation 89 'load' 'lk_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %lk_load_7, i32 1, i32 7" [clefia.c:252]   --->   Operation 90 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln252, i7 %lshr_ln6" [clefia.c:252]   --->   Operation 91 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr i8 %t, i64 0, i64 6" [clefia.c:252]   --->   Operation 92 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln252 = store i8 %or_ln7, i4 %t_addr_6" [clefia.c:252]   --->   Operation 93 'store' 'store_ln252' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 94 [1/2] (2.32ns)   --->   "%lk_load_8 = load i5 %lk_addr_8" [clefia.c:253]   --->   Operation 94 'load' 'lk_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i8 %lk_load_8" [clefia.c:253]   --->   Operation 95 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i8 %lk_load_7" [clefia.c:253]   --->   Operation 96 'trunc' 'trunc_ln253_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln253_1, i7 %trunc_ln253" [clefia.c:253]   --->   Operation 97 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr i8 %t, i64 0, i64 7" [clefia.c:253]   --->   Operation 98 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln253 = store i8 %or_ln, i4 %t_addr_7" [clefia.c:253]   --->   Operation 99 'store' 'store_ln253' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 100 [1/1] (1.78ns)   --->   "%add_ln255 = add i5 %lk_offset_read, i5 8" [clefia.c:255]   --->   Operation 100 'add' 'add_ln255' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i5 %add_ln255" [clefia.c:255]   --->   Operation 101 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%lk_addr_9 = getelementptr i8 %lk, i64 0, i64 %zext_ln255" [clefia.c:255]   --->   Operation 102 'getelementptr' 'lk_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_9" [clefia.c:255]   --->   Operation 103 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 104 [1/1] (1.78ns)   --->   "%add_ln256 = add i5 %lk_offset_read, i5 9" [clefia.c:256]   --->   Operation 104 'add' 'add_ln256' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i5 %add_ln256" [clefia.c:256]   --->   Operation 105 'zext' 'zext_ln256' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%lk_addr_10 = getelementptr i8 %lk, i64 0, i64 %zext_ln256" [clefia.c:256]   --->   Operation 106 'getelementptr' 'lk_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [2/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_10" [clefia.c:256]   --->   Operation 107 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_8, i32 7" [clefia.c:262]   --->   Operation 108 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 109 [1/2] (2.32ns)   --->   "%lk_load_9 = load i5 %lk_addr_9" [clefia.c:255]   --->   Operation 109 'load' 'lk_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_9, i32 7" [clefia.c:255]   --->   Operation 110 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %tmp_8, i1 %tmp" [clefia.c:255]   --->   Operation 111 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr i8 %t, i64 0, i64 8" [clefia.c:255]   --->   Operation 112 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln255 = store i8 %or_ln8, i4 %t_addr_8" [clefia.c:255]   --->   Operation 113 'store' 'store_ln255' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 114 [1/2] (2.32ns)   --->   "%lk_load_10 = load i5 %lk_addr_10" [clefia.c:256]   --->   Operation 114 'load' 'lk_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_10, i32 7" [clefia.c:256]   --->   Operation 115 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i8 %lk_load_9" [clefia.c:256]   --->   Operation 116 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln256, i1 %tmp_2" [clefia.c:256]   --->   Operation 117 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr i8 %t, i64 0, i64 9" [clefia.c:256]   --->   Operation 118 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln256 = store i8 %or_ln9, i4 %t_addr_9" [clefia.c:256]   --->   Operation 119 'store' 'store_ln256' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 120 [1/1] (1.78ns)   --->   "%add_ln257 = add i5 %lk_offset_read, i5 10" [clefia.c:257]   --->   Operation 120 'add' 'add_ln257' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %add_ln257" [clefia.c:257]   --->   Operation 121 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%lk_addr_11 = getelementptr i8 %lk, i64 0, i64 %zext_ln257" [clefia.c:257]   --->   Operation 122 'getelementptr' 'lk_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [2/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_11" [clefia.c:257]   --->   Operation 123 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i8 %lk_load_10" [clefia.c:257]   --->   Operation 124 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.78ns)   --->   "%add_ln258 = add i5 %lk_offset_read, i5 11" [clefia.c:258]   --->   Operation 125 'add' 'add_ln258' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %add_ln258" [clefia.c:258]   --->   Operation 126 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%lk_addr_12 = getelementptr i8 %lk, i64 0, i64 %zext_ln258" [clefia.c:258]   --->   Operation 127 'getelementptr' 'lk_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [2/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_12" [clefia.c:258]   --->   Operation 128 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 129 [1/2] (2.32ns)   --->   "%lk_load_11 = load i5 %lk_addr_11" [clefia.c:257]   --->   Operation 129 'load' 'lk_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_11, i32 7" [clefia.c:257]   --->   Operation 130 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln257, i1 %tmp_3" [clefia.c:257]   --->   Operation 131 'bitconcatenate' 'or_ln10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr i8 %t, i64 0, i64 10" [clefia.c:257]   --->   Operation 132 'getelementptr' 't_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln257 = store i8 %or_ln10, i4 %t_addr_10" [clefia.c:257]   --->   Operation 133 'store' 'store_ln257' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 134 [1/2] (2.32ns)   --->   "%lk_load_12 = load i5 %lk_addr_12" [clefia.c:258]   --->   Operation 134 'load' 'lk_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_12, i32 7" [clefia.c:258]   --->   Operation 135 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i8 %lk_load_11" [clefia.c:258]   --->   Operation 136 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln258, i1 %tmp_4" [clefia.c:258]   --->   Operation 137 'bitconcatenate' 'or_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%t_addr_11 = getelementptr i8 %t, i64 0, i64 11" [clefia.c:258]   --->   Operation 138 'getelementptr' 't_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln258 = store i8 %or_ln11, i4 %t_addr_11" [clefia.c:258]   --->   Operation 139 'store' 'store_ln258' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 140 [1/1] (1.78ns)   --->   "%add_ln259 = add i5 %lk_offset_read, i5 12" [clefia.c:259]   --->   Operation 140 'add' 'add_ln259' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i5 %add_ln259" [clefia.c:259]   --->   Operation 141 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%lk_addr_13 = getelementptr i8 %lk, i64 0, i64 %zext_ln259" [clefia.c:259]   --->   Operation 142 'getelementptr' 'lk_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_13" [clefia.c:259]   --->   Operation 143 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i8 %lk_load_12" [clefia.c:259]   --->   Operation 144 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (1.78ns)   --->   "%add_ln260 = add i5 %lk_offset_read, i5 13" [clefia.c:260]   --->   Operation 145 'add' 'add_ln260' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %add_ln260" [clefia.c:260]   --->   Operation 146 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%lk_addr_14 = getelementptr i8 %lk, i64 0, i64 %zext_ln260" [clefia.c:260]   --->   Operation 147 'getelementptr' 'lk_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [2/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_14" [clefia.c:260]   --->   Operation 148 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 149 [1/2] (2.32ns)   --->   "%lk_load_13 = load i5 %lk_addr_13" [clefia.c:259]   --->   Operation 149 'load' 'lk_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_13, i32 7" [clefia.c:259]   --->   Operation 150 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln259, i1 %tmp_5" [clefia.c:259]   --->   Operation 151 'bitconcatenate' 'or_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%t_addr_12 = getelementptr i8 %t, i64 0, i64 12" [clefia.c:259]   --->   Operation 152 'getelementptr' 't_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln259 = store i8 %or_ln12, i4 %t_addr_12" [clefia.c:259]   --->   Operation 153 'store' 'store_ln259' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 154 [1/2] (2.32ns)   --->   "%lk_load_14 = load i5 %lk_addr_14" [clefia.c:260]   --->   Operation 154 'load' 'lk_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_14, i32 7" [clefia.c:260]   --->   Operation 155 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i8 %lk_load_13" [clefia.c:260]   --->   Operation 156 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln260, i1 %tmp_6" [clefia.c:260]   --->   Operation 157 'bitconcatenate' 'or_ln13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%t_addr_13 = getelementptr i8 %t, i64 0, i64 13" [clefia.c:260]   --->   Operation 158 'getelementptr' 't_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln260 = store i8 %or_ln13, i4 %t_addr_13" [clefia.c:260]   --->   Operation 159 'store' 'store_ln260' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 160 [1/1] (1.78ns)   --->   "%add_ln261 = add i5 %lk_offset_read, i5 14" [clefia.c:261]   --->   Operation 160 'add' 'add_ln261' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %add_ln261" [clefia.c:261]   --->   Operation 161 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%lk_addr_15 = getelementptr i8 %lk, i64 0, i64 %zext_ln261" [clefia.c:261]   --->   Operation 162 'getelementptr' 'lk_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [2/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_15" [clefia.c:261]   --->   Operation 163 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i8 %lk_load_14" [clefia.c:261]   --->   Operation 164 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 165 [1/2] (2.32ns)   --->   "%lk_load_15 = load i5 %lk_addr_15" [clefia.c:261]   --->   Operation 165 'load' 'lk_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %lk_load_15, i32 7" [clefia.c:261]   --->   Operation 166 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln261, i1 %tmp_7" [clefia.c:261]   --->   Operation 167 'bitconcatenate' 'or_ln14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%t_addr_14 = getelementptr i8 %t, i64 0, i64 14" [clefia.c:261]   --->   Operation 168 'getelementptr' 't_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln261 = store i8 %or_ln14, i4 %t_addr_14" [clefia.c:261]   --->   Operation 169 'store' 'store_ln261' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i8 %lk_load_15" [clefia.c:262]   --->   Operation 170 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln262, i1 %tmp_9" [clefia.c:262]   --->   Operation 171 'bitconcatenate' 'or_ln15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%t_addr_15 = getelementptr i8 %t, i64 0, i64 15" [clefia.c:262]   --->   Operation 172 'getelementptr' 't_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln262 = store i8 %or_ln15, i4 %t_addr_15" [clefia.c:262]   --->   Operation 173 'store' 'store_ln262' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln264 = call void @ByteCpy.117, i8 %lk, i5 %lk_offset_read, i8 %t" [clefia.c:264]   --->   Operation 174 'call' 'call_ln264' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln264 = call void @ByteCpy.117, i8 %lk, i5 %lk_offset_read, i8 %t" [clefia.c:264]   --->   Operation 175 'call' 'call_ln264' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln265 = ret" [clefia.c:265]   --->   Operation 176 'ret' 'ret_ln265' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	wire read operation ('lk_offset_read') on port 'lk_offset' [3]  (0 ns)
	'getelementptr' operation ('lk_addr', clefia.c:242) [5]  (0 ns)
	'load' operation ('lk_load', clefia.c:246) on array 'lk' [7]  (2.32 ns)

 <State 2>: 4.1ns
The critical path consists of the following:
	'add' operation ('add_ln246', clefia.c:246) [9]  (1.78 ns)
	'getelementptr' operation ('lk_addr_1', clefia.c:246) [11]  (0 ns)
	'load' operation ('lk_load_1', clefia.c:246) on array 'lk' [12]  (2.32 ns)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_1', clefia.c:246) on array 'lk' [12]  (2.32 ns)
	'store' operation ('store_ln246', clefia.c:246) of variable 'or_ln1', clefia.c:246 on array 't', clefia.c:244 [16]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_3', clefia.c:248) on array 'lk' [30]  (2.32 ns)
	'store' operation ('store_ln248', clefia.c:248) of variable 'or_ln3', clefia.c:248 on array 't', clefia.c:244 [34]  (2.32 ns)

 <State 5>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_5', clefia.c:250) on array 'lk' [48]  (2.32 ns)
	'store' operation ('store_ln250', clefia.c:250) of variable 'or_ln5', clefia.c:250 on array 't', clefia.c:244 [52]  (2.32 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_7', clefia.c:252) on array 'lk' [66]  (2.32 ns)
	'store' operation ('store_ln252', clefia.c:252) of variable 'or_ln7', clefia.c:252 on array 't', clefia.c:244 [70]  (2.32 ns)

 <State 7>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_9', clefia.c:255) on array 'lk' [83]  (2.32 ns)
	'store' operation ('store_ln255', clefia.c:255) of variable 'or_ln8', clefia.c:255 on array 't', clefia.c:244 [88]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_11', clefia.c:257) on array 'lk' [101]  (2.32 ns)
	'store' operation ('store_ln257', clefia.c:257) of variable 'or_ln10', clefia.c:257 on array 't', clefia.c:244 [106]  (2.32 ns)

 <State 9>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_13', clefia.c:259) on array 'lk' [119]  (2.32 ns)
	'store' operation ('store_ln259', clefia.c:259) of variable 'or_ln12', clefia.c:259 on array 't', clefia.c:244 [124]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('lk_load_15', clefia.c:261) on array 'lk' [137]  (2.32 ns)
	'store' operation ('store_ln261', clefia.c:261) of variable 'or_ln14', clefia.c:261 on array 't', clefia.c:244 [142]  (2.32 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
