# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do RVM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/quatrtus/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/colleage/fpga/lab3/RVM/RTL {D:/colleage/fpga/lab3/RVM/RTL/RVM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:50:15 on Nov 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/colleage/fpga/lab3/RVM/RTL" D:/colleage/fpga/lab3/RVM/RTL/RVM.v 
# -- Compiling module RVM
# 
# Top level modules:
# 	RVM
# End time: 16:50:15 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/colleage/fpga/lab3/RVM/Quartus_prj/../Sim {D:/colleage/fpga/lab3/RVM/Quartus_prj/../Sim/tb_RVM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:50:15 on Nov 10,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/colleage/fpga/lab3/RVM/Quartus_prj/../Sim" D:/colleage/fpga/lab3/RVM/Quartus_prj/../Sim/tb_RVM.v 
# -- Compiling module tb_RVM
# 
# Top level modules:
# 	tb_RVM
# End time: 16:50:15 on Nov 10,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_RVM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_RVM 
# Start time: 16:50:15 on Nov 10,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): D:/colleage/fpga/lab3/RVM/Quartus_prj/../Sim/tb_RVM.v(39): (vopt-2912) Port 'refund_coins' not found in module 'RVM' (5th connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./RVM_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 16:50:33 on Nov 10,2024, Elapsed time: 0:00:18
# Errors: 1, Warnings: 1
