Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 18 22:12:59 2024
| Host         : Nicolas-ainski running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              21 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              27 |            8 |
| Yes          | No                    | Yes                    |               9 |            5 |
| Yes          | Yes                   | No                     |              51 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------+--------------------------+------------------+----------------+
|        Clock Signal       |   Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+-------------------+--------------------------+------------------+----------------+
| ~hsync_OBUF_BUFG          |                   |                          |                1 |              1 |
|  clk_inst/inst/clk_out1   |                   | vga_inst/vga_clk_i_2_n_0 |                1 |              1 |
|  vga_inst/vga_clk_reg_n_0 | vga_inst/v_count  | vga_inst/vga_clk_i_2_n_0 |                5 |              9 |
| ~hsync_OBUF_BUFG          | data[8]_i_1_n_0   |                          |                3 |              9 |
| ~hsync_OBUF_BUFG          | row[8]_i_1_n_0    | col[9]_i_1_n_0           |                3 |              9 |
| ~hsync_OBUF_BUFG          | col[9]_i_2_n_0    | col[9]_i_1_n_0           |                3 |             10 |
|  clk_inst/inst/clk_out1   | vga_inst/enb      |                          |                5 |             18 |
|  vga_inst/vga_clk_reg_n_0 |                   | vga_inst/vga_clk_i_2_n_0 |               10 |             20 |
| ~hsync_OBUF_BUFG          | count[32]_i_2_n_0 | count[32]_i_1_n_0        |                8 |             32 |
+---------------------------+-------------------+--------------------------+------------------+----------------+


