--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

Design file:              hdmi_main.ncd
Physical constraint file: hdmi_main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1655 paths analyzed, 1319 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   6.486ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X49Y46.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_0 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (1.999 - 2.411)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_0 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.AQ      Tcko                  0.525   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_0
    SLICE_X49Y46.D1      net (fanout=2)        1.062   dvi_rx1/dec_b/rawword<0>
    SLICE_X49Y46.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y46.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y46.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.235ns logic, 1.381ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_1 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Clock Path Skew:      -0.412ns (1.999 - 2.411)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_1 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.BQ      Tcko                  0.525   dvi_rx1/dec_b/rawword<3>
                                                       dvi_rx1/dec_b/rawword_1
    SLICE_X49Y46.D2      net (fanout=3)        1.053   dvi_rx1/dec_b/rawword<1>
    SLICE_X49Y46.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y46.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y46.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (1.235ns logic, 1.372ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/rawword_4 (FF)
  Destination:          dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.497ns (Levels of Logic = 2)
  Clock Path Skew:      -0.413ns (1.999 - 2.412)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/rawword_4 to dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.AQ      Tcko                  0.525   dvi_rx1/dec_b/rawword<7>
                                                       dvi_rx1/dec_b/rawword_4
    SLICE_X49Y46.D3      net (fanout=3)        0.943   dvi_rx1/dec_b/rawword<4>
    SLICE_X49Y46.DMUX    Tilo                  0.337   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y46.C4      net (fanout=1)        0.319   dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X49Y46.CLK     Tas                   0.373   dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (1.235ns logic, 1.262ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X48Y59.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_2 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.493ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (2.019 - 2.434)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_2 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.CQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_2
    SLICE_X48Y59.D1      net (fanout=3)        0.998   dvi_rx1/dec_r/rawword<2>
    SLICE_X48Y59.DMUX    Tilo                  0.326   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X48Y59.C4      net (fanout=1)        0.354   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X48Y59.CLK     Tas                   0.339   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (1.141ns logic, 1.352ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_4 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (2.019 - 2.434)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_4 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y60.AMUX    Tshcko                0.518   dvi_rx1/dec_r/rawword<7>
                                                       dvi_rx1/dec_r/rawword_4
    SLICE_X48Y59.D2      net (fanout=3)        0.822   dvi_rx1/dec_r/rawword<4>
    SLICE_X48Y59.DMUX    Tilo                  0.326   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X48Y59.C4      net (fanout=1)        0.354   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X48Y59.CLK     Tas                   0.339   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.183ns logic, 1.176ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/rawword_3 (FF)
  Destination:          dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.293ns (Levels of Logic = 2)
  Clock Path Skew:      -0.415ns (2.019 - 2.434)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/rawword_3 to dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.DQ      Tcko                  0.476   dvi_rx1/dec_r/rawword<3>
                                                       dvi_rx1/dec_r/rawword_3
    SLICE_X48Y59.D3      net (fanout=3)        0.798   dvi_rx1/dec_r/rawword<3>
    SLICE_X48Y59.DMUX    Tilo                  0.326   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X48Y59.C4      net (fanout=1)        0.354   dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X48Y59.CLK     Tas                   0.339   dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.293ns (1.141ns logic, 1.152ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X50Y50.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/rawword_2 (FF)
  Destination:          dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.413ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.022 - 2.436)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/rawword_2 to dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.CQ      Tcko                  0.525   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_2
    SLICE_X50Y50.B3      net (fanout=3)        0.867   dvi_rx1/dec_g/rawword<2>
    SLICE_X50Y50.BMUX    Tilo                  0.298   dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X50Y50.A3      net (fanout=1)        0.374   dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X50Y50.CLK     Tas                   0.349   dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.413ns (1.172ns logic, 1.241ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/rawword_3 (FF)
  Destination:          dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.395ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.022 - 2.436)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/rawword_3 to dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.DQ      Tcko                  0.525   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_3
    SLICE_X50Y50.B1      net (fanout=3)        0.849   dvi_rx1/dec_g/rawword<3>
    SLICE_X50Y50.BMUX    Tilo                  0.298   dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X50Y50.A3      net (fanout=1)        0.374   dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X50Y50.CLK     Tas                   0.349   dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.172ns logic, 1.223ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/rawword_0 (FF)
  Destination:          dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.385ns (Levels of Logic = 2)
  Clock Path Skew:      -0.414ns (2.022 - 2.436)
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/rawword_0 to dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y50.AQ      Tcko                  0.525   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_0
    SLICE_X50Y50.B2      net (fanout=2)        0.839   dvi_rx1/dec_g/rawword<0>
    SLICE_X50Y50.BMUX    Tilo                  0.298   dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X50Y50.A3      net (fanout=1)        0.374   dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o2
    SLICE_X50Y50.CLK     Tas                   0.349   dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
                                                       dvi_rx1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_85_o3
                                                       dvi_rx1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (1.172ns logic, 1.213ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (SLICE_X48Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_4 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 0)
  Clock Path Skew:      0.416ns (2.438 - 2.022)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Slow Process Corner: dvi_rx1/dec_g/rawword_4 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.AQ      Tcko                  0.405   dvi_rx1/dec_g/rawword<7>
                                                       dvi_rx1/dec_g/rawword_4
    SLICE_X48Y50.BX      net (fanout=3)        0.504   dvi_rx1/dec_g/rawword<4>
    SLICE_X48Y50.CLK     Tdh         (-Th)     0.203   dvi_rx1/dec_g/cbnd/sdata<6>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.202ns logic, 0.504ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP (SLICE_X48Y50.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_6 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.930 - 0.888)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_6 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.CQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<7>
                                                       dvi_rx1/dec_g/rawword_6
    SLICE_X48Y50.DI      net (fanout=3)        0.139   dvi_rx1/dec_g/rawword<6>
    SLICE_X48Y50.CLK     Tdh         (-Th)     0.002   dvi_rx1/dec_g/cbnd/sdata<6>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[6].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.196ns logic, 0.139ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP (SLICE_X48Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_7 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.928 - 0.888)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_rx1/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_7 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.DQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<7>
                                                       dvi_rx1/dec_g/rawword_7
    SLICE_X48Y51.DX      net (fanout=2)        0.258   dvi_rx1/dec_g/rawword<7>
    SLICE_X48Y51.CLK     Tdh         (-Th)     0.081   dvi_rx1/dec_g/cbnd/sdata<8>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[7].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.117ns logic, 0.258ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP "dvi_rx1_pllclk0" 
TS_DVI_CLOCK1 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" 
TS_DVI_CLOCK1 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1192 paths analyzed, 412 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.894ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/des_0/pdcounter_1 (SLICE_X56Y66.B4), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_2 to dvi_rx1/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y66.AQ      Tcko                  0.476   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/pdcounter_2
    SLICE_X55Y66.B1      net (fanout=10)       1.386   dvi_rx1/dec_r/des_0/pdcounter<2>
    SLICE_X55Y66.B       Tilo                  0.259   dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_pdcounter[4]_mux_59_OUT_rs_cy<2>
                                                       dvi_rx1/dec_r/des_0/incdec_data_d_pdcounter[4]_AND_5_o1
    SLICE_X56Y66.C6      net (fanout=2)        0.770   dvi_rx1/dec_r/des_0/incdec_data_d_pdcounter[4]_AND_5_o
    SLICE_X56Y66.C       Tilo                  0.255   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT21
    SLICE_X56Y66.B4      net (fanout=1)        0.309   dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_10_o_mux_63_OUT<1>
    SLICE_X56Y66.CLK     Tas                   0.339   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/pdcounter_1_dpot
                                                       dvi_rx1/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.794ns (1.329ns logic, 2.465ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.480ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_0 to dvi_rx1/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.AQ      Tcko                  0.525   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/pdcounter_0
    SLICE_X55Y66.B4      net (fanout=10)       1.023   dvi_rx1/dec_r/des_0/pdcounter<0>
    SLICE_X55Y66.B       Tilo                  0.259   dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_pdcounter[4]_mux_59_OUT_rs_cy<2>
                                                       dvi_rx1/dec_r/des_0/incdec_data_d_pdcounter[4]_AND_5_o1
    SLICE_X56Y66.C6      net (fanout=2)        0.770   dvi_rx1/dec_r/des_0/incdec_data_d_pdcounter[4]_AND_5_o
    SLICE_X56Y66.C       Tilo                  0.255   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT21
    SLICE_X56Y66.B4      net (fanout=1)        0.309   dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_10_o_mux_63_OUT<1>
    SLICE_X56Y66.CLK     Tas                   0.339   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/pdcounter_1_dpot
                                                       dvi_rx1/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.480ns (1.378ns logic, 2.102ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.442ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_3 to dvi_rx1/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y66.CQ      Tcko                  0.476   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/pdcounter_3
    SLICE_X57Y64.B4      net (fanout=9)        1.225   dvi_rx1/dec_r/des_0/pdcounter<3>
    SLICE_X57Y64.B       Tilo                  0.259   dvi_rx1/dec_r/des_0/inc_data_int
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o1
    SLICE_X56Y66.C4      net (fanout=8)        0.579   dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o
    SLICE_X56Y66.C       Tilo                  0.255   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT21
    SLICE_X56Y66.B4      net (fanout=1)        0.309   dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_10_o_mux_63_OUT<1>
    SLICE_X56Y66.CLK     Tas                   0.339   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/pdcounter_1_dpot
                                                       dvi_rx1/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.329ns logic, 2.113ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/des_0/pdcounter_3 (SLICE_X54Y66.C6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_3 to dvi_rx1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y66.CQ      Tcko                  0.476   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/pdcounter_3
    SLICE_X57Y64.B4      net (fanout=9)        1.225   dvi_rx1/dec_r/des_0/pdcounter<3>
    SLICE_X57Y64.B       Tilo                  0.259   dvi_rx1/dec_r/des_0/inc_data_int
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o1
    SLICE_X54Y66.D5      net (fanout=8)        1.114   dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o
    SLICE_X54Y66.D       Tilo                  0.235   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT41
    SLICE_X54Y66.C6      net (fanout=1)        0.143   dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_10_o_mux_63_OUT<3>
    SLICE_X54Y66.CLK     Tas                   0.349   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/pdcounter_3_dpot
                                                       dvi_rx1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (1.319ns logic, 2.482ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_4 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.294 - 0.311)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_4 to dvi_rx1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y67.AQ      Tcko                  0.525   dvi_rx1/dec_r/des_0/pdcounter<4>
                                                       dvi_rx1/dec_r/des_0/pdcounter_4
    SLICE_X57Y64.B3      net (fanout=8)        1.018   dvi_rx1/dec_r/des_0/pdcounter<4>
    SLICE_X57Y64.B       Tilo                  0.259   dvi_rx1/dec_r/des_0/inc_data_int
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o1
    SLICE_X54Y66.D5      net (fanout=8)        1.114   dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o
    SLICE_X54Y66.D       Tilo                  0.235   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT41
    SLICE_X54Y66.C6      net (fanout=1)        0.143   dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_10_o_mux_63_OUT<3>
    SLICE_X54Y66.CLK     Tas                   0.349   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/pdcounter_3_dpot
                                                       dvi_rx1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.368ns logic, 2.275ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.294 - 0.313)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_0 to dvi_rx1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.AQ      Tcko                  0.525   dvi_rx1/dec_r/des_0/pdcounter<1>
                                                       dvi_rx1/dec_r/des_0/pdcounter_0
    SLICE_X57Y64.B2      net (fanout=10)       0.953   dvi_rx1/dec_r/des_0/pdcounter<0>
    SLICE_X57Y64.B       Tilo                  0.259   dvi_rx1/dec_r/des_0/inc_data_int
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o1
    SLICE_X54Y66.D5      net (fanout=8)        1.114   dvi_rx1/dec_r/des_0/pdcounter[4]_flag_AND_3_o
    SLICE_X54Y66.D       Tilo                  0.235   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT41
    SLICE_X54Y66.C6      net (fanout=1)        0.143   dvi_rx1/dec_r/des_0/pdcounter[4]_PWR_10_o_mux_63_OUT<3>
    SLICE_X54Y66.CLK     Tas                   0.349   dvi_rx1/dec_r/des_0/pdcounter<3>
                                                       dvi_rx1/dec_r/des_0/pdcounter_3_dpot
                                                       dvi_rx1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.368ns logic, 2.210ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/des_0/pdcounter_4 (SLICE_X56Y53.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_0 to dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y53.AQ      Tcko                  0.430   dvi_rx1/dec_g/des_0/pdcounter<1>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    SLICE_X57Y53.D6      net (fanout=10)       0.962   dvi_rx1/dec_g/des_0/pdcounter<0>
    SLICE_X57Y53.D       Tilo                  0.259   dvi_rx1/dec_g/des_0/pdcounter<1>
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_10_o_equal_48_o<4>1
    SLICE_X56Y55.A6      net (fanout=1)        0.510   dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_10_o_equal_48_o
    SLICE_X56Y55.A       Tilo                  0.254   dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_63_o
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X56Y53.CE      net (fanout=3)        1.042   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X56Y53.CLK     Tceck                 0.313   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.256ns logic, 2.514ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.189 - 0.200)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_0 to dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y53.AQ      Tcko                  0.430   dvi_rx1/dec_g/des_0/pdcounter<1>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    SLICE_X56Y53.C1      net (fanout=10)       0.571   dvi_rx1/dec_g/des_0/pdcounter<0>
    SLICE_X56Y53.C       Tilo                  0.255   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X56Y55.A4      net (fanout=7)        0.702   dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X56Y55.A       Tilo                  0.254   dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_63_o
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X56Y53.CE      net (fanout=3)        1.042   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X56Y53.CLK     Tceck                 0.313   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (1.252ns logic, 2.315ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.567ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.189 - 0.197)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_2 to dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y54.AQ      Tcko                  0.430   dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X56Y53.C6      net (fanout=10)       0.571   dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X56Y53.C       Tilo                  0.255   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X56Y55.A4      net (fanout=7)        0.702   dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X56Y55.A       Tilo                  0.254   dvi_rx1/dec_g/des_0/GND_10_o_busy_data_d_OR_63_o
                                                       dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X56Y53.CE      net (fanout=3)        1.042   dvi_rx1/dec_g/des_0/_n0278_inv1
    SLICE_X56Y53.CLK     Tceck                 0.313   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.567ns (1.252ns logic, 2.315ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/flipgearx2 (SLICE_X44Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_r/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.929 - 0.891)
  Source Clock:         dvi_rx1/pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_r/phsalgn_0/flipgear to dvi_rx1/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.DQ      Tcko                  0.200   dvi_rx1/dec_r/phsalgn_0/flipgear
                                                       dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X44Y62.DX      net (fanout=2)        0.366   dvi_rx1/dec_r/phsalgn_0/flipgear
    SLICE_X44Y62.CLK     Tckdi       (-Th)    -0.041   dvi_rx1/dec_r/flipgearx2
                                                       dvi_rx1/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.241ns logic, 0.366ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/cal_data_sint (SLICE_X58Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_b/des_0/cal_data_sint (FF)
  Destination:          dvi_rx1/dec_b/des_0/cal_data_sint (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_b/des_0/cal_data_sint to dvi_rx1/dec_b/des_0/cal_data_sint
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y59.DQ      Tcko                  0.200   dvi_rx1/dec_b/des_0/cal_data_sint
                                                       dvi_rx1/dec_b/des_0/cal_data_sint
    SLICE_X58Y59.D6      net (fanout=2)        0.025   dvi_rx1/dec_b/des_0/cal_data_sint
    SLICE_X58Y59.CLK     Tah         (-Th)    -0.190   dvi_rx1/dec_b/des_0/cal_data_sint
                                                       dvi_rx1/dec_b/des_0/cal_data_sint_rstpot
                                                       dvi_rx1/dec_b/des_0/cal_data_sint
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/ce_data_inta (SLICE_X54Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_b/des_0/ce_data_inta (FF)
  Destination:          dvi_rx1/dec_b/des_0/ce_data_inta (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_b/des_0/ce_data_inta to dvi_rx1/dec_b/des_0/ce_data_inta
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y62.AQ      Tcko                  0.200   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/ce_data_inta
    SLICE_X54Y62.A6      net (fanout=2)        0.027   dvi_rx1/dec_b/des_0/ce_data_inta
    SLICE_X54Y62.CLK     Tah         (-Th)    -0.190   dvi_rx1/dec_b/des_0/ce_data_inta
                                                       dvi_rx1/dec_b/des_0/ce_data_inta_rstpot
                                                       dvi_rx1/dec_b/des_0/ce_data_inta
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dvi_rx1/pclkx2bufg/I0
  Logical resource: dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_rx1/dec_b/des_0/counter<3>/CLK
  Logical resource: dvi_rx1/dec_b/des_0/counter_0/CK
  Location pin: SLICE_X56Y59.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: dvi_rx1/dec_b/des_0/counter<3>/SR
  Logical resource: dvi_rx1/dec_b/des_0/counter_0/SR
  Location pin: SLICE_X56Y59.SR
  Clock network: rx_reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk0 = PERIOD TIMEGRP "tx_pllclk0" TS_rx_pllclk1 * 
10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 
2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269 paths analyzed, 149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.686ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx/oserdes1/oserdes_s (OLOGIC_X4Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fd_out5 (FF)
  Destination:          dvi_tx/oserdes1/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.629 - 0.627)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fd_out5 to dvi_tx/oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y100.CMUX   Tshcko                0.518   dvi_tx/n0011<6>
                                                       dvi_tx/pixel2x/fd_out5
    OLOGIC_X4Y118.D1     net (fanout=1)        4.003   dvi_tx/n0011<5>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.003   dvi_tx/oserdes1/oserdes_s
                                                       dvi_tx/oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.515ns logic, 4.003ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db5 (SLICE_X12Y105.BX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.DQ     Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X22Y106.B3     net (fanout=18)       1.068   dvi_tx/pixel2x/ra<1>
    SLICE_X22Y106.B      Tilo                  0.254   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X12Y105.BX     net (fanout=1)        2.524   dvi_tx/pixel2x/dataint<5>
    SLICE_X12Y105.CLK    Tdick                 0.114   dvi_tx/pixel2x/db<5>
                                                       dvi_tx/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (0.893ns logic, 3.592ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.BQ     Tcko                  0.430   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X22Y106.B2     net (fanout=19)       1.088   dvi_tx/pixel2x/ra<0>
    SLICE_X22Y106.B      Tilo                  0.254   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X12Y105.BX     net (fanout=1)        2.524   dvi_tx/pixel2x/dataint<5>
    SLICE_X12Y105.CLK    Tdick                 0.114   dvi_tx/pixel2x/db<5>
                                                       dvi_tx/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.798ns logic, 3.612ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AQ     Tcko                  0.430   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X22Y106.B4     net (fanout=17)       1.050   dvi_tx/pixel2x/ra<2>
    SLICE_X22Y106.B      Tilo                  0.254   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[5].i_RAM16X1D_U/DP
    SLICE_X12Y105.BX     net (fanout=1)        2.524   dvi_tx/pixel2x/dataint<5>
    SLICE_X12Y105.CLK    Tdick                 0.114   dvi_tx/pixel2x/db<5>
                                                       dvi_tx/pixel2x/fd_db5
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.798ns logic, 3.574ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db7 (SLICE_X11Y108.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.473ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AQ     Tcko                  0.430   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X10Y108.A4     net (fanout=17)       2.802   dvi_tx/pixel2x/ra<2>
    SLICE_X10Y108.A      Tilo                  0.254   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X11Y108.A5     net (fanout=1)        0.723   dvi_tx/pixel2x/dataint<7>
    SLICE_X11Y108.CLK    Tas                   0.264   dvi_tx/pixel2x/db<8>
                                                       dvi_tx/pixel2x/dataint<7>_rt
                                                       dvi_tx/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.948ns logic, 3.525ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.396ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.292 - 0.300)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y103.DQ     Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X10Y108.A3     net (fanout=18)       2.630   dvi_tx/pixel2x/ra<1>
    SLICE_X10Y108.A      Tilo                  0.254   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X11Y108.A5     net (fanout=1)        0.723   dvi_tx/pixel2x/dataint<7>
    SLICE_X11Y108.CLK    Tas                   0.264   dvi_tx/pixel2x/db<8>
                                                       dvi_tx/pixel2x/dataint<7>_rt
                                                       dvi_tx/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.396ns (1.043ns logic, 3.353ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx/pixel2x/fd_db7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.302ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra3 to dvi_tx/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AMUX   Tshcko                0.518   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra3
    SLICE_X10Y108.A5     net (fanout=17)       2.543   dvi_tx/pixel2x/ra<3>
    SLICE_X10Y108.A      Tilo                  0.254   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X11Y108.A5     net (fanout=1)        0.723   dvi_tx/pixel2x/dataint<7>
    SLICE_X11Y108.CLK    Tas                   0.264   dvi_tx/pixel2x/db<8>
                                                       dvi_tx/pixel2x/dataint<7>_rt
                                                       dvi_tx/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.302ns (1.036ns logic, 3.266ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db21 (SLICE_X27Y112.BX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.733 - 0.714)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y112.B      Tshcko                0.449   dvi_tx/pixel2x/dataint<21>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X27Y112.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<21>
    SLICE_X27Y112.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<23>
                                                       dvi_tx/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.508ns logic, 0.088ns route)
                                                       (85.2% logic, 14.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.085ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.232 - 0.187)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra3 to dvi_tx/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AMUX   Tshcko                0.244   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra3
    SLICE_X26Y112.B5     net (fanout=17)       0.583   dvi_tx/pixel2x/ra<3>
    SLICE_X26Y112.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<21>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X27Y112.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<21>
    SLICE_X27Y112.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<23>
                                                       dvi_tx/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.459ns logic, 0.671ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.232 - 0.187)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AQ     Tcko                  0.198   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X26Y112.B4     net (fanout=17)       0.632   dvi_tx/pixel2x/ra<2>
    SLICE_X26Y112.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<21>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X27Y112.BX     net (fanout=1)        0.088   dvi_tx/pixel2x/dataint<21>
    SLICE_X27Y112.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<23>
                                                       dvi_tx/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.413ns logic, 0.720ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db26 (SLICE_X27Y117.CX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.725 - 0.706)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.AMUX   Tshcko                0.490   dvi_tx/pixel2x/dataint<29>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X27Y117.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<26>
    SLICE_X27Y117.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<27>
                                                       dvi_tx/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      0.649ns (0.549ns logic, 0.100ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx/pixel2x/fd_db26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.224 - 0.187)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra3 to dvi_tx/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AMUX   Tshcko                0.244   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra3
    SLICE_X26Y117.A5     net (fanout=17)       0.881   dvi_tx/pixel2x/ra<3>
    SLICE_X26Y117.AMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<29>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X27Y117.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<26>
    SLICE_X27Y117.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<27>
                                                       dvi_tx/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.494ns logic, 0.981ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.224 - 0.187)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.BQ     Tcko                  0.198   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X26Y117.A2     net (fanout=19)       0.934   dvi_tx/pixel2x/ra<0>
    SLICE_X26Y117.AMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<29>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X27Y117.CX     net (fanout=1)        0.100   dvi_tx/pixel2x/dataint<26>
    SLICE_X27Y117.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<27>
                                                       dvi_tx/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.448ns logic, 1.034ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db8 (SLICE_X11Y108.DX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.701 - 0.682)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y108.BMUX   Tshcko                0.495   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X11Y108.DX     net (fanout=1)        0.098   dvi_tx/pixel2x/dataint<8>
    SLICE_X11Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<8>
                                                       dvi_tx/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.554ns logic, 0.098ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.073 - 0.065)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.BQ     Tcko                  0.198   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X10Y108.B2     net (fanout=19)       0.964   dvi_tx/pixel2x/ra<0>
    SLICE_X10Y108.BMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X11Y108.DX     net (fanout=1)        0.098   dvi_tx/pixel2x/dataint<8>
    SLICE_X11Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<8>
                                                       dvi_tx/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.448ns logic, 1.062ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.073 - 0.065)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y106.AQ     Tcko                  0.198   dvi_tx/pixel2x/ra<0>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X10Y108.B4     net (fanout=17)       1.548   dvi_tx/pixel2x/ra<2>
    SLICE_X10Y108.BMUX   Tilo                  0.191   dvi_tx/pixel2x/dataint<9>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X11Y108.DX     net (fanout=1)        0.098   dvi_tx/pixel2x/dataint<8>
    SLICE_X11Y108.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<8>
                                                       dvi_tx/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.448ns logic, 1.646ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: tx0_pclkx2_buf/I0
  Logical resource: tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/pixel2x/ra<1>/CLK
  Logical resource: dvi_tx/pixel2x/fdc_ra1/CK
  Location pin: SLICE_X22Y103.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/pixel2x/db<11>/CLK
  Logical resource: dvi_tx/pixel2x/fd_db11/CK
  Location pin: SLICE_X22Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.372ns|            1|            1|            0|         3116|
| TS_rx_pllclk1                 |     10.000ns|      6.486ns|      9.372ns|            1|            0|         1655|          269|
|  TS_tx_pllclk0                |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_tx_pllclk2                |      5.000ns|      4.686ns|          N/A|            0|            0|          269|            0|
| TS_dvi_rx1_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx1_pllclk2            |      5.000ns|      3.894ns|          N/A|            0|            0|         1192|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    4.686|         |         |         |
RX1_TMDSB<3>   |    4.686|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    4.686|         |         |         |
RX1_TMDSB<3>   |    4.686|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 104  (Setup/Max: 0, Hold: 0, Component Switching Limit: 104)

Constraints cover 3116 paths, 0 nets, and 1775 connections

Design statistics:
   Minimum period:   6.486ns{1}   (Maximum frequency: 154.178MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 23 19:26:07 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 454 MB



