12:14:08
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu May 15 12:15:18 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ASIC_bridge_top
@E: CG1241 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":80:21:80:23|Unable to resolve reference to variable xxx.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:15:20 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:15:20 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu May 15 12:15:44 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v" (library work)
Verilog syntax check successful!
Selecting top level module ASIC_bridge_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":46:5:46:13|Object CLK_uC_6d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":47:5:47:13|Object CLK_uC_6e is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":48:5:48:13|Object CLK_uC_6f is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":49:5:49:13|Object CLK_uC_6g is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":50:5:50:13|Object CLK_uC_6h is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":51:5:51:13|Object CLK_uC_6i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":52:5:52:13|Object CLK_uC_6j is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000011001000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":53:5:53:13|Object CLK_uC_6m is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":55:5:55:13|Object CLK_uC_6n is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":56:5:56:13|Object CLK_uC_6o is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":57:5:57:13|Object CLK_uC_6p is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":58:5:58:13|Object CLK_uC_6q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":59:5:59:13|Object CLK_uC_6r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":60:5:60:13|Object CLK_uC_6s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":61:5:61:13|Object CLK_uC_6t is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":62:5:62:13|Object CLK_uC_6u is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":63:5:63:13|Object CLK_uC_6v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":64:5:64:13|Object CLK_uC_6w is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":65:5:65:13|Object CLK_uC_6x is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":66:5:66:13|Object CLK_uC_6y is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":67:5:67:13|Object CLK_uC_6z is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":1:7:1:16|Synthesizing module xor_n_bits in library work.

	N=32'b00000000000000000000000000010000
   Generated name = xor_n_bits_16s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":1:7:1:16|Synthesizing module xor_n_bits in library work.

	N=32'b00000000000000000000000001011000
   Generated name = xor_n_bits_88s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Synthesizing module ASIC_bridge_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":105:14:105:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":164:10:164:20|Port-width mismatch for port result. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":171:10:171:21|Port-width mismatch for port result. The port definition is 88 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":41:6:41:23|Removing wire clk_pll_continuous, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":46:6:46:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":49:6:49:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":59:6:59:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":65:22:65:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":66:23:66:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":96:1:96:6|Found sequential shift CLK_uC with address depth of 17 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Pruning register bits 13 to 8 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":178:5:178:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":81:1:81:6|Found sequential shift CLK_uC with address depth of 8 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":131:5:131:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:15:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:15:45 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:15:45 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:15:46 2025

###########################################################]
Pre-mapping Report

# Thu May 15 12:15:48 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist ASIC_bridge_top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                         Requested      Requested     Clock                                                 Clock                     Clock
Clock                                         Frequency      Period        Type                                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK                           1.0 MHz        1000.000      inferred                                              Autoconstr_clkgroup_0     0    
ASIC_bridge_top|clk_output_inferred_clock     1417.2 MHz     0.706         inferred                                              Autoconstr_clkgroup_1     104  
System                                        1.0 MHz        1000.000      system                                                system_clkgroup           16   
freq_div_8s|clk_out_derived_clock             1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock            1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     130  
top_pll|PLLOUTGLOBAL_derived_clock            1.0 MHz        1000.000      derived (from ASIC_bridge_top|CLK)                    Autoconstr_clkgroup_0     13   
================================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 16 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Found inferred clock ASIC_bridge_top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":178:5:178:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:15:49 2025

###########################################################]
Map & Optimize Report

# Thu May 15 12:15:49 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":222:5:222:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":200:5:200:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":178:5:178:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":241:5:241:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[7:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":263:5:263:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell60(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell65(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":96:1:96:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":81:1:81:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":198:1:198:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":198:1:198:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 352 /       306
   2		0h:00m:01s		    -2.05ns		 352 /       306
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state[1] (in view: work.ASIC_bridge_top(verilog)) with 116 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -2.05ns		 358 /       309
   4		0h:00m:01s		    -2.05ns		 358 /       309
   5		0h:00m:01s		    -1.30ns		 359 /       309
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state_fast[1] (in view: work.ASIC_bridge_top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:01s		    -1.30ns		 362 /       311
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_256.
@N: FX1017 :|SB_GB inserted on the net N_374.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBAL_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBAL_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBAL_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ASIC_bridge_top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 311 clock pin(s) of sequential element(s)
0 instances converted, 311 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_CORE          311        flag_output_ret     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock ASIC_bridge_top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 15 12:15:52 2025
#


Top view:               ASIC_bridge_top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
System                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307     system       system_clkgroup      
=============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                          Arrival           
Instance                                            Reference     Type         Pin     Net                            Time        Slack 
                                                    Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]                   System        SB_DFFR      Q       counter_din[0]                 0.796       -1.307
FSM_TEST_inst_RAPIDA.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.307
divisor_inst.clk_out                                System        SB_DFFR      Q       clk_continuous_fast            0.796       -1.276
FSM_TEST_inst_slow.counter_idle[7]                  System        SB_DFFER     Q       counter_idle[7]                0.796       -1.276
FSM_TEST_inst_slow.counter_din[1]                   System        SB_DFFR      Q       counter_din[1]                 0.796       -1.234
FSM_TEST_inst_RAPIDA.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.234
FSM_TEST_inst_slow.counter_idle[0]                  System        SB_DFFER     Q       counter_idle[0]                0.796       -1.214
divisor_inst.counter[0]                             System        SB_DFFR      Q       counter[0]                     0.796       -1.203
divisor_inst_2.counter[0]                           System        SB_DFFR      Q       counter[0]                     0.796       -1.203
FSM_TEST_inst_slow.counter_idle[1]                  System        SB_DFFER     Q       counter_idle[1]                0.796       -1.203
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                     Required           
Instance                                          Reference     Type         Pin     Net                       Time         Slack 
                                                  Clock                                                                           
----------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]               System        SB_DFFR      D       current_state_0           7.249        -1.307
flag_output_ret                                   System        SB_DFFR      D       N_378_i                   7.249        -1.307
FSM_TEST_inst_RAPIDA.counter_din[2]               System        SB_DFFR      D       counter_din_1             7.249        -1.276
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      D       current_state             7.249        -1.276
FSM_TEST_inst_RAPIDA.current_state[0]             System        SB_DFFR      D       current_state             7.249        -1.203
flag_output_0_ret                                 System        SB_DFFR      D       flag_output_0_ret_RNO     7.249        -1.172
config_register_latched_dec_inst.DYNCNF_1[0]      System        SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[8]      System        SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[9]      System        SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[10]     System        SB_DFFER     E       N_378_i                   7.404        -1.152
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                       Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_cnv_0[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[1]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           121       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_100_li                                                    Net         -        -       1.371     -           6         
FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1                         SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1                         SB_LUT4     O        Out     0.661     5.089       -         
SEL_0_RNI7M5D1                                              Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3                         SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3                         SB_LUT4     O        Out     0.589     7.049       -         
N_378_i                                                     Net         -        -       1.507     -           5         
flag_output_ret                                             SB_DFFR     D        In      -         8.556       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           20        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0                                           Net         -        -       1.371     -           5         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3             SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3             SB_LUT4     O        Out     0.661     7.018       -         
N_378_i                                         Net         -        -       1.507     -           5         
flag_output_ret                                 SB_DFFR     D        In      -         8.525       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[7] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[7]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[7]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_134                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_RAPIDA.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           121       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_100_li                                                    Net         -        -       1.371     -           6         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                        Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                               Net         -        -       1.507     -           1         
FSM_TEST_inst_RAPIDA.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for ASIC_bridge_top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        24 uses
SB_DFFER        137 uses
SB_DFFES        98 uses
SB_DFFR         76 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         336 uses

I/O ports: 11
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   311 (4%)
Total load per clock:
   ASIC_bridge_top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 336 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 336 = 336 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu May 15 12:15:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ASIC_bridge_top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top --outdir C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top
SDC file             - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	336
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	387
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	304
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	62
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	390/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.6 (sec)

Final Design Statistics
    Number of LUTs      	:	387
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	390/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: ASIC_bridge_top|CLK | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 130.87 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 897
used logic cells: 390
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 897
used logic cells: 390
Translating sdc file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc --outdir C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design ASIC_bridge_top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 428 
I1212: Iteration  1 :    50 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design ASIC_bridge_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\ASIC_bridge_top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.v
Writing C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\ASIC_bridge_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\ASIC_bridge_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf --report-file C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\ASIC_bridge_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu May 15 12:47:36 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ASIC_bridge_top
@E: CG389 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":72:9:72:20|Reference to undefined module top_pll
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:47:36 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:47:36 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu May 15 12:48:28 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll_inst.v" (library work)
@E: CS219 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll_inst.v":1:0:1:6|Expecting one of the keywords module, primitive or macromodule
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:48:28 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:48:28 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu May 15 12:49:09 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v" (library work)
Verilog syntax check successful!
Selecting top level module ASIC_bridge_top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":14:39:14:39|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":15:40:15:40|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":18:43:18:43|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":20:31:20:31|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\top_pll.v":22:32:22:32|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":46:5:46:13|Object CLK_uC_6d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":47:5:47:13|Object CLK_uC_6e is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":48:5:48:13|Object CLK_uC_6f is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":49:5:49:13|Object CLK_uC_6g is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":50:5:50:13|Object CLK_uC_6h is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":51:5:51:13|Object CLK_uC_6i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":52:5:52:13|Object CLK_uC_6j is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000011001000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":53:5:53:13|Object CLK_uC_6m is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":55:5:55:13|Object CLK_uC_6n is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":56:5:56:13|Object CLK_uC_6o is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":57:5:57:13|Object CLK_uC_6p is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":58:5:58:13|Object CLK_uC_6q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":59:5:59:13|Object CLK_uC_6r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":60:5:60:13|Object CLK_uC_6s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":61:5:61:13|Object CLK_uC_6t is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":62:5:62:13|Object CLK_uC_6u is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":63:5:63:13|Object CLK_uC_6v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":64:5:64:13|Object CLK_uC_6w is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":65:5:65:13|Object CLK_uC_6x is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":66:5:66:13|Object CLK_uC_6y is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":67:5:67:13|Object CLK_uC_6z is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":1:7:1:16|Synthesizing module xor_n_bits in library work.

	N=32'b00000000000000000000000000010000
   Generated name = xor_n_bits_16s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":1:7:1:16|Synthesizing module xor_n_bits in library work.

	N=32'b00000000000000000000000001011000
   Generated name = xor_n_bits_88s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Synthesizing module ASIC_bridge_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":105:14:105:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":164:10:164:20|Port-width mismatch for port result. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":171:10:171:21|Port-width mismatch for port result. The port definition is 88 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":41:6:41:23|Removing wire clk_pll_continuous, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":46:6:46:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":49:6:49:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":59:6:59:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":65:22:65:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":66:23:66:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":96:1:96:6|Found sequential shift CLK_uC with address depth of 17 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Pruning register bits 13 to 8 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":178:5:178:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":81:1:81:6|Found sequential shift CLK_uC with address depth of 8 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":131:5:131:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:49:09 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:49:10 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:49:10 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:49:11 2025

###########################################################]
Pre-mapping Report

# Thu May 15 12:49:11 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist ASIC_bridge_top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                         Requested      Requested     Clock                                                 Clock                     Clock
Clock                                         Frequency      Period        Type                                                  Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK                           1.0 MHz        1000.000      inferred                                              Autoconstr_clkgroup_0     0    
ASIC_bridge_top|clk_output_inferred_clock     1417.2 MHz     0.706         inferred                                              Autoconstr_clkgroup_1     104  
System                                        1.0 MHz        1000.000      system                                                system_clkgroup           16   
freq_div_8s|clk_out_derived_clock             1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock            1.0 MHz        1000.000      derived (from top_pll|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     130  
top_pll|PLLOUTGLOBAL_derived_clock            1.0 MHz        1000.000      derived (from ASIC_bridge_top|CLK)                    Autoconstr_clkgroup_0     13   
================================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 16 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Found inferred clock ASIC_bridge_top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":178:5:178:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu May 15 12:49:13 2025

###########################################################]
Map & Optimize Report

# Thu May 15 12:49:14 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":222:5:222:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":200:5:200:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":178:5:178:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":241:5:241:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[7:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":263:5:263:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell60(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell65(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":96:1:96:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":81:1:81:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":198:1:198:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":198:1:198:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 352 /       306
   2		0h:00m:01s		    -2.05ns		 352 /       306
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state[1] (in view: work.ASIC_bridge_top(verilog)) with 116 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -2.05ns		 358 /       309
   4		0h:00m:01s		    -2.05ns		 358 /       309
   5		0h:00m:01s		    -1.30ns		 359 /       309
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state_fast[1] (in view: work.ASIC_bridge_top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:01s		    -1.30ns		 362 /       311
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_256.
@N: FX1017 :|SB_GB inserted on the net N_374.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock top_pll|PLLOUTGLOBAL_derived_clock is not used and is being removed
@N: MT617 :|Automatically generated clock freq_div_16s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBAL_derived_clock and is being removed
@N: MT617 :|Automatically generated clock freq_div_8s|clk_out_derived_clock has lost its master clock top_pll|PLLOUTGLOBAL_derived_clock and is being removed
@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ASIC_bridge_top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 311 clock pin(s) of sequential element(s)
0 instances converted, 311 sequential instances remain driven by gated/generated clocks

====================================================================================================== Gated/Generated Clocks ======================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_CORE          311        flag_output_ret     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock ASIC_bridge_top|CLK with period 1000.00ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 15 12:49:17 2025
#


Top view:               ASIC_bridge_top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK     1.0 MHz       NA            1000.000      NA            NA         inferred     Autoconstr_clkgroup_0
System                  135.1 MHz     114.8 MHz     7.404         8.711         -1.307     system       system_clkgroup      
=============================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
System    System  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                          Arrival           
Instance                                            Reference     Type         Pin     Net                            Time        Slack 
                                                    Clock                                                                               
----------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]                   System        SB_DFFR      Q       counter_din[0]                 0.796       -1.307
FSM_TEST_inst_RAPIDA.current_state[0]               System        SB_DFFR      Q       current_state[0]               0.796       -1.307
divisor_inst.clk_out                                System        SB_DFFR      Q       clk_continuous_fast            0.796       -1.276
FSM_TEST_inst_slow.counter_idle[7]                  System        SB_DFFER     Q       counter_idle[7]                0.796       -1.276
FSM_TEST_inst_slow.counter_din[1]                   System        SB_DFFR      Q       counter_din[1]                 0.796       -1.234
FSM_TEST_inst_RAPIDA.current_state_fast_fast[1]     System        SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.234
FSM_TEST_inst_slow.counter_idle[0]                  System        SB_DFFER     Q       counter_idle[0]                0.796       -1.214
divisor_inst.counter[0]                             System        SB_DFFR      Q       counter[0]                     0.796       -1.203
divisor_inst_2.counter[0]                           System        SB_DFFR      Q       counter[0]                     0.796       -1.203
FSM_TEST_inst_slow.counter_idle[1]                  System        SB_DFFER     Q       counter_idle[1]                0.796       -1.203
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                     Required           
Instance                                          Reference     Type         Pin     Net                       Time         Slack 
                                                  Clock                                                                           
----------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]               System        SB_DFFR      D       current_state_0           7.249        -1.307
flag_output_ret                                   System        SB_DFFR      D       N_378_i                   7.249        -1.307
FSM_TEST_inst_RAPIDA.counter_din[2]               System        SB_DFFR      D       counter_din_1             7.249        -1.276
FSM_TEST_inst_slow.current_state[0]               System        SB_DFFR      D       current_state             7.249        -1.276
FSM_TEST_inst_RAPIDA.current_state[0]             System        SB_DFFR      D       current_state             7.249        -1.203
flag_output_0_ret                                 System        SB_DFFR      D       flag_output_0_ret_RNO     7.249        -1.172
config_register_latched_dec_inst.DYNCNF_1[0]      System        SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[8]      System        SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[9]      System        SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[10]     System        SB_DFFER     E       N_378_i                   7.404        -1.152
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[1] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                       Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_cnv_0[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[1]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           121       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_100_li                                                    Net         -        -       1.371     -           6         
FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1                         SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1                         SB_LUT4     O        Out     0.661     5.089       -         
SEL_0_RNI7M5D1                                              Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3                         SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3                         SB_LUT4     O        Out     0.589     7.049       -         
N_378_i                                                     Net         -        -       1.507     -           5         
flag_output_ret                                             SB_DFFR     D        In      -         8.556       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           20        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0                                           Net         -        -       1.371     -           5         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3             SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3             SB_LUT4     O        Out     0.661     7.018       -         
N_378_i                                         Net         -        -       1.507     -           5         
flag_output_ret                                 SB_DFFR     D        In      -         8.525       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[7] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[7]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[7]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_134                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_RAPIDA.counter_din[2] / D
    The start point is clocked by            System [rising] on pin C
    The end   point is clocked by            System [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           121       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_100_li                                                    Net         -        -       1.371     -           6         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                        Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                               Net         -        -       1.507     -           1         
FSM_TEST_inst_RAPIDA.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for ASIC_bridge_top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             6 uses
SB_CARRY        24 uses
SB_DFFER        137 uses
SB_DFFES        98 uses
SB_DFFR         76 uses
SB_GB           3 uses
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         336 uses

I/O ports: 11
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   311 (4%)
Total load per clock:
   ASIC_bridge_top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 336 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 336 = 336 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu May 15 12:49:17 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ASIC_bridge_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top --outdir C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top
SDC file             - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	336
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	387
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	304
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	62
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	390/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 38.0 (sec)

Final Design Statistics
    Number of LUTs      	:	387
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	390/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: ASIC_bridge_top|CLK | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 1.00 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 130.87 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 897
used logic cells: 390
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 897
used logic cells: 390
Translating sdc file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc --outdir C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design ASIC_bridge_top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Read device time: 10
I1209: Started routing
I1223: Total Nets : 428 
I1212: Iteration  1 :    50 unrouted : 2 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design ASIC_bridge_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\ASIC_bridge_top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.v
Writing C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\ASIC_bridge_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\ASIC_bridge_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf --report-file C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\ASIC_bridge_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 13 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Thu May 15 12:58:29 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v" (library work)
@I::"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module ASIC_bridge_top
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000001000
   Generated name = freq_div_8s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":4:7:4:21|Synthesizing module FSM_TEST_RAPIDA in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000111100
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_RAPIDA_Z1

@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":46:5:46:13|Object CLK_uC_6d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":47:5:47:13|Object CLK_uC_6e is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":48:5:48:13|Object CLK_uC_6f is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":49:5:49:13|Object CLK_uC_6g is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":50:5:50:13|Object CLK_uC_6h is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":51:5:51:13|Object CLK_uC_6i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":52:5:52:13|Object CLK_uC_6j is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000010000
   Generated name = freq_div_16s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":4:7:4:19|Synthesizing module FSM_TEST_slow in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000011001000
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_slow_Z2

@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":53:5:53:13|Object CLK_uC_6m is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":55:5:55:13|Object CLK_uC_6n is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":56:5:56:13|Object CLK_uC_6o is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":57:5:57:13|Object CLK_uC_6p is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":58:5:58:13|Object CLK_uC_6q is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":59:5:59:13|Object CLK_uC_6r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":60:5:60:13|Object CLK_uC_6s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":61:5:61:13|Object CLK_uC_6t is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":62:5:62:13|Object CLK_uC_6u is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":63:5:63:13|Object CLK_uC_6v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":64:5:64:13|Object CLK_uC_6w is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":65:5:65:13|Object CLK_uC_6x is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":66:5:66:13|Object CLK_uC_6y is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":67:5:67:13|Object CLK_uC_6z is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":8:7:8:33|Synthesizing module config_register_latched_dec in library work.

@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":103:2:103:3|Latch generated from always block for signal DYNCNF[15:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\config_register_latched_dec.v":93:2:93:3|Latch generated from always block for signal STATCNF[87:0]; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":1:7:1:16|Synthesizing module xor_n_bits in library work.

	N=32'b00000000000000000000000000010000
   Generated name = xor_n_bits_16s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\xor_n_bits.v":1:7:1:16|Synthesizing module xor_n_bits in library work.

	N=32'b00000000000000000000000001011000
   Generated name = xor_n_bits_88s

@N: CG364 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Synthesizing module ASIC_bridge_top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":88:14:88:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":147:10:147:20|Port-width mismatch for port result. The port definition is 16 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":154:10:154:21|Port-width mismatch for port result. The port definition is 88 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":40:6:40:12|Removing wire clk_pll, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":41:6:41:23|Removing wire clk_pll_continuous, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":46:6:46:9|Removing wire mosi, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":49:6:49:18|Removing wire aux_selection, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":59:6:59:16|Removing wire latch_input, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":65:22:65:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":66:23:66:31|Removing wire STATLATCH, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":96:1:96:6|Found sequential shift CLK_uC with address depth of 17 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":241:5:241:10|Pruning register bits 13 to 8 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_slow.v":178:5:178:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":81:1:81:6|Found sequential shift CLK_uC with address depth of 8 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Optimizing register bit counter_idle[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":200:5:200:10|Pruning register bits 13 to 6 of counter_idle[13:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\FSM_TEST_RAPIDA.v":131:5:131:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@W: CL190 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":13:4:13:9|Optimizing register bit counter[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\freq_div.v":13:4:13:9|Pruning register bit 2 of counter[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:58:29 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:58:29 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:58:29 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\ASIC_BRIDGE\ASIC_bridge_top.v":5:7:5:21|Selected library: work cell: ASIC_bridge_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu May 15 12:58:30 2025

###########################################################]
Pre-mapping Report

# Thu May 15 12:58:31 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[12:11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[22:20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[25:24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[32:31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[58:56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[19:16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[29:26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[36:34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[43:38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[47:45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[54:49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[68:60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[78:69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[87:79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.lats(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist ASIC_bridge_top

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                         Requested      Requested     Clock                                  Clock                     Clock
Clock                                         Frequency      Period        Type                                   Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK                           1.0 MHz        1000.000      inferred                               Autoconstr_clkgroup_0     13   
ASIC_bridge_top|clk_output_inferred_clock     1417.2 MHz     0.706         inferred                               Autoconstr_clkgroup_1     104  
System                                        1.0 MHz        1000.000      system                                 system_clkgroup           16   
freq_div_8s|clk_out_derived_clock             1.0 MHz        1000.000      derived (from ASIC_bridge_top|CLK)     Autoconstr_clkgroup_0     129  
freq_div_16s|clk_out_derived_clock            1.0 MHz        1000.000      derived (from ASIC_bridge_top|CLK)     Autoconstr_clkgroup_0     130  
=================================================================================================================================================

@W: MT531 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Found signal identified as System clock which controls 16 sequential elements including config_register_latched_dec_inst.DYNCNF_1[13:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|Found inferred clock ASIC_bridge_top|CLK which controls 13 sequential elements including divisor_inst.counter[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Found inferred clock ASIC_bridge_top|clk_output_inferred_clock which controls 104 sequential elements including config_register_latched_dec_inst.STATSR[87:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":178:5:178:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance STATCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance DYNCNF_1[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[87] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[86] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[85] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[84] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[83] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance DYNSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[82] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[81] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[80] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[79] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[78] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[77] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[76] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[75] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[74] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[73] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[72] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[71] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[70] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[69] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[68] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[67] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[66] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[65] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[64] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[63] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[62] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[61] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[60] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[59] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[58] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[57] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[56] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[55] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[54] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[53] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[52] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[51] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[50] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[49] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[48] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[47] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[46] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[45] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[44] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[43] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[42] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[41] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[40] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[39] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[38] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[37] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[36] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[35] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[34] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[33] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[32] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[31] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[30] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[29] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[28] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[27] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[26] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[25] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[24] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[23] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[22] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[21] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[20] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[19] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[18] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[17] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[16] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[15] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[14] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[13] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[12] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[11] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[10] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[9] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[8] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[7] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[6] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[5] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[4] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[3] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[2] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance STATSR[1] (in view: work.config_register_latched_dec(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu May 15 12:58:33 2025

###########################################################]
Map & Optimize Report

# Thu May 15 12:58:33 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[1:0] is being ignored. 
@W: FX1039 :"c:\users\raul.lora\documents\asic_bridge\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst_2.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[87] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[86] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[85] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[84] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[83] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[82] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[81] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[80] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[79] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[78] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[77] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[76] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[75] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[74] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[73] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[72] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[71] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[70] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[69] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[68] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[67] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[66] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[65] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[64] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[63] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[62] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[61] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[60] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[59] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[58] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[57] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[56] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[55] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[54] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[53] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[52] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[51] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[50] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[49] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[48] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[47] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[46] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[45] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[44] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[43] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[42] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[41] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[40] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[39] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[38] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[37] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[36] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[35] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[34] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[33] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[32] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[31] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[30] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[29] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[28] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[27] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[26] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[25] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[24] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[23] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[22] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[21] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[20] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[19] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[18] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[17] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[16] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[15] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[14] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[10] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[9] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[8] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[7] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[6] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[5] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[4] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[3] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[2] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":93:2:93:3|Removing sequential instance config_register_latched_dec_inst.STATCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[1] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[2] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[3] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[4] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[5] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[6] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[7] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[11] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[12] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":103:2:103:3|Removing sequential instance config_register_latched_dec_inst.DYNCNF_1[13] (in view: work.ASIC_bridge_top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.STATSR[1] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[13] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[12] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Removing sequential instance config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\config_register_latched_dec.v":66:1:66:6|Boundary register config_register_latched_dec_inst.DYNSR[11] (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_RAPIDA_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":222:5:222:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":200:5:200:10|Found counter in view:work.FSM_TEST_RAPIDA_Z1(verilog) instance counter_idle[5:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":178:5:178:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_slow_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":241:5:241:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_idle[7:0] 
@N: MO231 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":263:5:263:10|Found counter in view:work.FSM_TEST_slow_Z2(verilog) instance counter_stat[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_ret (in view: ScratchLib.cell59(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0_ret (in view: ScratchLib.cell64(netlist)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.flag_output_0 (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":96:1:96:6|Removing sequential instance FSM_TEST_inst_slow.CLK_uC_7[0] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":81:1:81:6|Removing sequential instance FSM_TEST_inst_RAPIDA.CLK_uC_7[0] (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":198:1:198:6|Removing sequential instance FSM_TEST_inst_slow.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_slow.v":198:1:198:6|Boundary register FSM_TEST_inst_slow.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Removing sequential instance FSM_TEST_inst_RAPIDA.SEL (in view: work.ASIC_bridge_top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":151:1:151:6|Boundary register FSM_TEST_inst_RAPIDA.SEL (in view: work.ASIC_bridge_top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.05ns		 352 /       306
   2		0h:00m:01s		    -2.05ns		 352 /       306
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state[1] (in view: work.ASIC_bridge_top(verilog)) with 116 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -2.05ns		 358 /       309
   4		0h:00m:01s		    -2.05ns		 358 /       309
   5		0h:00m:01s		    -1.30ns		 359 /       309
@N: FX271 :"c:\users\raul.lora\documents\asic_bridge\fsm_test_rapida.v":131:5:131:10|Replicating instance FSM_TEST_inst_RAPIDA.current_state_fast[1] (in view: work.ASIC_bridge_top(verilog)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


   6		0h:00m:01s		    -1.30ns		 362 /       311
@N: FX1016 :"c:\users\raul.lora\documents\asic_bridge\asic_bridge_top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_256.
@N: FX1017 :|SB_GB inserted on the net N_374.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

@N: MT611 :|Automatically generated clock freq_div_8s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock freq_div_16s|clk_out_derived_clock is not used and is being removed
@N: MT611 :|Automatically generated clock ASIC_bridge_top|clk_output_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 311 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
275 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               311        flag_output_ret
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock ASIC_bridge_top|CLK with period 7.40ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu May 15 12:58:36 2025
#


Top view:               ASIC_bridge_top
Requested Frequency:    135.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK     135.1 MHz     114.8 MHz     7.404         8.711         -1.307     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
ASIC_bridge_top|CLK  ASIC_bridge_top|CLK  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ASIC_bridge_top|CLK
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                    Arrival           
Instance                                            Reference               Type         Pin     Net                            Time        Slack 
                                                    Clock                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]                   ASIC_bridge_top|CLK     SB_DFFR      Q       counter_din[0]                 0.796       -1.307
FSM_TEST_inst_RAPIDA.current_state[0]               ASIC_bridge_top|CLK     SB_DFFR      Q       current_state[0]               0.796       -1.307
divisor_inst.clk_out                                ASIC_bridge_top|CLK     SB_DFFR      Q       clk_continuous_fast            0.796       -1.276
FSM_TEST_inst_slow.counter_idle[7]                  ASIC_bridge_top|CLK     SB_DFFER     Q       counter_idle[7]                0.796       -1.276
FSM_TEST_inst_slow.counter_din[1]                   ASIC_bridge_top|CLK     SB_DFFR      Q       counter_din[1]                 0.796       -1.234
FSM_TEST_inst_RAPIDA.current_state_fast_fast[1]     ASIC_bridge_top|CLK     SB_DFFR      Q       current_state_fast_fast[1]     0.796       -1.234
FSM_TEST_inst_slow.counter_idle[0]                  ASIC_bridge_top|CLK     SB_DFFER     Q       counter_idle[0]                0.796       -1.214
divisor_inst.counter[0]                             ASIC_bridge_top|CLK     SB_DFFR      Q       counter[0]                     0.796       -1.203
divisor_inst_2.counter[0]                           ASIC_bridge_top|CLK     SB_DFFR      Q       counter[0]                     0.796       -1.203
FSM_TEST_inst_slow.counter_idle[1]                  ASIC_bridge_top|CLK     SB_DFFER     Q       counter_idle[1]                0.796       -1.203
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                               Required           
Instance                                          Reference               Type         Pin     Net                       Time         Slack 
                                                  Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[1]               ASIC_bridge_top|CLK     SB_DFFR      D       current_state_0           7.249        -1.307
flag_output_ret                                   ASIC_bridge_top|CLK     SB_DFFR      D       N_378_i                   7.249        -1.307
FSM_TEST_inst_RAPIDA.counter_din[2]               ASIC_bridge_top|CLK     SB_DFFR      D       counter_din_1             7.249        -1.276
FSM_TEST_inst_slow.current_state[0]               ASIC_bridge_top|CLK     SB_DFFR      D       current_state             7.249        -1.276
FSM_TEST_inst_RAPIDA.current_state[0]             ASIC_bridge_top|CLK     SB_DFFR      D       current_state             7.249        -1.203
flag_output_0_ret                                 ASIC_bridge_top|CLK     SB_DFFR      D       flag_output_0_ret_RNO     7.249        -1.172
config_register_latched_dec_inst.DYNCNF_1[0]      ASIC_bridge_top|CLK     SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[8]      ASIC_bridge_top|CLK     SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[9]      ASIC_bridge_top|CLK     SB_DFFER     E       N_378_i                   7.404        -1.152
config_register_latched_dec_inst.DYNCNF_1[10]     ASIC_bridge_top|CLK     SB_DFFER     E       N_378_i                   7.404        -1.152
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[0] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[1] / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[0]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[0]                                Net         -        -       1.599     -           4         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNID6M9[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_106_0                                       Net         -        -       1.371     -           3         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
current_state_cnv_0[1]                        Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_slow.current_state_RNO[1]       SB_LUT4     O        Out     0.589     7.049       -         
current_state_0                               Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[1]           SB_DFFR     D        In      -         8.556       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           121       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_100_li                                                    Net         -        -       1.371     -           6         
FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1                         SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI7M5D1                         SB_LUT4     O        Out     0.661     5.089       -         
SEL_0_RNI7M5D1                                              Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3                         SB_LUT4     I1       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3                         SB_LUT4     O        Out     0.589     7.049       -         
N_378_i                                                     Net         -        -       1.507     -           5         
flag_output_ret                                             SB_DFFR     D        In      -         8.556       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          divisor_inst.clk_out / Q
    Ending point:                            flag_output_ret / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                            Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
divisor_inst.clk_out                            SB_DFFR     Q        Out     0.796     0.796       -         
clk_continuous_fast                             Net         -        -       1.599     -           4         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     I0       In      -         2.395       -         
divisor_inst.clk_out_RNI3LEM                    SB_LUT4     O        Out     0.661     3.056       -         
clk_out_RNI3LEM                                 Net         -        -       1.371     -           20        
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     I2       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.flag_output_1_RNIVLAE1     SB_LUT4     O        Out     0.558     4.986       -         
N_4_0                                           Net         -        -       1.371     -           5         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3             SB_LUT4     I0       In      -         6.356       -         
FSM_TEST_inst_RAPIDA.SEL_0_RNI8H3V3             SB_LUT4     O        Out     0.661     7.018       -         
N_378_i                                         Net         -        -       1.507     -           5         
flag_output_ret                                 SB_DFFR     D        In      -         8.525       -         
=============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_idle[7] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_idle[7]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_idle[7]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_slow.current_state_RNO_4[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_4[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_134                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.018       -         
current_state                                 Net          -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR      D        In      -         8.525       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_RAPIDA.current_state[0] / Q
    Ending point:                            FSM_TEST_inst_RAPIDA.counter_din[2] / D
    The start point is clocked by            ASIC_bridge_top|CLK [rising] on pin C
    The end   point is clocked by            ASIC_bridge_top|CLK [rising] on pin C

Instance / Net                                                          Pin      Pin               Arrival     No. of    
Name                                                        Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_RAPIDA.current_state[0]                       SB_DFFR     Q        Out     0.796     0.796       -         
current_state[0]                                            Net         -        -       1.599     -           121       
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_RAPIDA.current_state_fast_fast_RNIHTFF[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_100_li                                                    Net         -        -       1.371     -           6         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]                   SB_LUT4     I0       In      -         4.427       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO_0[2]                   SB_LUT4     O        Out     0.661     5.089       -         
counter_din_3_i_0[2]                                        Net         -        -       1.371     -           1         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]                     SB_LUT4     I2       In      -         6.460       -         
FSM_TEST_inst_RAPIDA.counter_din_RNO[2]                     SB_LUT4     O        Out     0.558     7.018       -         
counter_din_1                                               Net         -        -       1.507     -           1         
FSM_TEST_inst_RAPIDA.counter_din[2]                         SB_DFFR     D        In      -         8.525       -         
=========================================================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for ASIC_bridge_top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             5 uses
SB_CARRY        24 uses
SB_DFFER        137 uses
SB_DFFES        98 uses
SB_DFFR         76 uses
SB_GB           3 uses
VCC             5 uses
SB_LUT4         336 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   311 (4%)
Total load per clock:
   ASIC_bridge_top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 336 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 336 = 336 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Thu May 15 12:58:36 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt
pr_PLL_test_Implmnt: newer file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top...
Warning: The terminal FSM_TEST_inst_RAPIDA.flag_input_reg:D is driven by non-default constant value VCC

write Timing Constraint to C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: ASIC_bridge_top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top --outdir C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top
SDC file             - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	336
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	11
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	50
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	387
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	304
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	62
        CARRY Only       	:	3
        LUT with CARRY   	:	14
    LogicCells                  :	390/7680
    PLBs                        :	50/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 43.9 (sec)

Final Design Statistics
    Number of LUTs      	:	387
    Number of DFFs      	:	311
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	24
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	390/7680
    PLBs                        :	90/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	11/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: ASIC_bridge_top|CLK | Frequency: 129.09 MHz | Target: 135.14 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 47.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 901
used logic cells: 390
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 901
used logic cells: 390
Translating sdc file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\ASIC_bridge_top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc --outdir C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design ASIC_bridge_top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 428 
I1212: Iteration  1 :    56 unrouted : 3 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design ASIC_bridge_top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\ASIC_bridge_top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\ASIC_bridge_top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.v
Writing C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\ASIC_bridge_top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\ASIC_bridge_top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\ASIC_bridge_top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\ASIC_bridge_top_sbt.sdf --report-file C:\Users\raul.lora\Documents\ASIC_BRIDGE\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\ASIC_bridge_top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-ASIC_bridge_top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/ASIC_BRIDGE/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
14:47:08
