
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13228 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1034.746 ; gain = 235.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project/Experiment_5/display/display.srcs/sources_1/new/top.sv:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rom_bit_extension' [E:/project/Experiment_5/display/display.srcs/sources_1/new/rom_bit_extension.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rom0_width8_addra16' [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom0_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom0_width8_addra16' (2#1) [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom0_width8_addra16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom1_width8_addra16' [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom1_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom1_width8_addra16' (3#1) [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom1_width8_addra16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom2_width8_addra16' [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom2_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom2_width8_addra16' (4#1) [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom2_width8_addra16_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rom3_width8_addra16' [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom3_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom3_width8_addra16' (5#1) [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/rom3_width8_addra16_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rom_bit_extension' (6#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/rom_bit_extension.sv:23]
INFO: [Synth 8-6157] synthesizing module 'micro_cpu' [E:/project/Experiment_5/display/display.srcs/sources_1/new/micro_cpu.sv:25]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/project/Experiment_5/display/display.srcs/sources_1/new/pc.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'pc' (7#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/pc.sv:24]
INFO: [Synth 8-6157] synthesizing module 'inst_dec' [E:/project/Experiment_5/display/display.srcs/sources_1/new/inst_dec.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_5/display/display.srcs/sources_1/new/inst_dec.sv:100]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_5/display/display.srcs/sources_1/new/inst_dec.sv:81]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/Experiment_5/display/display.srcs/sources_1/new/inst_dec.sv:196]
INFO: [Synth 8-6155] done synthesizing module 'inst_dec' (8#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/inst_dec.sv:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/project/Experiment_5/display/display.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (9#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/regfile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/project/Experiment_5/display/display.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/alu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'mem' [E:/project/Experiment_5/display/display.srcs/sources_1/new/mem_access.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_5/display/display.srcs/sources_1/new/mem_access.sv:53]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_5/display/display.srcs/sources_1/new/mem_access.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'mem' (11#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/mem_access.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'micro_cpu' (12#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/micro_cpu.sv:25]
INFO: [Synth 8-6157] synthesizing module 'bit_extension' [E:/project/Experiment_5/display/display.srcs/sources_1/new/W_and_R.sv:25]
INFO: [Synth 8-6157] synthesizing module 'word_extension' [E:/project/Experiment_5/display/display.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_5/display/display.srcs/sources_1/new/BRAM.sv:37]
INFO: [Synth 8-6157] synthesizing module 'width8_addra14' [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/width8_addra14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'width8_addra14' (13#1) [E:/project/Experiment_5/display/display.runs/synth_1/.Xil/Vivado-17164-Peng0v0/realtime/width8_addra14_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'word_extension' (14#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/BRAM.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'bit_extension' (15#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/W_and_R.sv:25]
INFO: [Synth 8-6157] synthesizing module 'dis_buffer' [E:/project/Experiment_5/display/display.srcs/sources_1/new/dis_buffer.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'dis_buffer' (16#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/dis_buffer.sv:22]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/project/Experiment_5/display/display.srcs/sources_1/new/display.sv:21]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_5/display/display.srcs/sources_1/new/display.sv:44]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/project/Experiment_5/display/display.srcs/sources_1/new/seg7.sv:22]
INFO: [Synth 8-226] default block is never used [E:/project/Experiment_5/display/display.srcs/sources_1/new/seg7.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (17#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/seg7.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (18#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/display.sv:21]
WARNING: [Synth 8-3848] Net key_reg_0 in module/entity top does not have driver. [E:/project/Experiment_5/display/display.srcs/sources_1/new/top.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [E:/project/Experiment_5/display/display.srcs/sources_1/new/top.sv:24]
WARNING: [Synth 8-3331] design alu has unconnected port inst[31]
WARNING: [Synth 8-3331] design alu has unconnected port inst[30]
WARNING: [Synth 8-3331] design alu has unconnected port inst[29]
WARNING: [Synth 8-3331] design alu has unconnected port inst[28]
WARNING: [Synth 8-3331] design alu has unconnected port inst[27]
WARNING: [Synth 8-3331] design alu has unconnected port inst[26]
WARNING: [Synth 8-3331] design alu has unconnected port inst[25]
WARNING: [Synth 8-3331] design alu has unconnected port inst[24]
WARNING: [Synth 8-3331] design alu has unconnected port inst[23]
WARNING: [Synth 8-3331] design alu has unconnected port inst[22]
WARNING: [Synth 8-3331] design alu has unconnected port inst[21]
WARNING: [Synth 8-3331] design alu has unconnected port inst[20]
WARNING: [Synth 8-3331] design alu has unconnected port inst[19]
WARNING: [Synth 8-3331] design alu has unconnected port inst[18]
WARNING: [Synth 8-3331] design alu has unconnected port inst[17]
WARNING: [Synth 8-3331] design alu has unconnected port inst[16]
WARNING: [Synth 8-3331] design rom_bit_extension has unconnected port addra[1]
WARNING: [Synth 8-3331] design rom_bit_extension has unconnected port addra[0]
WARNING: [Synth 8-3331] design top has unconnected port key
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.883 ; gain = 310.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.883 ; gain = 310.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1109.883 ; gain = 310.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1109.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extensionl/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension2/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension3/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extensionl'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extensionl'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension2'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension2'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension3'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension3'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension4'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/width8_addra14/width8_addra14/width8_addra14_in_context.xdc] for cell 'bit_ext/RAM_bit_extension4/RAM_word_extension4'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16/rom0_width8_addra16_in_context.xdc] for cell 'ROM/ROM0'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom0_width8_addra16/rom0_width8_addra16/rom0_width8_addra16_in_context.xdc] for cell 'ROM/ROM0'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom1_width8_addra16/rom1_width8_addra16/rom1_width8_addra16_in_context.xdc] for cell 'ROM/ROM1'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom1_width8_addra16/rom1_width8_addra16/rom1_width8_addra16_in_context.xdc] for cell 'ROM/ROM1'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom2_width8_addra16/rom2_width8_addra16/rom2_width8_addra16_in_context.xdc] for cell 'ROM/ROM2'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom2_width8_addra16/rom2_width8_addra16/rom2_width8_addra16_in_context.xdc] for cell 'ROM/ROM2'
Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom3_width8_addra16/rom3_width8_addra16/rom3_width8_addra16_in_context.xdc] for cell 'ROM/ROM3'
Finished Parsing XDC File [e:/project/Experiment_5/display/display.srcs/sources_1/ip/rom3_width8_addra16/rom3_width8_addra16/rom3_width8_addra16_in_context.xdc] for cell 'ROM/ROM3'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1217.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1217.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_n. (constraint file  e:/project/Experiment_5/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_n. (constraint file  e:/project/Experiment_5/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for sysclk_p. (constraint file  e:/project/Experiment_5/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk_p. (constraint file  e:/project/Experiment_5/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extension2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extension3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extension4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extensionl/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension2/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension3/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bit_ext/RAM_bit_extension4/RAM_word_extensionl. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM/ROM3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_op" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 33    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   8 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   5 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module inst_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 31    
	   3 Input      1 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module word_extension__xdcDup__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module word_extension__xdcDup__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module word_extension__xdcDup__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module word_extension 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module bit_extension 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
Module dis_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port key
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/PC/count_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/PC/count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/PC/count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/PC/iswrite_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\cpu/PC/pc_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[31][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[30][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[29][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[28][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[27][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[26][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[25][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[24][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[23][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[22][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[21][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[20][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[19][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[18][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[17][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[16][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[15][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[14][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[13][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[12][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[11][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[10][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[9][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[6][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[5][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[4][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[31][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[30][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[29][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[28][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[27][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[26][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[25][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[24][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[23][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[22][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[21][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[20][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[19][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[18][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[17][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[16][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[15][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[14][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[13][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[12][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[11][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[31][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[30][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[29][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[28][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[27][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[26][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[25][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[24][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[23][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[22][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[21][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[20][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[19][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[18][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/REGS/rout_reg[17][29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[0]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[1]' (FDS) to 'DIS/ans_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[2]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[3]' (FDS) to 'DIS/ans_reg[7]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[4]' (FDR) to 'DIS/ans_reg[6]'
INFO: [Synth 8-3886] merging instance 'DIS/ans_reg[5]' (FDS) to 'DIS/ans_reg[7]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1217.836 ; gain = 418.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |clk_wiz_0           |         1|
|2     |rom0_width8_addra16 |         1|
|3     |rom1_width8_addra16 |         1|
|4     |rom2_width8_addra16 |         1|
|5     |rom3_width8_addra16 |         1|
|6     |width8_addra14      |        16|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |clk_wiz_0           |     1|
|2     |rom0_width8_addra16 |     1|
|3     |rom1_width8_addra16 |     1|
|4     |rom2_width8_addra16 |     1|
|5     |rom3_width8_addra16 |     1|
|6     |width8_addra14      |     1|
|7     |width8_addra14__16  |     1|
|8     |width8_addra14__17  |     1|
|9     |width8_addra14__18  |     1|
|10    |width8_addra14__19  |     1|
|11    |width8_addra14__20  |     1|
|12    |width8_addra14__21  |     1|
|13    |width8_addra14__22  |     1|
|14    |width8_addra14__23  |     1|
|15    |width8_addra14__24  |     1|
|16    |width8_addra14__25  |     1|
|17    |width8_addra14__26  |     1|
|18    |width8_addra14__27  |     1|
|19    |width8_addra14__28  |     1|
|20    |width8_addra14__29  |     1|
|21    |width8_addra14__30  |     1|
|22    |CARRY4              |     9|
|23    |LUT1                |    17|
|24    |LUT2                |    17|
|25    |LUT4                |    37|
|26    |LUT5                |    16|
|27    |LUT6                |    15|
|28    |FDRE                |    19|
|29    |OBUF                |    36|
+------+--------------------+------+

Report Instance Areas: 
+------+-----------------------+--------------------------+------+
|      |Instance               |Module                    |Cells |
+------+-----------------------+--------------------------+------+
|1     |top                    |                          |   329|
|2     |  DIS                  |display                   |    26|
|3     |  ROM                  |rom_bit_extension         |   120|
|4     |  bit_ext              |bit_extension             |   128|
|5     |    RAM_bit_extension2 |word_extension__xdcDup__2 |    32|
|6     |    RAM_bit_extension3 |word_extension__xdcDup__3 |    32|
|7     |    RAM_bit_extension4 |word_extension            |    32|
|8     |    RAM_bit_extensionl |word_extension__xdcDup__1 |    32|
|9     |  cpu                  |micro_cpu                 |    16|
|10    |    ALU                |alu                       |    16|
+------+-----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1223.000 ; gain = 315.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1223.000 ; gain = 423.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1234.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
166 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 1243.852 ; gain = 773.297
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1243.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/project/Experiment_5/display/display.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 19:31:13 2024...
