<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="EXE_STAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="EXE_STAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="EXE_STAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_STAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID_STAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ID_STAGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IF_STAGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IF_STAGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IF_STAGE.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Inst_ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SCCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SCCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SCCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SCCPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCCPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCCPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SCCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SCCPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCCPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="id_exe_register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="id_exe_register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="id_exe_register.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_1_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test2_1_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2_alu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2_if_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_r2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_r2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1651132058" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1651132058">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136925" xil_pn:in_ck="-9184983207521649930" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1651136925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../SCCPU/Control_Unit.v"/>
      <outfile xil_pn:name="../../SCCPU/EXE_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/ID_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/IF_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/Inst_ROM.v"/>
      <outfile xil_pn:name="../../SCCPU/MEM_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/Regfile.v"/>
      <outfile xil_pn:name="../../SCCPU/SCCPU.v"/>
      <outfile xil_pn:name="../../SCCPU/WB_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/add32.v"/>
      <outfile xil_pn:name="../../SCCPU/alu.v"/>
      <outfile xil_pn:name="../../SCCPU/dff32.v"/>
      <outfile xil_pn:name="../../SCCPU/mux32_2_1.v"/>
      <outfile xil_pn:name="../../SCCPU/mux32_4_1.v"/>
      <outfile xil_pn:name="../../SCCPU/mux5_2_1.v"/>
      <outfile xil_pn:name="add32.v"/>
      <outfile xil_pn:name="exe_mem_register.v"/>
      <outfile xil_pn:name="id_exe_register.v"/>
      <outfile xil_pn:name="if_id_register.v"/>
      <outfile xil_pn:name="mem_wb_register.v"/>
      <outfile xil_pn:name="test2_1.v"/>
      <outfile xil_pn:name="test2_alu.v"/>
      <outfile xil_pn:name="test2_if.v"/>
      <outfile xil_pn:name="test_r2.v"/>
    </transform>
    <transform xil_pn:end_ts="1651136431" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4046835749013069337" xil_pn:start_ts="1651136431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136431" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8270347565116147671" xil_pn:start_ts="1651136431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651132063" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4298479288256437630" xil_pn:start_ts="1651132063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136925" xil_pn:in_ck="-9184983207521649930" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1651136925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../SCCPU/Control_Unit.v"/>
      <outfile xil_pn:name="../../SCCPU/EXE_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/ID_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/IF_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/Inst_ROM.v"/>
      <outfile xil_pn:name="../../SCCPU/MEM_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/Regfile.v"/>
      <outfile xil_pn:name="../../SCCPU/SCCPU.v"/>
      <outfile xil_pn:name="../../SCCPU/WB_STAGE.v"/>
      <outfile xil_pn:name="../../SCCPU/add32.v"/>
      <outfile xil_pn:name="../../SCCPU/alu.v"/>
      <outfile xil_pn:name="../../SCCPU/dff32.v"/>
      <outfile xil_pn:name="../../SCCPU/mux32_2_1.v"/>
      <outfile xil_pn:name="../../SCCPU/mux32_4_1.v"/>
      <outfile xil_pn:name="../../SCCPU/mux5_2_1.v"/>
      <outfile xil_pn:name="add32.v"/>
      <outfile xil_pn:name="exe_mem_register.v"/>
      <outfile xil_pn:name="id_exe_register.v"/>
      <outfile xil_pn:name="if_id_register.v"/>
      <outfile xil_pn:name="mem_wb_register.v"/>
      <outfile xil_pn:name="test2_1.v"/>
      <outfile xil_pn:name="test2_alu.v"/>
      <outfile xil_pn:name="test2_if.v"/>
      <outfile xil_pn:name="test_r2.v"/>
    </transform>
    <transform xil_pn:end_ts="1651136927" xil_pn:in_ck="-9184983207521649930" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9085276161382550961" xil_pn:start_ts="1651136925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test2_1_beh.prj"/>
      <outfile xil_pn:name="test2_1_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1651136927" xil_pn:in_ck="-1664691617749040498" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="719010546944120596" xil_pn:start_ts="1651136927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test2_1_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="125179081482403635" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4298479288256437630" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5465395867549421685" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859450356" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136487" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6483092789054147532" xil_pn:start_ts="1651136487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1651136741" xil_pn:in_ck="-9161881356230323143" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5540077188129477393" xil_pn:start_ts="1651136724">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCCPU.lso"/>
      <outfile xil_pn:name="SCCPU.ngc"/>
      <outfile xil_pn:name="SCCPU.ngr"/>
      <outfile xil_pn:name="SCCPU.prj"/>
      <outfile xil_pn:name="SCCPU.stx"/>
      <outfile xil_pn:name="SCCPU.syr"/>
      <outfile xil_pn:name="SCCPU.xst"/>
      <outfile xil_pn:name="SCCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
