Analysis Results for Benchmarks with Configuration: ( 128kB 128kB 128kB 2 2 2 32 ) 


**************************************************
Benchmark: 401.bzip2
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        6142702                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821777                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1735                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138041                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                6002483                       # number of overall misses (Count)
system.l2.overallAccesses::total              6144437                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 429.mcf
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13574572                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293818120                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1154                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320670                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13002402                       # number of overall misses (Count)
system.l2.overallAccesses::total             13575726                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 456.hmmer
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         260720                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    256424984                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           2288                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978477                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                  75914                       # number of overall misses (Count)
system.l2.overallAccesses::total               263010                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 458.sjeng
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       16709852                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271625575                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           3980                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675382070                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               16695430                       # number of overall misses (Count)
system.l2.overallAccesses::total             16713832                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 470.lbm
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13867059                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142463                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            885                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313131                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13867825                       # number of overall misses (Count)
system.l2.overallAccesses::total             13867944                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

