#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Aug 29 11:18:54 2019
# Process ID: 11043
# Current directory: /home/gabriel/Public/zybo_nn/mycores/ip_repo
# Command line: vivado
# Log file: /home/gabriel/Public/zybo_nn/mycores/ip_repo/vivado.log
# Journal file: /home/gabriel/Public/zybo_nn/mycores/ip_repo/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/gabriel/Public/zybo_nn/mycores/managed_ip_project/managed_ip_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
ipx::edit_ip_in_project -upgrade true -name AXIS_mem_write_v1_0_project -directory /home/gabriel/Public/zybo_nn/mycores/managed_ip_project/managed_ip_project.tmp/AXIS_mem_write_v1_0_project /home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6486.910 ; gain = 26.984 ; free physical = 8302 ; free virtual = 12398
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0/hdl/AXIS_mem_write_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0/hdl/AXIS_mem_write_v1_0_M_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0/hdl/AXIS_mem_write_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 6497.820 ; gain = 37.895 ; free physical = 8298 ; free virtual = 12393
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0'
ipx::edit_ip_in_project -upgrade true -name AXIS_mem_read_v1_0_project -directory /home/gabriel/Public/zybo_nn/mycores/managed_ip_project/managed_ip_project.tmp/AXIS_mem_read_v1_0_project /home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_write_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0/hdl/AXIS_mem_read_v1_0_S_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0/hdl/AXIS_mem_read_v1_0_M_AXIS.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0/hdl/AXIS_mem_read_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 6542.773 ; gain = 0.000 ; free physical = 8254 ; free virtual = 12350
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/gabriel/Public/zybo_nn/mycores/ip_repo/AXIS_mem_read_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 29 11:22:09 2019...
