

================================================================
== Vitis HLS Report for 'case_7'
================================================================
* Date:           Tue Sep 16 16:52:29 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.13>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_data_3_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_3" [HLS/case_7/case_7.cc:24]   --->   Operation 25 'read' 'in_data_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in4 = trunc i16 %in_data_3_read" [HLS/case_7/case_7.cc:24]   --->   Operation 26 'trunc' 'in4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_data_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_8" [HLS/case_7/case_7.cc:34]   --->   Operation 27 'read' 'in_data_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in9 = trunc i16 %in_data_8_read" [HLS/case_7/case_7.cc:34]   --->   Operation 28 'trunc' 'in9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_data_11_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_11" [HLS/case_7/case_7.cc:40]   --->   Operation 29 'read' 'in_data_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in12 = trunc i16 %in_data_11_read" [HLS/case_7/case_7.cc:40]   --->   Operation 30 'trunc' 'in12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12" [HLS/case_7/case_7.cc:42]   --->   Operation 31 'read' 'in_data_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13" [HLS/case_7/case_7.cc:44]   --->   Operation 32 'read' 'in_data_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in14 = trunc i16 %in_data_13_read" [HLS/case_7/case_7.cc:44]   --->   Operation 33 'trunc' 'in14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15" [HLS/case_7/case_7.cc:48]   --->   Operation 34 'read' 'in_data_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in16 = trunc i16 %in_data_15_read" [HLS/case_7/case_7.cc:48]   --->   Operation 35 'trunc' 'in16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i16 %in_data_11_read" [HLS/case_7/case_7.cc:259]   --->   Operation 36 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.34ns)   --->   "%m28 = mul i4 %trunc_ln259, i4 %in9" [HLS/case_7/case_7.cc:259]   --->   Operation 37 'mul' 'm28' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i10 %in12" [HLS/case_7/case_7.cc:260]   --->   Operation 38 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i8 %in4" [HLS/case_7/case_7.cc:262]   --->   Operation 39 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (7.13ns)   --->   "%mul_ln262 = mul i17 %zext_ln260_1, i17 %zext_ln262" [HLS/case_7/case_7.cc:262]   --->   Operation 40 'mul' 'mul_ln262' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m31 = trunc i17 %mul_ln262" [HLS/case_7/case_7.cc:262]   --->   Operation 41 'trunc' 'm31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln262, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:4]   --->   Operation 42 'specfucore' 'specfucore_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln264 = trunc i16 %in_data_12_read" [HLS/case_7/case_7.cc:264]   --->   Operation 43 'trunc' 'trunc_ln264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.34ns)   --->   "%m33 = mul i4 %trunc_ln264, i4 %in9" [HLS/case_7/case_7.cc:264]   --->   Operation 44 'mul' 'm33' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln268 = sext i5 %in14" [HLS/case_7/case_7.cc:268]   --->   Operation 45 'sext' 'sext_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln268_1 = sext i8 %in16" [HLS/case_7/case_7.cc:268]   --->   Operation 46 'sext' 'sext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln268 = add i9 %sext_ln268_1, i9 %sext_ln268" [HLS/case_7/case_7.cc:268]   --->   Operation 47 'add' 'add_ln268' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i9 %add_ln268" [HLS/case_7/case_7.cc:293]   --->   Operation 48 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln446 = sext i4 %m28" [HLS/case_7/case_7.cc:446]   --->   Operation 49 'sext' 'sext_ln446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln446 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln446" [HLS/case_7/case_7.cc:446]   --->   Operation 50 'write' 'write_ln446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln447 = sext i4 %m33" [HLS/case_7/case_7.cc:447]   --->   Operation 51 'sext' 'sext_ln447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln447 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln447" [HLS/case_7/case_7.cc:447]   --->   Operation 52 'write' 'write_ln447' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.16>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%in17 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16" [HLS/case_7/case_7.cc:50]   --->   Operation 53 'read' 'in17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_data_19_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_19" [HLS/case_7/case_7.cc:56]   --->   Operation 54 'read' 'in_data_19_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%in20 = trunc i16 %in_data_19_read" [HLS/case_7/case_7.cc:56]   --->   Operation 55 'trunc' 'in20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%in24 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_23" [HLS/case_7/case_7.cc:64]   --->   Operation 56 'read' 'in24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_data_26_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_26" [HLS/case_7/case_7.cc:70]   --->   Operation 57 'read' 'in_data_26_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%in27 = trunc i16 %in_data_26_read" [HLS/case_7/case_7.cc:70]   --->   Operation 58 'trunc' 'in27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i8 %in20" [HLS/case_7/case_7.cc:260]   --->   Operation 59 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i8 %in20" [HLS/case_7/case_7.cc:260]   --->   Operation 60 'zext' 'zext_ln260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i10 %in12" [HLS/case_7/case_7.cc:260]   --->   Operation 61 'zext' 'zext_ln260_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (7.13ns)   --->   "%mul_ln260 = mul i11 %zext_ln260_2, i11 %zext_ln260" [HLS/case_7/case_7.cc:260]   --->   Operation 62 'mul' 'mul_ln260' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%m29 = trunc i11 %mul_ln260" [HLS/case_7/case_7.cc:260]   --->   Operation 63 'trunc' 'm29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specfucore_ln2 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln260, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:2]   --->   Operation 64 'specfucore' 'specfucore_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i10 %in12" [HLS/case_7/case_7.cc:261]   --->   Operation 65 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (5.58ns)   --->   "%m30 = mul i16 %in24, i16 %sext_ln261" [HLS/case_7/case_7.cc:261]   --->   Operation 66 'mul' 'm30' <Predicate = true> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i8 %m31" [HLS/case_7/case_7.cc:265]   --->   Operation 67 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln265_1 = sext i5 %in14" [HLS/case_7/case_7.cc:265]   --->   Operation 68 'sext' 'sext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (4.17ns)   --->   "%mul_ln265 = mul i13 %sext_ln265, i13 %sext_ln265_1" [HLS/case_7/case_7.cc:265]   --->   Operation 69 'mul' 'mul_ln265' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%m34 = trunc i13 %mul_ln265" [HLS/case_7/case_7.cc:265]   --->   Operation 70 'trunc' 'm34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i13 %mul_ln265" [HLS/case_7/case_7.cc:78]   --->   Operation 71 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i16 %in17" [HLS/case_7/case_7.cc:267]   --->   Operation 72 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln267 = zext i6 %trunc_ln267" [HLS/case_7/case_7.cc:267]   --->   Operation 73 'zext' 'zext_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln267_3 = zext i6 %in27" [HLS/case_7/case_7.cc:267]   --->   Operation 74 'zext' 'zext_ln267_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (5.38ns)   --->   "%mul_ln267 = mul i12 %zext_ln267, i12 %zext_ln267_3" [HLS/case_7/case_7.cc:267]   --->   Operation 75 'mul' 'mul_ln267' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%m36 = trunc i12 %mul_ln267" [HLS/case_7/case_7.cc:267]   --->   Operation 76 'trunc' 'm36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln267, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:9]   --->   Operation 77 'specfucore' 'specfucore_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i9 %add_ln268" [HLS/case_7/case_7.cc:273]   --->   Operation 78 'sext' 'sext_ln273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (6.78ns)   --->   "%mul_ln273 = mul i17 %sext_ln273, i17 %sext_ln260" [HLS/case_7/case_7.cc:273]   --->   Operation 79 'mul' 'mul_ln273' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specfucore_ln15 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln273, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:15]   --->   Operation 80 'specfucore' 'specfucore_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%m42 = trunc i17 %mul_ln273" [HLS/case_7/case_7.cc:273]   --->   Operation 81 'trunc' 'm42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i16 %in24" [HLS/case_7/case_7.cc:275]   --->   Operation 82 'trunc' 'trunc_ln275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i8 %in20" [HLS/case_7/case_7.cc:277]   --->   Operation 83 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln277_1 = sext i8 %m31" [HLS/case_7/case_7.cc:277]   --->   Operation 84 'sext' 'sext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (4.17ns)   --->   "%m46 = mul i10 %sext_ln277, i10 %sext_ln277_1" [HLS/case_7/case_7.cc:277]   --->   Operation 85 'mul' 'm46' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i16 %in_data_26_read" [HLS/case_7/case_7.cc:282]   --->   Operation 86 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln282_1 = trunc i12 %mul_ln267" [HLS/case_7/case_7.cc:282]   --->   Operation 87 'trunc' 'trunc_ln282_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.78ns)   --->   "%m51 = add i5 %trunc_ln282_1, i5 %trunc_ln282" [HLS/case_7/case_7.cc:282]   --->   Operation 88 'add' 'm51' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln288 = trunc i17 %mul_ln273" [HLS/case_7/case_7.cc:288]   --->   Operation 89 'trunc' 'trunc_ln288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln292 = trunc i10 %m46" [HLS/case_7/case_7.cc:292]   --->   Operation 90 'trunc' 'trunc_ln292' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.27>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%in_data_18_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_18" [HLS/case_7/case_7.cc:54]   --->   Operation 91 'read' 'in_data_18_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%in19 = trunc i16 %in_data_18_read" [HLS/case_7/case_7.cc:54]   --->   Operation 92 'trunc' 'in19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%in_data_24_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_24" [HLS/case_7/case_7.cc:66]   --->   Operation 93 'read' 'in_data_24_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%in25 = trunc i16 %in_data_24_read" [HLS/case_7/case_7.cc:66]   --->   Operation 94 'trunc' 'in25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i4 %in25" [HLS/case_7/case_7.cc:66]   --->   Operation 95 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.78ns)   --->   "%m35 = add i5 %trunc_ln78, i5 %m29" [HLS/case_7/case_7.cc:292]   --->   Operation 96 'add' 'm35' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln267_1 = zext i6 %in27" [HLS/case_7/case_7.cc:267]   --->   Operation 97 'zext' 'zext_ln267_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln267_2 = zext i6 %in27" [HLS/case_7/case_7.cc:267]   --->   Operation 98 'zext' 'zext_ln267_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln269_1 = zext i16 %m30" [HLS/case_7/case_7.cc:269]   --->   Operation 99 'zext' 'zext_ln269_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i3 %in19" [HLS/case_7/case_7.cc:269]   --->   Operation 100 'sext' 'sext_ln269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (9.27ns)   --->   "%mul_ln269 = mul i17 %zext_ln269_1, i17 %sext_ln269" [HLS/case_7/case_7.cc:269]   --->   Operation 101 'mul' 'mul_ln269' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%m38 = trunc i17 %mul_ln269" [HLS/case_7/case_7.cc:269]   --->   Operation 102 'trunc' 'm38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln269, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:11]   --->   Operation 103 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i8 %m34" [HLS/case_7/case_7.cc:270]   --->   Operation 104 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (6.42ns)   --->   "%mul_ln270 = mul i13 %zext_ln267_2, i13 %zext_ln270_1" [HLS/case_7/case_7.cc:270]   --->   Operation 105 'mul' 'mul_ln270' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%m39 = trunc i13 %mul_ln270" [HLS/case_7/case_7.cc:270]   --->   Operation 106 'trunc' 'm39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln270, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:12]   --->   Operation 107 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (4.17ns)   --->   "%m40 = mul i8 %m34, i8 %in16" [HLS/case_7/case_7.cc:280]   --->   Operation 108 'mul' 'm40' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i8 %in16" [HLS/case_7/case_7.cc:272]   --->   Operation 109 'sext' 'sext_ln272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (6.42ns)   --->   "%mul_ln272 = mul i16 %sext_ln272, i16 %sext_ln272" [HLS/case_7/case_7.cc:272]   --->   Operation 110 'mul' 'mul_ln272' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln272, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:14]   --->   Operation 111 'specfucore' 'specfucore_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%m41 = trunc i16 %mul_ln272" [HLS/case_7/case_7.cc:272]   --->   Operation 112 'trunc' 'm41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i5 %trunc_ln275" [HLS/case_7/case_7.cc:275]   --->   Operation 113 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (5.38ns)   --->   "%mul_ln275 = mul i11 %zext_ln275, i11 %zext_ln267_1" [HLS/case_7/case_7.cc:275]   --->   Operation 114 'mul' 'mul_ln275' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%m44 = trunc i11 %mul_ln275" [HLS/case_7/case_7.cc:275]   --->   Operation 115 'trunc' 'm44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln275, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:17]   --->   Operation 116 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i6 %m36" [HLS/case_7/case_7.cc:276]   --->   Operation 117 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (5.38ns)   --->   "%mul_ln276 = mul i9 %zext_ln66, i9 %zext_ln276" [HLS/case_7/case_7.cc:276]   --->   Operation 118 'mul' 'mul_ln276' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%m45 = trunc i9 %mul_ln276" [HLS/case_7/case_7.cc:276]   --->   Operation 119 'trunc' 'm45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln276, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:18]   --->   Operation 120 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i16 %mul_ln272" [HLS/case_7/case_7.cc:280]   --->   Operation 121 'trunc' 'trunc_ln280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i9 %m42" [HLS/case_7/case_7.cc:283]   --->   Operation 122 'sext' 'sext_ln283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln283_1 = sext i9 %add_ln268" [HLS/case_7/case_7.cc:283]   --->   Operation 123 'sext' 'sext_ln283_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (1.82ns)   --->   "%m52 = add i10 %sext_ln283, i10 %sext_ln283_1" [HLS/case_7/case_7.cc:283]   --->   Operation 124 'add' 'm52' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (3.49ns)   --->   "%m61 = mul i5 %m35, i5 %trunc_ln292" [HLS/case_7/case_7.cc:292]   --->   Operation 125 'mul' 'm61' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.91ns)   --->   "%m62 = add i8 %m40, i8 %trunc_ln293" [HLS/case_7/case_7.cc:293]   --->   Operation 126 'add' 'm62' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.27>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%in_data_25_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_25" [HLS/case_7/case_7.cc:68]   --->   Operation 127 'read' 'in_data_25_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i16 %in_data_25_read" [HLS/case_7/case_7.cc:263]   --->   Operation 128 'trunc' 'trunc_ln263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i4 %in9" [HLS/case_7/case_7.cc:263]   --->   Operation 129 'sext' 'sext_ln263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (3.49ns)   --->   "%m32 = mul i5 %trunc_ln263, i5 %sext_ln263" [HLS/case_7/case_7.cc:263]   --->   Operation 130 'mul' 'm32' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i16 %m30" [HLS/case_7/case_7.cc:269]   --->   Operation 131 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i8 %m34" [HLS/case_7/case_7.cc:270]   --->   Operation 132 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln274 = sext i5 %m29" [HLS/case_7/case_7.cc:274]   --->   Operation 133 'sext' 'sext_ln274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln274_1 = sext i6 %m39" [HLS/case_7/case_7.cc:274]   --->   Operation 134 'sext' 'sext_ln274_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln274 = add i7 %sext_ln274_1, i7 %sext_ln274" [HLS/case_7/case_7.cc:274]   --->   Operation 135 'add' 'add_ln274' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i6 %m39" [HLS/case_7/case_7.cc:278]   --->   Operation 136 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (5.38ns)   --->   "%mul_ln278 = mul i7 %zext_ln278, i7 %zext_ln278" [HLS/case_7/case_7.cc:278]   --->   Operation 137 'mul' 'mul_ln278' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%m47 = trunc i7 %mul_ln278" [HLS/case_7/case_7.cc:278]   --->   Operation 138 'trunc' 'm47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln278, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:20]   --->   Operation 139 'specfucore' 'specfucore_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i5 %m35" [HLS/case_7/case_7.cc:279]   --->   Operation 140 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (6.42ns)   --->   "%mul_ln279 = mul i9 %zext_ln279, i9 %zext_ln270" [HLS/case_7/case_7.cc:279]   --->   Operation 141 'mul' 'mul_ln279' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%m48 = trunc i9 %mul_ln279" [HLS/case_7/case_7.cc:279]   --->   Operation 142 'trunc' 'm48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%specfucore_ln21 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln279, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:21]   --->   Operation 143 'specfucore' 'specfucore_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [3/3] (1.05ns) (grouped into DSP with root node add_ln303)   --->   "%m49 = mul i8 %m40, i8 %trunc_ln280" [HLS/case_7/case_7.cc:280]   --->   Operation 144 'mul' 'm49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i8 %m38" [HLS/case_7/case_7.cc:281]   --->   Operation 145 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (9.27ns)   --->   "%mul_ln281 = mul i24 %zext_ln269, i24 %sext_ln281" [HLS/case_7/case_7.cc:281]   --->   Operation 146 'mul' 'mul_ln281' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%m50 = trunc i24 %mul_ln281" [HLS/case_7/case_7.cc:281]   --->   Operation 147 'trunc' 'm50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln281, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:23]   --->   Operation 148 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i8 %m40" [HLS/case_7/case_7.cc:284]   --->   Operation 149 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln284 = sext i5 %m51" [HLS/case_7/case_7.cc:284]   --->   Operation 150 'sext' 'sext_ln284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (6.42ns)   --->   "%mul_ln284 = mul i13 %zext_ln284, i13 %sext_ln284" [HLS/case_7/case_7.cc:284]   --->   Operation 151 'mul' 'mul_ln284' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%m53 = trunc i13 %mul_ln284" [HLS/case_7/case_7.cc:284]   --->   Operation 152 'trunc' 'm53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln284, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:26]   --->   Operation 153 'specfucore' 'specfucore_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln288 = sext i4 %m45" [HLS/case_7/case_7.cc:288]   --->   Operation 154 'sext' 'sext_ln288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (3.49ns)   --->   "%m57 = mul i5 %trunc_ln288, i5 %sext_ln288" [HLS/case_7/case_7.cc:288]   --->   Operation 155 'mul' 'm57' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i10 %m52" [HLS/case_7/case_7.cc:294]   --->   Operation 156 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.67ns)   --->   "%add_ln294 = add i13 %m41, i13 %sext_ln294" [HLS/case_7/case_7.cc:294]   --->   Operation 157 'add' 'add_ln294' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln296 = sext i9 %m42" [HLS/case_7/case_7.cc:296]   --->   Operation 158 'sext' 'sext_ln296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (5.61ns)   --->   "%m65 = mul i13 %add_ln294, i13 %sext_ln296" [HLS/case_7/case_7.cc:296]   --->   Operation 159 'mul' 'm65' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i13 %add_ln294" [HLS/case_7/case_7.cc:300]   --->   Operation 160 'trunc' 'trunc_ln300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln308_1 = trunc i24 %mul_ln281" [HLS/case_7/case_7.cc:308]   --->   Operation 161 'trunc' 'trunc_ln308_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln320_1 = trunc i13 %m65" [HLS/case_7/case_7.cc:320]   --->   Operation 162 'trunc' 'trunc_ln320_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln448 = sext i7 %add_ln274" [HLS/case_7/case_7.cc:448]   --->   Operation 163 'sext' 'sext_ln448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln448 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln448" [HLS/case_7/case_7.cc:448]   --->   Operation 164 'write' 'write_ln448' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.20>
ST_5 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node add_ln303)   --->   "%m49 = mul i8 %m40, i8 %trunc_ln280" [HLS/case_7/case_7.cc:280]   --->   Operation 165 'mul' 'm49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i13 %m50" [HLS/case_7/case_7.cc:285]   --->   Operation 166 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i5 %m32" [HLS/case_7/case_7.cc:285]   --->   Operation 167 'sext' 'sext_ln285' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (8.20ns)   --->   "%mul_ln285 = mul i18 %zext_ln285, i18 %sext_ln285" [HLS/case_7/case_7.cc:285]   --->   Operation 168 'mul' 'mul_ln285' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln307 = trunc i18 %mul_ln285" [HLS/case_7/case_7.cc:307]   --->   Operation 169 'trunc' 'trunc_ln307' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln285, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:27]   --->   Operation 170 'specfucore' 'specfucore_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%m54 = trunc i18 %mul_ln285" [HLS/case_7/case_7.cc:285]   --->   Operation 171 'trunc' 'm54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln287_1 = sext i10 %m46" [HLS/case_7/case_7.cc:287]   --->   Operation 172 'sext' 'sext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln287_2 = sext i8 %m53" [HLS/case_7/case_7.cc:287]   --->   Operation 173 'sext' 'sext_ln287_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln287_4 = sext i8 %m53" [HLS/case_7/case_7.cc:287]   --->   Operation 174 'sext' 'sext_ln287_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (7.13ns)   --->   "%mul_ln287 = mul i18 %sext_ln287_1, i18 %sext_ln287_4" [HLS/case_7/case_7.cc:287]   --->   Operation 175 'mul' 'mul_ln287' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln287, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:29]   --->   Operation 176 'specfucore' 'specfucore_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%m56 = trunc i18 %mul_ln287" [HLS/case_7/case_7.cc:287]   --->   Operation 177 'trunc' 'm56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln291 = sext i5 %m57" [HLS/case_7/case_7.cc:291]   --->   Operation 178 'sext' 'sext_ln291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (4.17ns)   --->   "%m60 = mul i8 %m34, i8 %sext_ln291" [HLS/case_7/case_7.cc:291]   --->   Operation 179 'mul' 'm60' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln297 = sext i4 %m45" [HLS/case_7/case_7.cc:297]   --->   Operation 180 'sext' 'sext_ln297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i8 %m62" [HLS/case_7/case_7.cc:297]   --->   Operation 181 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln297_1 = zext i8 %m62" [HLS/case_7/case_7.cc:297]   --->   Operation 182 'zext' 'zext_ln297_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (6.42ns)   --->   "%mul_ln297 = mul i12 %zext_ln297_1, i12 %sext_ln297" [HLS/case_7/case_7.cc:297]   --->   Operation 183 'mul' 'mul_ln297' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%m66 = trunc i12 %mul_ln297" [HLS/case_7/case_7.cc:297]   --->   Operation 184 'trunc' 'm66' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%specfucore_ln39 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln297, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:39]   --->   Operation 185 'specfucore' 'specfucore_ln39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i13 %m65" [HLS/case_7/case_7.cc:299]   --->   Operation 186 'zext' 'zext_ln299_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (8.20ns)   --->   "%mul_ln299 = mul i21 %zext_ln299_1, i21 %sext_ln287_2" [HLS/case_7/case_7.cc:299]   --->   Operation 187 'mul' 'mul_ln299' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%m68 = trunc i21 %mul_ln299" [HLS/case_7/case_7.cc:299]   --->   Operation 188 'trunc' 'm68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln299, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:41]   --->   Operation 189 'specfucore' 'specfucore_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i5 %trunc_ln300" [HLS/case_7/case_7.cc:300]   --->   Operation 190 'zext' 'zext_ln300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (6.42ns)   --->   "%mul_ln300 = mul i11 %zext_ln300, i11 %zext_ln297" [HLS/case_7/case_7.cc:300]   --->   Operation 191 'mul' 'mul_ln300' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%m69 = trunc i11 %mul_ln300" [HLS/case_7/case_7.cc:300]   --->   Operation 192 'trunc' 'm69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln300, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:42]   --->   Operation 193 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i18 %mul_ln285" [HLS/case_7/case_7.cc:304]   --->   Operation 194 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln308 = trunc i18 %mul_ln285" [HLS/case_7/case_7.cc:308]   --->   Operation 195 'trunc' 'trunc_ln308' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln451 = sext i5 %m69" [HLS/case_7/case_7.cc:451]   --->   Operation 196 'sext' 'sext_ln451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%write_ln451 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln451" [HLS/case_7/case_7.cc:451]   --->   Operation 197 'write' 'write_ln451' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.20>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln276 = sext i6 %m36" [HLS/case_7/case_7.cc:276]   --->   Operation 198 'sext' 'sext_ln276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln303)   --->   "%m49 = mul i8 %m40, i8 %trunc_ln280" [HLS/case_7/case_7.cc:280]   --->   Operation 199 'mul' 'm49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i3 %m47" [HLS/case_7/case_7.cc:286]   --->   Operation 200 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln286_1 = sext i4 %m48" [HLS/case_7/case_7.cc:286]   --->   Operation 201 'sext' 'sext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln286_1 = zext i4 %m48" [HLS/case_7/case_7.cc:286]   --->   Operation 202 'zext' 'zext_ln286_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (4.34ns)   --->   "%mul_ln286 = mul i7 %zext_ln286, i7 %zext_ln286_1" [HLS/case_7/case_7.cc:286]   --->   Operation 203 'mul' 'mul_ln286' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%m55 = trunc i7 %mul_ln286" [HLS/case_7/case_7.cc:286]   --->   Operation 204 'trunc' 'm55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln286, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:28]   --->   Operation 205 'specfucore' 'specfucore_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i10 %m46" [HLS/case_7/case_7.cc:287]   --->   Operation 206 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln287_3 = sext i8 %m53" [HLS/case_7/case_7.cc:287]   --->   Operation 207 'sext' 'sext_ln287_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i13 %m56" [HLS/case_7/case_7.cc:289]   --->   Operation 208 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i13 %m56" [HLS/case_7/case_7.cc:289]   --->   Operation 209 'zext' 'zext_ln289_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (8.20ns)   --->   "%mul_ln289 = mul i17 %zext_ln289_1, i17 %sext_ln286_1" [HLS/case_7/case_7.cc:289]   --->   Operation 210 'mul' 'mul_ln289' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%m58 = trunc i17 %mul_ln289" [HLS/case_7/case_7.cc:289]   --->   Operation 211 'trunc' 'm58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln289, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:31]   --->   Operation 212 'specfucore' 'specfucore_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (6.42ns)   --->   "%mul_ln290 = mul i14 %sext_ln287_3, i14 %sext_ln276" [HLS/case_7/case_7.cc:290]   --->   Operation 213 'mul' 'mul_ln290' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specfucore_ln32 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln290, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:32]   --->   Operation 214 'specfucore' 'specfucore_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%m59 = trunc i14 %mul_ln290" [HLS/case_7/case_7.cc:290]   --->   Operation 215 'trunc' 'm59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i5 %m44" [HLS/case_7/case_7.cc:295]   --->   Operation 216 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln295_1 = zext i8 %m60" [HLS/case_7/case_7.cc:295]   --->   Operation 217 'zext' 'zext_ln295_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (6.42ns)   --->   "%mul_ln295 = mul i11 %zext_ln295_1, i11 %zext_ln295" [HLS/case_7/case_7.cc:295]   --->   Operation 218 'mul' 'mul_ln295' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%m64 = trunc i11 %mul_ln295" [HLS/case_7/case_7.cc:295]   --->   Operation 219 'trunc' 'm64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln295, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:37]   --->   Operation 220 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln298 = zext i6 %m54" [HLS/case_7/case_7.cc:298]   --->   Operation 221 'zext' 'zext_ln298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (6.42ns)   --->   "%mul_ln298 = mul i13 %zext_ln298, i13 %zext_ln284" [HLS/case_7/case_7.cc:298]   --->   Operation 222 'mul' 'mul_ln298' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%m67 = trunc i13 %mul_ln298" [HLS/case_7/case_7.cc:298]   --->   Operation 223 'trunc' 'm67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln298, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:40]   --->   Operation 224 'specfucore' 'specfucore_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (8.20ns)   --->   "%mul_ln301 = mul i23 %zext_ln289, i23 %sext_ln287" [HLS/case_7/case_7.cc:301]   --->   Operation 225 'mul' 'mul_ln301' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%m70 = trunc i23 %mul_ln301" [HLS/case_7/case_7.cc:301]   --->   Operation 226 'trunc' 'm70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln301, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:43]   --->   Operation 227 'specfucore' 'specfucore_ln43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln303 = sext i6 %m66" [HLS/case_7/case_7.cc:303]   --->   Operation 228 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node add_ln303)   --->   "%sext_ln303_1 = sext i8 %m49" [HLS/case_7/case_7.cc:303]   --->   Operation 229 'sext' 'sext_ln303_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln303 = add i9 %sext_ln303_1, i9 %sext_ln303" [HLS/case_7/case_7.cc:303]   --->   Operation 230 'add' 'add_ln303' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln304_1 = trunc i17 %mul_ln289" [HLS/case_7/case_7.cc:304]   --->   Operation 231 'trunc' 'trunc_ln304_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (3.74ns)   --->   "%m77 = mul i7 %trunc_ln308, i7 %trunc_ln308_1" [HLS/case_7/case_7.cc:308]   --->   Operation 232 'mul' 'm77' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i13 %m68" [HLS/case_7/case_7.cc:310]   --->   Operation 233 'zext' 'zext_ln310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln310_1 = sext i13 %m68" [HLS/case_7/case_7.cc:310]   --->   Operation 234 'sext' 'sext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln310_2 = sext i5 %m57" [HLS/case_7/case_7.cc:310]   --->   Operation 235 'sext' 'sext_ln310_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (8.20ns)   --->   "%mul_ln310 = mul i18 %sext_ln310_1, i18 %sext_ln310_2" [HLS/case_7/case_7.cc:310]   --->   Operation 236 'mul' 'mul_ln310' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%specfucore_ln52 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln310, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:52]   --->   Operation 237 'specfucore' 'specfucore_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%m79 = trunc i18 %mul_ln310" [HLS/case_7/case_7.cc:310]   --->   Operation 238 'trunc' 'm79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i8 %m60" [HLS/case_7/case_7.cc:311]   --->   Operation 239 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln311_1 = sext i8 %m62" [HLS/case_7/case_7.cc:311]   --->   Operation 240 'sext' 'sext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (4.17ns)   --->   "%m80 = mul i15 %sext_ln311, i15 %sext_ln311_1" [HLS/case_7/case_7.cc:311]   --->   Operation 241 'mul' 'm80' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i8 %m60" [HLS/case_7/case_7.cc:312]   --->   Operation 242 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (8.20ns)   --->   "%mul_ln312 = mul i21 %zext_ln310, i21 %sext_ln312" [HLS/case_7/case_7.cc:312]   --->   Operation 243 'mul' 'mul_ln312' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%m81 = trunc i21 %mul_ln312" [HLS/case_7/case_7.cc:312]   --->   Operation 244 'trunc' 'm81' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln312, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:54]   --->   Operation 245 'specfucore' 'specfucore_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i14 %mul_ln290" [HLS/case_7/case_7.cc:314]   --->   Operation 246 'trunc' 'trunc_ln314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i21 %mul_ln312" [HLS/case_7/case_7.cc:320]   --->   Operation 247 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i23 %mul_ln301" [HLS/case_7/case_7.cc:321]   --->   Operation 248 'trunc' 'trunc_ln321' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln449 = sext i5 %m64" [HLS/case_7/case_7.cc:449]   --->   Operation 249 'sext' 'sext_ln449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%write_ln449 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln449" [HLS/case_7/case_7.cc:449]   --->   Operation 250 'write' 'write_ln449' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln450 = sext i6 %m67" [HLS/case_7/case_7.cc:450]   --->   Operation 251 'sext' 'sext_ln450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln450 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln450" [HLS/case_7/case_7.cc:450]   --->   Operation 252 'write' 'write_ln450' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln452 = sext i15 %m79" [HLS/case_7/case_7.cc:452]   --->   Operation 253 'sext' 'sext_ln452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln452 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln452" [HLS/case_7/case_7.cc:452]   --->   Operation 254 'write' 'write_ln452' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln453 = sext i15 %m80" [HLS/case_7/case_7.cc:453]   --->   Operation 255 'sext' 'sext_ln453' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln453 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln453" [HLS/case_7/case_7.cc:453]   --->   Operation 256 'write' 'write_ln453' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.20>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln286 = sext i4 %m48" [HLS/case_7/case_7.cc:286]   --->   Operation 257 'sext' 'sext_ln286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln302 = sext i5 %m61" [HLS/case_7/case_7.cc:302]   --->   Operation 258 'sext' 'sext_ln302' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (4.86ns)   --->   "%m71 = mul i9 %sext_ln302, i9 %sext_ln286" [HLS/case_7/case_7.cc:302]   --->   Operation 259 'mul' 'm71' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i9 %m71, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:44]   --->   Operation 260 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln303 = add i9 %sext_ln303_1, i9 %sext_ln303" [HLS/case_7/case_7.cc:303]   --->   Operation 261 'add' 'add_ln303' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 262 [1/1] (4.17ns)   --->   "%m73 = mul i8 %trunc_ln304_1, i8 %trunc_ln304" [HLS/case_7/case_7.cc:304]   --->   Operation 262 'mul' 'm73' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i13 %m58" [HLS/case_7/case_7.cc:306]   --->   Operation 263 'zext' 'zext_ln306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i5 %m51" [HLS/case_7/case_7.cc:306]   --->   Operation 264 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (8.20ns)   --->   "%mul_ln306 = mul i18 %zext_ln306, i18 %sext_ln306" [HLS/case_7/case_7.cc:306]   --->   Operation 265 'mul' 'mul_ln306' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "%m75 = trunc i18 %mul_ln306" [HLS/case_7/case_7.cc:306]   --->   Operation 266 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln306, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:48]   --->   Operation 267 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln309 = sext i5 %m61" [HLS/case_7/case_7.cc:309]   --->   Operation 268 'sext' 'sext_ln309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i9 %m59" [HLS/case_7/case_7.cc:309]   --->   Operation 269 'zext' 'zext_ln309' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (6.78ns)   --->   "%mul_ln309 = mul i11 %zext_ln309, i11 %sext_ln309" [HLS/case_7/case_7.cc:309]   --->   Operation 270 'mul' 'mul_ln309' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln318 = trunc i11 %mul_ln309" [HLS/case_7/case_7.cc:318]   --->   Operation 271 'trunc' 'trunc_ln318' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln309, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:51]   --->   Operation 272 'specfucore' 'specfucore_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln313_2 = sext i7 %m77" [HLS/case_7/case_7.cc:313]   --->   Operation 273 'sext' 'sext_ln313_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln313_3 = sext i3 %m55" [HLS/case_7/case_7.cc:313]   --->   Operation 274 'sext' 'sext_ln313_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (5.90ns)   --->   "%mul_ln313 = mul i10 %sext_ln313_2, i10 %sext_ln313_3" [HLS/case_7/case_7.cc:313]   --->   Operation 275 'mul' 'mul_ln313' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln313, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:55]   --->   Operation 276 'specfucore' 'specfucore_ln55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%m82 = trunc i10 %mul_ln313" [HLS/case_7/case_7.cc:313]   --->   Operation 277 'trunc' 'm82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (2.25ns) (grouped into DSP with root node m89)   --->   "%add_ln320 = add i10 %trunc_ln320_1, i10 %trunc_ln320" [HLS/case_7/case_7.cc:320]   --->   Operation 278 'add' 'add_ln320' <Predicate = true> <Delay = 2.25> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln318_1 = trunc i8 %m73" [HLS/case_7/case_7.cc:318]   --->   Operation 279 'trunc' 'trunc_ln318_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln320 = sext i8 %m73" [HLS/case_7/case_7.cc:320]   --->   Operation 280 'sext' 'sext_ln320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 281 [4/4] (1.05ns) (root node of the DSP)   --->   "%m89 = mul i10 %add_ln320, i10 %sext_ln320" [HLS/case_7/case_7.cc:320]   --->   Operation 281 'mul' 'm89' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln321_1 = trunc i9 %add_ln303" [HLS/case_7/case_7.cc:321]   --->   Operation 282 'trunc' 'trunc_ln321_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (3.74ns)   --->   "%m90 = mul i7 %trunc_ln321, i7 %trunc_ln321_1" [HLS/case_7/case_7.cc:321]   --->   Operation 283 'mul' 'm90' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = trunc i18 %mul_ln306" [HLS/case_7/case_7.cc:329]   --->   Operation 284 'trunc' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.20>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i13 %m65" [HLS/case_7/case_7.cc:299]   --->   Operation 285 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln305 = sext i9 %m71" [HLS/case_7/case_7.cc:305]   --->   Operation 286 'sext' 'sext_ln305' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (8.20ns)   --->   "%mul_ln305 = mul i22 %zext_ln299, i22 %sext_ln305" [HLS/case_7/case_7.cc:305]   --->   Operation 287 'mul' 'mul_ln305' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%m74 = trunc i22 %mul_ln305" [HLS/case_7/case_7.cc:305]   --->   Operation 288 'trunc' 'm74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln305, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:47]   --->   Operation 289 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln307 = sext i9 %m71" [HLS/case_7/case_7.cc:307]   --->   Operation 290 'sext' 'sext_ln307' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 291 [1/1] (1.67ns)   --->   "%m76 = add i13 %trunc_ln307, i13 %sext_ln307" [HLS/case_7/case_7.cc:307]   --->   Operation 291 'add' 'm76' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln310 = sext i13 %m68" [HLS/case_7/case_7.cc:310]   --->   Operation 292 'sext' 'sext_ln310' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 293 [1/1] (1.87ns)   --->   "%add_ln314 = add i7 %trunc_ln314, i7 %m77" [HLS/case_7/case_7.cc:314]   --->   Operation 293 'add' 'add_ln314' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln315 = sext i7 %m82" [HLS/case_7/case_7.cc:315]   --->   Operation 294 'sext' 'sext_ln315' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (4.35ns)   --->   "%m84 = mul i9 %m59, i9 %sext_ln315" [HLS/case_7/case_7.cc:315]   --->   Operation 295 'mul' 'm84' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 296 [1/1] (3.49ns)   --->   "%m87 = mul i5 %trunc_ln318_1, i5 %trunc_ln318" [HLS/case_7/case_7.cc:318]   --->   Operation 296 'mul' 'm87' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 297 [1/1] (1.82ns)   --->   "%add_ln319 = add i9 %m71, i9 %sext_ln315" [HLS/case_7/case_7.cc:319]   --->   Operation 297 'add' 'add_ln319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 298 [3/4] (1.05ns) (root node of the DSP)   --->   "%m89 = mul i10 %add_ln320, i10 %sext_ln320" [HLS/case_7/case_7.cc:320]   --->   Operation 298 'mul' 'm89' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i13 %m70" [HLS/case_7/case_7.cc:321]   --->   Operation 299 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 300 [1/1] (8.20ns)   --->   "%mul_ln322 = mul i22 %sext_ln310, i22 %sext_ln305" [HLS/case_7/case_7.cc:322]   --->   Operation 300 'mul' 'mul_ln322' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 301 [1/1] (0.00ns)   --->   "%specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln322, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:64]   --->   Operation 301 'specfucore' 'specfucore_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 302 [1/1] (0.00ns)   --->   "%m91 = trunc i22 %mul_ln322" [HLS/case_7/case_7.cc:322]   --->   Operation 302 'trunc' 'm91' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln323_1 = trunc i13 %m76" [HLS/case_7/case_7.cc:323]   --->   Operation 303 'trunc' 'trunc_ln323_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i13 %m75" [HLS/case_7/case_7.cc:324]   --->   Operation 304 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 305 [1/1] (8.20ns)   --->   "%mul_ln324 = mul i26 %zext_ln321, i26 %zext_ln324" [HLS/case_7/case_7.cc:324]   --->   Operation 305 'mul' 'mul_ln324' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 306 [1/1] (0.00ns)   --->   "%m93 = trunc i26 %mul_ln324" [HLS/case_7/case_7.cc:324]   --->   Operation 306 'trunc' 'm93' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 307 [1/1] (0.00ns)   --->   "%specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln324, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:66]   --->   Operation 307 'specfucore' 'specfucore_ln66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i22 %mul_ln322" [HLS/case_7/case_7.cc:331]   --->   Operation 308 'trunc' 'trunc_ln331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln345 = trunc i22 %mul_ln322" [HLS/case_7/case_7.cc:345]   --->   Operation 309 'trunc' 'trunc_ln345' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.20>
ST_9 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln317_1 = zext i9 %m84" [HLS/case_7/case_7.cc:317]   --->   Operation 310 'zext' 'zext_ln317_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 311 [1/1] (6.78ns)   --->   "%mul_ln317 = mul i13 %zext_ln317_1, i13 %zext_ln317_1" [HLS/case_7/case_7.cc:317]   --->   Operation 311 'mul' 'mul_ln317' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i13 %mul_ln317" [HLS/case_7/case_7.cc:329]   --->   Operation 312 'trunc' 'trunc_ln329' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln317, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:59]   --->   Operation 313 'specfucore' 'specfucore_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 314 [2/4] (1.05ns) (root node of the DSP)   --->   "%m89 = mul i10 %add_ln320, i10 %sext_ln320" [HLS/case_7/case_7.cc:320]   --->   Operation 314 'mul' 'm89' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i9 %add_ln303" [HLS/case_7/case_7.cc:325]   --->   Operation 315 'sext' 'sext_ln325' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln325_2 = zext i13 %m93" [HLS/case_7/case_7.cc:325]   --->   Operation 316 'zext' 'zext_ln325_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 317 [1/1] (8.20ns)   --->   "%mul_ln325 = mul i19 %zext_ln325_2, i19 %sext_ln325" [HLS/case_7/case_7.cc:325]   --->   Operation 317 'mul' 'mul_ln325' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 318 [1/1] (0.00ns)   --->   "%m94 = trunc i19 %mul_ln325" [HLS/case_7/case_7.cc:325]   --->   Operation 318 'trunc' 'm94' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%specfucore_ln67 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln325, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:67]   --->   Operation 319 'specfucore' 'specfucore_ln67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln326 = zext i7 %add_ln314" [HLS/case_7/case_7.cc:326]   --->   Operation 320 'zext' 'zext_ln326' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln326_1 = zext i7 %add_ln314" [HLS/case_7/case_7.cc:326]   --->   Operation 321 'zext' 'zext_ln326_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i7 %m90" [HLS/case_7/case_7.cc:326]   --->   Operation 322 'sext' 'sext_ln326' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 323 [1/1] (5.90ns)   --->   "%mul_ln326 = mul i14 %zext_ln326_1, i14 %sext_ln326" [HLS/case_7/case_7.cc:326]   --->   Operation 323 'mul' 'mul_ln326' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 324 [1/1] (0.00ns)   --->   "%m95 = trunc i14 %mul_ln326" [HLS/case_7/case_7.cc:326]   --->   Operation 324 'trunc' 'm95' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%specfucore_ln68 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln326, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:68]   --->   Operation 325 'specfucore' 'specfucore_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln327 = sext i7 %m77" [HLS/case_7/case_7.cc:327]   --->   Operation 326 'sext' 'sext_ln327' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (5.61ns)   --->   "%m96 = mul i13 %m76, i13 %sext_ln327" [HLS/case_7/case_7.cc:327]   --->   Operation 327 'mul' 'm96' <Predicate = true> <Delay = 5.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln328 = sext i7 %m90" [HLS/case_7/case_7.cc:328]   --->   Operation 328 'sext' 'sext_ln328' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i13 %m96" [HLS/case_7/case_7.cc:328]   --->   Operation 329 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 330 [1/1] (1.54ns)   --->   "%m97 = add i12 %trunc_ln328, i12 %sext_ln328" [HLS/case_7/case_7.cc:328]   --->   Operation 330 'add' 'm97' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i14 %m91" [HLS/case_7/case_7.cc:330]   --->   Operation 331 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln330_1 = sext i13 %m74" [HLS/case_7/case_7.cc:330]   --->   Operation 332 'sext' 'sext_ln330_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 333 [1/1] (1.81ns)   --->   "%add_ln330 = add i15 %sext_ln330, i15 %sext_ln330_1" [HLS/case_7/case_7.cc:330]   --->   Operation 333 'add' 'add_ln330' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 334 [1/1] (1.73ns)   --->   "%m100 = add i10 %trunc_ln331, i10 %sext_ln313_2" [HLS/case_7/case_7.cc:331]   --->   Operation 334 'add' 'm100' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i15 %add_ln330" [HLS/case_7/case_7.cc:332]   --->   Operation 335 'trunc' 'trunc_ln332' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln335 = zext i11 %m81" [HLS/case_7/case_7.cc:335]   --->   Operation 336 'zext' 'zext_ln335' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (7.49ns)   --->   "%mul_ln338 = mul i13 %zext_ln326, i13 %zext_ln335" [HLS/case_7/case_7.cc:338]   --->   Operation 337 'mul' 'mul_ln338' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%m107 = trunc i13 %mul_ln338" [HLS/case_7/case_7.cc:338]   --->   Operation 338 'trunc' 'm107' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln338, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:80]   --->   Operation 339 'specfucore' 'specfucore_ln80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i7 %m90" [HLS/case_7/case_7.cc:345]   --->   Operation 340 'sext' 'sext_ln345' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (4.35ns)   --->   "%m114 = mul i9 %trunc_ln345, i9 %sext_ln345" [HLS/case_7/case_7.cc:345]   --->   Operation 341 'mul' 'm114' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln346 = trunc i13 %m96" [HLS/case_7/case_7.cc:346]   --->   Operation 342 'trunc' 'trunc_ln346' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln346 = sext i9 %add_ln319" [HLS/case_7/case_7.cc:346]   --->   Operation 343 'sext' 'sext_ln346' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 344 [1/1] (1.63ns)   --->   "%m115 = add i11 %trunc_ln346, i11 %sext_ln346" [HLS/case_7/case_7.cc:346]   --->   Operation 344 'add' 'm115' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln351_1 = trunc i12 %m97" [HLS/case_7/case_7.cc:351]   --->   Operation 345 'trunc' 'trunc_ln351_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln355 = trunc i11 %m115" [HLS/case_7/case_7.cc:355]   --->   Operation 346 'trunc' 'trunc_ln355' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln455 = sext i9 %m114" [HLS/case_7/case_7.cc:455]   --->   Operation 347 'sext' 'sext_ln455' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln455 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln455" [HLS/case_7/case_7.cc:455]   --->   Operation 348 'write' 'write_ln455' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.20>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i7 %m77" [HLS/case_7/case_7.cc:313]   --->   Operation 349 'sext' 'sext_ln313' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/4] (0.00ns) (root node of the DSP)   --->   "%m89 = mul i10 %add_ln320, i10 %sext_ln320" [HLS/case_7/case_7.cc:320]   --->   Operation 350 'mul' 'm89' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln323 = trunc i10 %m89" [HLS/case_7/case_7.cc:323]   --->   Operation 351 'trunc' 'trunc_ln323' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (1.82ns)   --->   "%m92 = add i9 %trunc_ln323_1, i9 %trunc_ln323" [HLS/case_7/case_7.cc:323]   --->   Operation 352 'add' 'm92' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln325 = zext i13 %m93" [HLS/case_7/case_7.cc:325]   --->   Operation 353 'zext' 'zext_ln325' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln325_1 = zext i13 %m93" [HLS/case_7/case_7.cc:325]   --->   Operation 354 'zext' 'zext_ln325_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (3.78ns)   --->   "%m98 = mul i6 %trunc_ln329, i6 %trunc_ln329_1" [HLS/case_7/case_7.cc:329]   --->   Operation 355 'mul' 'm98' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (4.52ns)   --->   "%m101 = mul i10 %trunc_ln332, i10 %m89" [HLS/case_7/case_7.cc:332]   --->   Operation 356 'mul' 'm101' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln333 = zext i13 %m96" [HLS/case_7/case_7.cc:333]   --->   Operation 357 'zext' 'zext_ln333' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 358 [1/1] (8.20ns)   --->   "%mul_ln333 = mul i26 %zext_ln333, i26 %zext_ln325_1" [HLS/case_7/case_7.cc:333]   --->   Operation 358 'mul' 'mul_ln333' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.00ns)   --->   "%m102 = trunc i26 %mul_ln333" [HLS/case_7/case_7.cc:333]   --->   Operation 359 'trunc' 'm102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 360 [1/1] (0.00ns)   --->   "%specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i26 %mul_ln333, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:75]   --->   Operation 360 'specfucore' 'specfucore_ln75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln335_1 = zext i11 %m81" [HLS/case_7/case_7.cc:335]   --->   Operation 361 'zext' 'zext_ln335_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln335 = sext i11 %m81" [HLS/case_7/case_7.cc:335]   --->   Operation 362 'sext' 'sext_ln335' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 363 [1/1] (7.49ns)   --->   "%mul_ln335 = mul i18 %sext_ln335, i18 %sext_ln313" [HLS/case_7/case_7.cc:335]   --->   Operation 363 'mul' 'mul_ln335' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln335, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:77]   --->   Operation 364 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 365 [1/1] (0.00ns)   --->   "%m104 = trunc i18 %mul_ln335" [HLS/case_7/case_7.cc:335]   --->   Operation 365 'trunc' 'm104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln337 = sext i7 %m95" [HLS/case_7/case_7.cc:337]   --->   Operation 366 'sext' 'sext_ln337' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 367 [1/1] (7.49ns)   --->   "%mul_ln337 = mul i15 %zext_ln335_1, i15 %sext_ln337" [HLS/case_7/case_7.cc:337]   --->   Operation 367 'mul' 'mul_ln337' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 368 [1/1] (0.00ns)   --->   "%m106 = trunc i15 %mul_ln337" [HLS/case_7/case_7.cc:355]   --->   Operation 368 'trunc' 'm106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 369 [1/1] (0.00ns)   --->   "%specfucore_ln79 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln337, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:79]   --->   Operation 369 'specfucore' 'specfucore_ln79' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln339 = trunc i9 %m92" [HLS/case_7/case_7.cc:339]   --->   Operation 370 'trunc' 'trunc_ln339' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i11 %m115" [HLS/case_7/case_7.cc:350]   --->   Operation 371 'zext' 'zext_ln350_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 372 [1/1] (8.20ns)   --->   "%mul_ln350 = mul i23 %zext_ln325, i23 %zext_ln350_1" [HLS/case_7/case_7.cc:350]   --->   Operation 372 'mul' 'mul_ln350' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 373 [1/1] (0.00ns)   --->   "%m119 = trunc i23 %mul_ln350" [HLS/case_7/case_7.cc:350]   --->   Operation 373 'trunc' 'm119' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 374 [1/1] (0.00ns)   --->   "%specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln350, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:92]   --->   Operation 374 'specfucore' 'specfucore_ln92' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.91>
ST_11 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln313_1 = sext i7 %m77" [HLS/case_7/case_7.cc:313]   --->   Operation 375 'sext' 'sext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i9 %m84" [HLS/case_7/case_7.cc:317]   --->   Operation 376 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i15 %add_ln330" [HLS/case_7/case_7.cc:332]   --->   Operation 377 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln334 = sext i13 %m102" [HLS/case_7/case_7.cc:334]   --->   Operation 378 'sext' 'sext_ln334' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i13 %m102" [HLS/case_7/case_7.cc:334]   --->   Operation 379 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 380 [1/1] (8.20ns)   --->   "%mul_ln334 = mul i20 %zext_ln334, i20 %sext_ln313_1" [HLS/case_7/case_7.cc:334]   --->   Operation 380 'mul' 'mul_ln334' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [1/1] (0.00ns)   --->   "%m103 = trunc i20 %mul_ln334" [HLS/case_7/case_7.cc:334]   --->   Operation 381 'trunc' 'm103' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 382 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln334, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:76]   --->   Operation 382 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i9 %m92" [HLS/case_7/case_7.cc:336]   --->   Operation 383 'zext' 'zext_ln336' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 384 [1/1] (6.78ns)   --->   "%mul_ln336 = mul i18 %zext_ln336, i18 %zext_ln317" [HLS/case_7/case_7.cc:336]   --->   Operation 384 'mul' 'mul_ln336' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [1/1] (0.00ns)   --->   "%m105 = trunc i18 %mul_ln336" [HLS/case_7/case_7.cc:336]   --->   Operation 385 'trunc' 'm105' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 386 [1/1] (0.00ns)   --->   "%specfucore_ln78 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln336, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:78]   --->   Operation 386 'specfucore' 'specfucore_ln78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln339 = sext i5 %m87" [HLS/case_7/case_7.cc:339]   --->   Operation 387 'sext' 'sext_ln339' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 388 [1/1] (8.91ns)   --->   "%mul_ln340 = mul i28 %sext_ln332, i28 %sext_ln334" [HLS/case_7/case_7.cc:340]   --->   Operation 388 'mul' 'mul_ln340' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 389 [1/1] (0.00ns)   --->   "%specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i28 %mul_ln340, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:82]   --->   Operation 389 'specfucore' 'specfucore_ln82' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 390 [1/1] (0.00ns)   --->   "%m109 = trunc i28 %mul_ln340" [HLS/case_7/case_7.cc:340]   --->   Operation 390 'trunc' 'm109' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i6 %m98" [HLS/case_7/case_7.cc:341]   --->   Operation 391 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 392 [1/1] (5.38ns)   --->   "%mul_ln341 = mul i11 %zext_ln341, i11 %sext_ln339" [HLS/case_7/case_7.cc:341]   --->   Operation 392 'mul' 'mul_ln341' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 393 [1/1] (0.00ns)   --->   "%m110 = trunc i11 %mul_ln341" [HLS/case_7/case_7.cc:341]   --->   Operation 393 'trunc' 'm110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 394 [1/1] (0.00ns)   --->   "%specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln341, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:83]   --->   Operation 394 'specfucore' 'specfucore_ln83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i11 %m104" [HLS/case_7/case_7.cc:342]   --->   Operation 395 'sext' 'sext_ln342' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 396 [1/1] (7.49ns)   --->   "%mul_ln342 = mul i22 %sext_ln342, i22 %sext_ln342" [HLS/case_7/case_7.cc:342]   --->   Operation 396 'mul' 'mul_ln342' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 397 [1/1] (0.00ns)   --->   "%specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln342, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:84]   --->   Operation 397 'specfucore' 'specfucore_ln84' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 398 [1/1] (0.00ns)   --->   "%m111 = trunc i22 %mul_ln342" [HLS/case_7/case_7.cc:342]   --->   Operation 398 'trunc' 'm111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i10 %m100" [HLS/case_7/case_7.cc:343]   --->   Operation 399 'zext' 'zext_ln343' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln343_1 = zext i10 %m101" [HLS/case_7/case_7.cc:343]   --->   Operation 400 'zext' 'zext_ln343_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 401 [1/1] (7.13ns)   --->   "%mul_ln343 = mul i20 %zext_ln343_1, i20 %zext_ln343" [HLS/case_7/case_7.cc:343]   --->   Operation 401 'mul' 'mul_ln343' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 402 [1/1] (0.00ns)   --->   "%m112 = trunc i20 %mul_ln343" [HLS/case_7/case_7.cc:343]   --->   Operation 402 'trunc' 'm112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 403 [1/1] (0.00ns)   --->   "%specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln343, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:85]   --->   Operation 403 'specfucore' 'specfucore_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i20 %mul_ln343" [HLS/case_7/case_7.cc:351]   --->   Operation 404 'trunc' 'trunc_ln351' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln354 = trunc i22 %mul_ln342" [HLS/case_7/case_7.cc:354]   --->   Operation 405 'trunc' 'trunc_ln354' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln367_1 = trunc i22 %mul_ln342" [HLS/case_7/case_7.cc:367]   --->   Operation 406 'trunc' 'trunc_ln367_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 407 [1/1] (0.00ns)   --->   "%sext_ln454 = sext i15 %m109" [HLS/case_7/case_7.cc:454]   --->   Operation 407 'sext' 'sext_ln454' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln454 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln454" [HLS/case_7/case_7.cc:454]   --->   Operation 408 'write' 'write_ln454' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.13>
ST_12 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i6 %m107" [HLS/case_7/case_7.cc:344]   --->   Operation 409 'sext' 'sext_ln344' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 410 [1/1] (1.54ns)   --->   "%m113 = add i12 %m111, i12 %sext_ln344" [HLS/case_7/case_7.cc:344]   --->   Operation 410 'add' 'm113' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln348 = sext i9 %m105" [HLS/case_7/case_7.cc:348]   --->   Operation 411 'sext' 'sext_ln348' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 412 [1/1] (1.54ns)   --->   "%add_ln348 = add i12 %m103, i12 %sext_ln348" [HLS/case_7/case_7.cc:348]   --->   Operation 412 'add' 'add_ln348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [1/1] (1.82ns)   --->   "%m120 = add i6 %trunc_ln351, i6 %trunc_ln351_1" [HLS/case_7/case_7.cc:351]   --->   Operation 413 'add' 'm120' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln352 = sext i9 %m105" [HLS/case_7/case_7.cc:352]   --->   Operation 414 'sext' 'sext_ln352' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 415 [1/1] (0.00ns)   --->   "%sext_ln352_1 = sext i10 %m112" [HLS/case_7/case_7.cc:352]   --->   Operation 415 'sext' 'sext_ln352_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 416 [1/1] (7.13ns)   --->   "%mul_ln352 = mul i19 %sext_ln352_1, i19 %sext_ln352" [HLS/case_7/case_7.cc:352]   --->   Operation 416 'mul' 'mul_ln352' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln352, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:94]   --->   Operation 417 'specfucore' 'specfucore_ln94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/1] (0.00ns)   --->   "%m121 = trunc i19 %mul_ln352" [HLS/case_7/case_7.cc:352]   --->   Operation 418 'trunc' 'm121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln354 = zext i5 %m110" [HLS/case_7/case_7.cc:354]   --->   Operation 419 'zext' 'zext_ln354' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln354_2 = zext i5 %trunc_ln354" [HLS/case_7/case_7.cc:354]   --->   Operation 420 'zext' 'zext_ln354_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/1] (4.86ns)   --->   "%mul_ln354 = mul i10 %zext_ln354_2, i10 %zext_ln354" [HLS/case_7/case_7.cc:354]   --->   Operation 421 'mul' 'mul_ln354' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%m123 = trunc i10 %mul_ln354" [HLS/case_7/case_7.cc:354]   --->   Operation 422 'trunc' 'm123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln354, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:96]   --->   Operation 423 'specfucore' 'specfucore_ln96' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 424 [1/1] (1.87ns)   --->   "%m124 = add i7 %m106, i7 %trunc_ln355" [HLS/case_7/case_7.cc:355]   --->   Operation 424 'add' 'm124' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (5.38ns)   --->   "%mul_ln363 = mul i12 %sext_ln344, i12 %sext_ln344" [HLS/case_7/case_7.cc:363]   --->   Operation 425 'mul' 'mul_ln363' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%specfucore_ln105 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln363, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:105]   --->   Operation 426 'specfucore' 'specfucore_ln105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/1] (0.00ns)   --->   "%m132 = trunc i12 %mul_ln363" [HLS/case_7/case_7.cc:363]   --->   Operation 427 'trunc' 'm132' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.85>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln347 = zext i9 %m94" [HLS/case_7/case_7.cc:347]   --->   Operation 428 'zext' 'zext_ln347' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln347_2 = zext i12 %m113" [HLS/case_7/case_7.cc:347]   --->   Operation 429 'zext' 'zext_ln347_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (7.85ns)   --->   "%mul_ln347 = mul i19 %zext_ln347_2, i19 %zext_ln347" [HLS/case_7/case_7.cc:347]   --->   Operation 430 'mul' 'mul_ln347' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%m116 = trunc i19 %mul_ln347" [HLS/case_7/case_7.cc:347]   --->   Operation 431 'trunc' 'm116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (0.00ns)   --->   "%specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln347, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:89]   --->   Operation 432 'specfucore' 'specfucore_ln89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i6 %m120" [HLS/case_7/case_7.cc:356]   --->   Operation 433 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln356_1 = sext i5 %m123" [HLS/case_7/case_7.cc:356]   --->   Operation 434 'sext' 'sext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 435 [1/1] (5.38ns)   --->   "%mul_ln356 = mul i11 %zext_ln356, i11 %sext_ln356_1" [HLS/case_7/case_7.cc:356]   --->   Operation 435 'mul' 'mul_ln356' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/1] (0.00ns)   --->   "%m125 = trunc i11 %mul_ln356" [HLS/case_7/case_7.cc:356]   --->   Operation 436 'trunc' 'm125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 437 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln356, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:98]   --->   Operation 437 'specfucore' 'specfucore_ln98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln361 = zext i12 %m121" [HLS/case_7/case_7.cc:361]   --->   Operation 438 'zext' 'zext_ln361' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln361_1 = zext i12 %m121" [HLS/case_7/case_7.cc:361]   --->   Operation 439 'zext' 'zext_ln361_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln361_2 = zext i11 %m119" [HLS/case_7/case_7.cc:361]   --->   Operation 440 'zext' 'zext_ln361_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 441 [1/1] (7.85ns)   --->   "%mul_ln361 = mul i17 %zext_ln361_1, i17 %zext_ln361_2" [HLS/case_7/case_7.cc:361]   --->   Operation 441 'mul' 'mul_ln361' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 442 [1/1] (0.00ns)   --->   "%m130 = trunc i17 %mul_ln361" [HLS/case_7/case_7.cc:361]   --->   Operation 442 'trunc' 'm130' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 443 [1/1] (0.00ns)   --->   "%specfucore_ln103 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln361, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:103]   --->   Operation 443 'specfucore' 'specfucore_ln103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i7 %m124" [HLS/case_7/case_7.cc:374]   --->   Operation 444 'sext' 'sext_ln374' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 445 [1/1] (7.85ns)   --->   "%mul_ln374 = mul i19 %zext_ln361, i19 %sext_ln374" [HLS/case_7/case_7.cc:374]   --->   Operation 445 'mul' 'mul_ln374' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 446 [1/1] (0.00ns)   --->   "%m143 = trunc i19 %mul_ln374" [HLS/case_7/case_7.cc:374]   --->   Operation 446 'trunc' 'm143' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 447 [1/1] (0.00ns)   --->   "%specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln374, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:116]   --->   Operation 447 'specfucore' 'specfucore_ln116' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln457 = sext i12 %m143" [HLS/case_7/case_7.cc:457]   --->   Operation 448 'sext' 'sext_ln457' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 449 [1/1] (0.00ns)   --->   "%write_ln457 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln457" [HLS/case_7/case_7.cc:457]   --->   Operation 449 'write' 'write_ln457' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 7.85>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i5 %m87" [HLS/case_7/case_7.cc:366]   --->   Operation 450 'sext' 'sext_ln366' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln347_1 = zext i12 %m113" [HLS/case_7/case_7.cc:347]   --->   Operation 451 'zext' 'zext_ln347_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln349 = sext i9 %m116" [HLS/case_7/case_7.cc:349]   --->   Operation 452 'sext' 'sext_ln349' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (1.54ns)   --->   "%add_ln362 = add i12 %m97, i12 %sext_ln349" [HLS/case_7/case_7.cc:362]   --->   Operation 453 'add' 'add_ln362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln354_1 = zext i12 %m111" [HLS/case_7/case_7.cc:354]   --->   Operation 454 'zext' 'zext_ln354_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (7.85ns)   --->   "%mul_ln357 = mul i24 %zext_ln354_1, i24 %zext_ln347_1" [HLS/case_7/case_7.cc:357]   --->   Operation 455 'mul' 'mul_ln357' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%m126 = trunc i24 %mul_ln357" [HLS/case_7/case_7.cc:357]   --->   Operation 456 'trunc' 'm126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns)   --->   "%specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln357, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:99]   --->   Operation 457 'specfucore' 'specfucore_ln99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i5 %m125" [HLS/case_7/case_7.cc:358]   --->   Operation 458 'sext' 'sext_ln358' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln358_1 = sext i11 %m119" [HLS/case_7/case_7.cc:358]   --->   Operation 459 'sext' 'sext_ln358_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (5.63ns)   --->   "%m127 = mul i15 %sext_ln358_1, i15 %sext_ln358" [HLS/case_7/case_7.cc:358]   --->   Operation 460 'mul' 'm127' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln359_3 = zext i12 %add_ln348" [HLS/case_7/case_7.cc:359]   --->   Operation 461 'zext' 'zext_ln359_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln360 = sext i5 %m125" [HLS/case_7/case_7.cc:360]   --->   Operation 462 'sext' 'sext_ln360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln360 = zext i7 %m106" [HLS/case_7/case_7.cc:360]   --->   Operation 463 'zext' 'zext_ln360' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (5.90ns)   --->   "%mul_ln360 = mul i12 %zext_ln360, i12 %sext_ln360" [HLS/case_7/case_7.cc:360]   --->   Operation 464 'mul' 'mul_ln360' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%m129 = trunc i12 %mul_ln360" [HLS/case_7/case_7.cc:360]   --->   Operation 465 'trunc' 'm129' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln360, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:102]   --->   Operation 466 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln362 = sext i5 %m123" [HLS/case_7/case_7.cc:362]   --->   Operation 467 'sext' 'sext_ln362' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (1.54ns)   --->   "%m131 = add i12 %add_ln362, i12 %sext_ln362" [HLS/case_7/case_7.cc:362]   --->   Operation 468 'add' 'm131' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 469 [1/1] (3.78ns)   --->   "%m133 = mul i6 %m120, i6 %m120" [HLS/case_7/case_7.cc:364]   --->   Operation 469 'mul' 'm133' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i12 %m131" [HLS/case_7/case_7.cc:367]   --->   Operation 470 'trunc' 'trunc_ln367' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln366 = trunc i12 %m131" [HLS/case_7/case_7.cc:366]   --->   Operation 471 'trunc' 'trunc_ln366' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (3.78ns)   --->   "%mul_ln366 = mul i6 %trunc_ln366, i6 %sext_ln366" [HLS/case_7/case_7.cc:366]   --->   Operation 472 'mul' 'mul_ln366' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln367_2 = trunc i12 %add_ln362" [HLS/case_7/case_7.cc:367]   --->   Operation 473 'trunc' 'trunc_ln367_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 474 [1/1] (7.85ns)   --->   "%mul_ln368 = mul i24 %zext_ln359_3, i24 %zext_ln347_1" [HLS/case_7/case_7.cc:368]   --->   Operation 474 'mul' 'mul_ln368' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%m137 = trunc i24 %mul_ln368" [HLS/case_7/case_7.cc:368]   --->   Operation 475 'trunc' 'm137' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%specfucore_ln110 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln368, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:110]   --->   Operation 476 'specfucore' 'specfucore_ln110' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i8 %m130" [HLS/case_7/case_7.cc:369]   --->   Operation 477 'zext' 'zext_ln369_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (7.49ns)   --->   "%mul_ln369 = mul i17 %zext_ln361_2, i17 %zext_ln369_1" [HLS/case_7/case_7.cc:369]   --->   Operation 478 'mul' 'mul_ln369' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%m138 = trunc i17 %mul_ln369" [HLS/case_7/case_7.cc:369]   --->   Operation 479 'trunc' 'm138' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (0.00ns)   --->   "%specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln369, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:111]   --->   Operation 480 'specfucore' 'specfucore_ln111' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln375 = trunc i24 %mul_ln357" [HLS/case_7/case_7.cc:375]   --->   Operation 481 'trunc' 'trunc_ln375' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.91>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i11 %m115" [HLS/case_7/case_7.cc:350]   --->   Operation 482 'zext' 'zext_ln350' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i6 %m98" [HLS/case_7/case_7.cc:353]   --->   Operation 483 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln353_1 = zext i12 %add_ln362" [HLS/case_7/case_7.cc:353]   --->   Operation 484 'zext' 'zext_ln353_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (7.85ns)   --->   "%mul_ln353 = mul i13 %zext_ln353_1, i13 %zext_ln353" [HLS/case_7/case_7.cc:353]   --->   Operation 485 'mul' 'mul_ln353' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%m122 = trunc i13 %mul_ln353" [HLS/case_7/case_7.cc:353]   --->   Operation 486 'trunc' 'm122' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln95 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln353, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:95]   --->   Operation 487 'specfucore' 'specfucore_ln95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i5 %m123" [HLS/case_7/case_7.cc:356]   --->   Operation 488 'sext' 'sext_ln356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln359_1 = zext i15 %m127" [HLS/case_7/case_7.cc:359]   --->   Operation 489 'zext' 'zext_ln359_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln359_2 = zext i12 %add_ln348" [HLS/case_7/case_7.cc:359]   --->   Operation 490 'zext' 'zext_ln359_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln359_4 = zext i12 %add_ln348" [HLS/case_7/case_7.cc:359]   --->   Operation 491 'zext' 'zext_ln359_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (8.91ns)   --->   "%mul_ln359 = mul i23 %zext_ln359_1, i23 %zext_ln359_4" [HLS/case_7/case_7.cc:359]   --->   Operation 492 'mul' 'mul_ln359' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns)   --->   "%m128 = trunc i23 %mul_ln359" [HLS/case_7/case_7.cc:359]   --->   Operation 493 'trunc' 'm128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln359, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:101]   --->   Operation 494 'specfucore' 'specfucore_ln101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (4.35ns)   --->   "%m134 = mul i9 %trunc_ln367_1, i9 %trunc_ln367" [HLS/case_7/case_7.cc:367]   --->   Operation 495 'mul' 'm134' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (3.78ns)   --->   "%m135 = mul i6 %mul_ln366, i6 %trunc_ln339" [HLS/case_7/case_7.cc:366]   --->   Operation 496 'mul' 'm135' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln370 = sext i7 %m129" [HLS/case_7/case_7.cc:370]   --->   Operation 497 'sext' 'sext_ln370' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (7.85ns)   --->   "%mul_ln370 = mul i19 %zext_ln359_2, i19 %sext_ln370" [HLS/case_7/case_7.cc:370]   --->   Operation 498 'mul' 'mul_ln370' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%m139 = trunc i19 %mul_ln370" [HLS/case_7/case_7.cc:370]   --->   Operation 499 'trunc' 'm139' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln370, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:112]   --->   Operation 500 'specfucore' 'specfucore_ln112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln371_3 = zext i8 %m138" [HLS/case_7/case_7.cc:371]   --->   Operation 501 'zext' 'zext_ln371_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (7.49ns)   --->   "%mul_ln372 = mul i16 %zext_ln350, i16 %sext_ln356" [HLS/case_7/case_7.cc:372]   --->   Operation 502 'mul' 'mul_ln372' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%m141 = trunc i16 %mul_ln372" [HLS/case_7/case_7.cc:372]   --->   Operation 503 'trunc' 'm141' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln372, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:114]   --->   Operation 504 'specfucore' 'specfucore_ln114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln373 = zext i12 %m131" [HLS/case_7/case_7.cc:373]   --->   Operation 505 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (7.85ns)   --->   "%mul_ln373 = mul i13 %zext_ln371_3, i13 %zext_ln373" [HLS/case_7/case_7.cc:373]   --->   Operation 506 'mul' 'mul_ln373' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%m142 = trunc i13 %mul_ln373" [HLS/case_7/case_7.cc:386]   --->   Operation 507 'trunc' 'm142' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln373, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:115]   --->   Operation 508 'specfucore' 'specfucore_ln115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln375 = sext i6 %m133" [HLS/case_7/case_7.cc:375]   --->   Operation 509 'sext' 'sext_ln375' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 510 [1/1] (5.63ns)   --->   "%m144 = mul i11 %trunc_ln375, i11 %sext_ln375" [HLS/case_7/case_7.cc:375]   --->   Operation 510 'mul' 'm144' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i11 %m144" [HLS/case_7/case_7.cc:188]   --->   Operation 511 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 512 [1/1] (5.62ns)   --->   "%m145 = mul i12 %m126, i12 %m131" [HLS/case_7/case_7.cc:395]   --->   Operation 512 'mul' 'm145' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [1/1] (1.91ns)   --->   "%m147 = add i8 %m138, i8 %m132" [HLS/case_7/case_7.cc:378]   --->   Operation 513 'add' 'm147' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln396 = trunc i6 %m135" [HLS/case_7/case_7.cc:396]   --->   Operation 514 'trunc' 'trunc_ln396' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln385 = trunc i9 %m134" [HLS/case_7/case_7.cc:385]   --->   Operation 515 'trunc' 'trunc_ln385' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln385_1 = trunc i16 %mul_ln372" [HLS/case_7/case_7.cc:385]   --->   Operation 516 'trunc' 'trunc_ln385_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln394 = trunc i12 %m145" [HLS/case_7/case_7.cc:394]   --->   Operation 517 'trunc' 'trunc_ln394' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 518 [1/1] (1.54ns)   --->   "%m164 = add i12 %m145, i12 %m137" [HLS/case_7/case_7.cc:401]   --->   Operation 518 'add' 'm164' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln396_1 = trunc i16 %mul_ln372" [HLS/case_7/case_7.cc:396]   --->   Operation 519 'trunc' 'trunc_ln396_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 520 [1/1] (3.49ns)   --->   "%mul_ln396 = mul i5 %m125, i5 %trunc_ln396" [HLS/case_7/case_7.cc:396]   --->   Operation 520 'mul' 'mul_ln396' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln456 = sext i6 %m122" [HLS/case_7/case_7.cc:456]   --->   Operation 521 'sext' 'sext_ln456' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%write_ln456 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln456" [HLS/case_7/case_7.cc:456]   --->   Operation 522 'write' 'write_ln456' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.91>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i15 %m127" [HLS/case_7/case_7.cc:359]   --->   Operation 523 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (4.35ns)   --->   "%m136 = mul i9 %m134, i9 %trunc_ln367_2" [HLS/case_7/case_7.cc:367]   --->   Operation 524 'mul' 'm136' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i8 %m130" [HLS/case_7/case_7.cc:369]   --->   Operation 525 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln371_2 = zext i8 %m138" [HLS/case_7/case_7.cc:371]   --->   Operation 526 'zext' 'zext_ln371_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i6 %m142" [HLS/case_7/case_7.cc:377]   --->   Operation 527 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln377_1 = zext i6 %m142" [HLS/case_7/case_7.cc:377]   --->   Operation 528 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (6.42ns)   --->   "%mul_ln377 = mul i11 %zext_ln369, i11 %zext_ln377_1" [HLS/case_7/case_7.cc:377]   --->   Operation 529 'mul' 'mul_ln377' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%m146 = trunc i11 %mul_ln377" [HLS/case_7/case_7.cc:377]   --->   Operation 530 'trunc' 'm146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln377, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:119]   --->   Operation 531 'specfucore' 'specfucore_ln119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i6 %m135" [HLS/case_7/case_7.cc:379]   --->   Operation 532 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln379_1 = zext i6 %m135" [HLS/case_7/case_7.cc:379]   --->   Operation 533 'zext' 'zext_ln379_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (5.38ns)   --->   "%mul_ln379 = mul i12 %zext_ln377, i12 %zext_ln379_1" [HLS/case_7/case_7.cc:379]   --->   Operation 534 'mul' 'mul_ln379' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (0.00ns)   --->   "%m148 = trunc i12 %mul_ln379" [HLS/case_7/case_7.cc:379]   --->   Operation 535 'trunc' 'm148' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 536 [1/1] (0.00ns)   --->   "%specfucore_ln121 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln379, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:121]   --->   Operation 536 'specfucore' 'specfucore_ln121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i11 %m128" [HLS/case_7/case_7.cc:380]   --->   Operation 537 'zext' 'zext_ln380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 538 [1/1] (7.49ns)   --->   "%mul_ln380 = mul i17 %zext_ln380, i17 %zext_ln371_2" [HLS/case_7/case_7.cc:380]   --->   Operation 538 'mul' 'mul_ln380' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%m149 = trunc i17 %mul_ln380" [HLS/case_7/case_7.cc:380]   --->   Operation 539 'trunc' 'm149' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln380, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:122]   --->   Operation 540 'specfucore' 'specfucore_ln122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln381 = zext i8 %m147" [HLS/case_7/case_7.cc:381]   --->   Operation 541 'zext' 'zext_ln381' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (8.91ns)   --->   "%mul_ln381 = mul i17 %zext_ln359, i17 %zext_ln381" [HLS/case_7/case_7.cc:381]   --->   Operation 542 'mul' 'mul_ln381' <Predicate = true> <Delay = 8.91> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%m150 = trunc i17 %mul_ln381" [HLS/case_7/case_7.cc:381]   --->   Operation 543 'trunc' 'm150' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln381, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:123]   --->   Operation 544 'specfucore' 'specfucore_ln123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%specfucore_ln124 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln381, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:124]   --->   Operation 545 'specfucore' 'specfucore_ln124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%m151 = trunc i17 %mul_ln381" [HLS/case_7/case_7.cc:382]   --->   Operation 546 'trunc' 'm151' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (5.63ns)   --->   "%m153 = mul i11 %m128, i11 %m144" [HLS/case_7/case_7.cc:393]   --->   Operation 547 'mul' 'm153' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln385 = sext i10 %m141" [HLS/case_7/case_7.cc:385]   --->   Operation 548 'sext' 'sext_ln385' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (3.78ns)   --->   "%m154 = mul i6 %trunc_ln385, i6 %trunc_ln385_1" [HLS/case_7/case_7.cc:385]   --->   Operation 549 'mul' 'm154' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 550 [1/1] (1.82ns)   --->   "%m155 = add i6 %m154, i6 %m142" [HLS/case_7/case_7.cc:386]   --->   Operation 550 'add' 'm155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i12 %m139" [HLS/case_7/case_7.cc:387]   --->   Operation 551 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i12 %m139" [HLS/case_7/case_7.cc:387]   --->   Operation 552 'zext' 'zext_ln387_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 553 [1/1] (7.85ns)   --->   "%mul_ln387 = mul i22 %zext_ln387_1, i22 %sext_ln385" [HLS/case_7/case_7.cc:387]   --->   Operation 553 'mul' 'mul_ln387' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [1/1] (0.00ns)   --->   "%m156 = trunc i22 %mul_ln387" [HLS/case_7/case_7.cc:387]   --->   Operation 554 'trunc' 'm156' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 555 [1/1] (0.00ns)   --->   "%specfucore_ln129 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln387, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:129]   --->   Operation 555 'specfucore' 'specfucore_ln129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 556 [1/1] (7.85ns)   --->   "%mul_ln391 = mul i13 %zext_ln387, i13 %zext_ln379" [HLS/case_7/case_7.cc:391]   --->   Operation 556 'mul' 'mul_ln391' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln405 = trunc i13 %mul_ln391" [HLS/case_7/case_7.cc:405]   --->   Operation 557 'trunc' 'trunc_ln405' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln391, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:133]   --->   Operation 558 'specfucore' 'specfucore_ln133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 559 [1/1] (3.49ns)   --->   "%m165 = mul i5 %mul_ln396, i5 %trunc_ln396_1" [HLS/case_7/case_7.cc:396]   --->   Operation 559 'mul' 'm165' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln399 = trunc i12 %mul_ln379" [HLS/case_7/case_7.cc:399]   --->   Operation 560 'trunc' 'trunc_ln399' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln399_1 = trunc i6 %m154" [HLS/case_7/case_7.cc:399]   --->   Operation 561 'trunc' 'trunc_ln399_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln458 = sext i8 %m150" [HLS/case_7/case_7.cc:458]   --->   Operation 562 'sext' 'sext_ln458' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%write_ln458 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln458" [HLS/case_7/case_7.cc:458]   --->   Operation 563 'write' 'write_ln458' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.85>
ST_17 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i9 %m136" [HLS/case_7/case_7.cc:371]   --->   Operation 564 'zext' 'zext_ln371' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln371_1 = zext i9 %m136" [HLS/case_7/case_7.cc:371]   --->   Operation 565 'zext' 'zext_ln371_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln371_4 = zext i8 %m138" [HLS/case_7/case_7.cc:371]   --->   Operation 566 'zext' 'zext_ln371_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 567 [1/1] (6.78ns)   --->   "%mul_ln371 = mul i15 %zext_ln371_4, i15 %zext_ln371_1" [HLS/case_7/case_7.cc:371]   --->   Operation 567 'mul' 'mul_ln371' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 568 [1/1] (0.00ns)   --->   "%m140 = trunc i15 %mul_ln371" [HLS/case_7/case_7.cc:371]   --->   Operation 568 'trunc' 'm140' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 569 [1/1] (0.00ns)   --->   "%specfucore_ln113 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln371, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:113]   --->   Operation 569 'specfucore' 'specfucore_ln113' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i8 %m149" [HLS/case_7/case_7.cc:388]   --->   Operation 570 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 571 [1/1] (6.78ns)   --->   "%mul_ln388 = mul i17 %zext_ln388, i17 %zext_ln371" [HLS/case_7/case_7.cc:388]   --->   Operation 571 'mul' 'mul_ln388' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 572 [1/1] (0.00ns)   --->   "%m157 = trunc i17 %mul_ln388" [HLS/case_7/case_7.cc:388]   --->   Operation 572 'trunc' 'm157' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 573 [1/1] (0.00ns)   --->   "%specfucore_ln130 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln388, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:130]   --->   Operation 573 'specfucore' 'specfucore_ln130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i11 %m153" [HLS/case_7/case_7.cc:389]   --->   Operation 574 'zext' 'zext_ln389' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln389_1 = zext i11 %m144" [HLS/case_7/case_7.cc:389]   --->   Operation 575 'zext' 'zext_ln389_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 576 [1/1] (7.49ns)   --->   "%mul_ln389 = mul i21 %zext_ln389, i21 %zext_ln389_1" [HLS/case_7/case_7.cc:389]   --->   Operation 576 'mul' 'mul_ln389' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%m158 = trunc i21 %mul_ln389" [HLS/case_7/case_7.cc:389]   --->   Operation 577 'trunc' 'm158' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 578 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln389, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:131]   --->   Operation 578 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln390 = sext i7 %m151" [HLS/case_7/case_7.cc:390]   --->   Operation 579 'sext' 'sext_ln390' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln390_1 = sext i9 %m136" [HLS/case_7/case_7.cc:390]   --->   Operation 580 'sext' 'sext_ln390_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (4.35ns)   --->   "%m159 = mul i12 %sext_ln390_1, i12 %sext_ln390" [HLS/case_7/case_7.cc:390]   --->   Operation 581 'mul' 'm159' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln392 = sext i6 %m148" [HLS/case_7/case_7.cc:392]   --->   Operation 582 'sext' 'sext_ln392' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (6.78ns)   --->   "%mul_ln392 = mul i15 %zext_ln371_1, i15 %sext_ln392" [HLS/case_7/case_7.cc:392]   --->   Operation 583 'mul' 'mul_ln392' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 584 [1/1] (0.00ns)   --->   "%m161 = trunc i15 %mul_ln392" [HLS/case_7/case_7.cc:392]   --->   Operation 584 'trunc' 'm161' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 585 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln392, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:134]   --->   Operation 585 'specfucore' 'specfucore_ln134' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 586 [1/1] (5.63ns)   --->   "%m162 = mul i11 %m153, i11 %m153" [HLS/case_7/case_7.cc:393]   --->   Operation 586 'mul' 'm162' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 587 [1/1] (1.78ns)   --->   "%m163 = add i5 %trunc_ln394, i5 %m146" [HLS/case_7/case_7.cc:394]   --->   Operation 587 'add' 'm163' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln397_1 = zext i12 %m156" [HLS/case_7/case_7.cc:397]   --->   Operation 588 'zext' 'zext_ln397_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln398 = trunc i12 %m159" [HLS/case_7/case_7.cc:398]   --->   Operation 589 'trunc' 'trunc_ln398' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 590 [1/1] (1.73ns)   --->   "%m167 = add i10 %trunc_ln398, i10 %trunc_ln188" [HLS/case_7/case_7.cc:398]   --->   Operation 590 'add' 'm167' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/1] (3.49ns)   --->   "%m168 = mul i5 %trunc_ln399, i5 %trunc_ln399_1" [HLS/case_7/case_7.cc:399]   --->   Operation 591 'mul' 'm168' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i11 %m144" [HLS/case_7/case_7.cc:400]   --->   Operation 592 'zext' 'zext_ln400' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln400 = sext i5 %m165" [HLS/case_7/case_7.cc:400]   --->   Operation 593 'sext' 'sext_ln400' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 594 [1/1] (7.49ns)   --->   "%mul_ln400 = mul i16 %zext_ln400, i16 %sext_ln400" [HLS/case_7/case_7.cc:400]   --->   Operation 594 'mul' 'mul_ln400' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [1/1] (0.00ns)   --->   "%m169 = trunc i16 %mul_ln400" [HLS/case_7/case_7.cc:400]   --->   Operation 595 'trunc' 'm169' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 596 [1/1] (0.00ns)   --->   "%specfucore_ln142 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln400, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:142]   --->   Operation 596 'specfucore' 'specfucore_ln142' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i16 %mul_ln400" [HLS/case_7/case_7.cc:402]   --->   Operation 597 'trunc' 'trunc_ln402' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i6 %m155" [HLS/case_7/case_7.cc:404]   --->   Operation 598 'sext' 'sext_ln404' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 599 [1/1] (7.85ns)   --->   "%mul_ln404 = mul i13 %zext_ln397_1, i13 %sext_ln404" [HLS/case_7/case_7.cc:404]   --->   Operation 599 'mul' 'mul_ln404' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln412 = trunc i13 %mul_ln404" [HLS/case_7/case_7.cc:412]   --->   Operation 600 'trunc' 'trunc_ln412' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 601 [1/1] (0.00ns)   --->   "%specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln404, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:146]   --->   Operation 601 'specfucore' 'specfucore_ln146' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%trunc_ln405_1 = trunc i16 %mul_ln400" [HLS/case_7/case_7.cc:405]   --->   Operation 602 'trunc' 'trunc_ln405_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln459 = sext i8 %m157" [HLS/case_7/case_7.cc:459]   --->   Operation 603 'sext' 'sext_ln459' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%write_ln459 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln459" [HLS/case_7/case_7.cc:459]   --->   Operation 604 'write' 'write_ln459' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln460 = sext i10 %m158" [HLS/case_7/case_7.cc:460]   --->   Operation 605 'sext' 'sext_ln460' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%write_ln460 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln460" [HLS/case_7/case_7.cc:460]   --->   Operation 606 'write' 'write_ln460' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.85>
ST_18 : Operation 607 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i7 %m140" [HLS/case_7/case_7.cc:397]   --->   Operation 607 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln397_2 = zext i12 %m156" [HLS/case_7/case_7.cc:397]   --->   Operation 608 'zext' 'zext_ln397_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 609 [1/1] (7.85ns)   --->   "%mul_ln397 = mul i15 %zext_ln397_2, i15 %zext_ln397" [HLS/case_7/case_7.cc:397]   --->   Operation 609 'mul' 'mul_ln397' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 610 [1/1] (0.00ns)   --->   "%m166 = trunc i15 %mul_ln397" [HLS/case_7/case_7.cc:397]   --->   Operation 610 'trunc' 'm166' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 611 [1/1] (0.00ns)   --->   "%specfucore_ln139 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln397, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:139]   --->   Operation 611 'specfucore' 'specfucore_ln139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln401 = sext i5 %m165" [HLS/case_7/case_7.cc:401]   --->   Operation 612 'sext' 'sext_ln401' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 613 [1/1] (5.62ns)   --->   "%m170 = mul i12 %m164, i12 %sext_ln401" [HLS/case_7/case_7.cc:401]   --->   Operation 613 'mul' 'm170' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln402 = sext i6 %m154" [HLS/case_7/case_7.cc:402]   --->   Operation 614 'sext' 'sext_ln402' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 615 [1/1] (1.91ns)   --->   "%m171 = add i8 %trunc_ln402, i8 %sext_ln402" [HLS/case_7/case_7.cc:402]   --->   Operation 615 'add' 'm171' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln403 = sext i7 %m161" [HLS/case_7/case_7.cc:403]   --->   Operation 616 'sext' 'sext_ln403' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln403_1 = sext i7 %m161" [HLS/case_7/case_7.cc:403]   --->   Operation 617 'sext' 'sext_ln403_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln403_2 = sext i7 %m161" [HLS/case_7/case_7.cc:403]   --->   Operation 618 'sext' 'sext_ln403_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 619 [1/1] (7.85ns)   --->   "%mul_ln403 = mul i15 %zext_ln397_2, i15 %sext_ln403_2" [HLS/case_7/case_7.cc:403]   --->   Operation 619 'mul' 'mul_ln403' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 620 [1/1] (0.00ns)   --->   "%m172 = trunc i15 %mul_ln403" [HLS/case_7/case_7.cc:403]   --->   Operation 620 'trunc' 'm172' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 621 [1/1] (0.00ns)   --->   "%specfucore_ln145 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln403, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:145]   --->   Operation 621 'specfucore' 'specfucore_ln145' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 622 [1/1] (3.78ns)   --->   "%m174 = mul i6 %trunc_ln405, i6 %trunc_ln405_1" [HLS/case_7/case_7.cc:405]   --->   Operation 622 'mul' 'm174' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln406_1 = zext i12 %m159" [HLS/case_7/case_7.cc:406]   --->   Operation 623 'zext' 'zext_ln406_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln407 = sext i6 %m154" [HLS/case_7/case_7.cc:407]   --->   Operation 624 'sext' 'sext_ln407' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln407_1 = sext i7 %m151" [HLS/case_7/case_7.cc:407]   --->   Operation 625 'sext' 'sext_ln407_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln407_2 = sext i7 %m151" [HLS/case_7/case_7.cc:407]   --->   Operation 626 'sext' 'sext_ln407_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln407_3 = sext i7 %m151" [HLS/case_7/case_7.cc:407]   --->   Operation 627 'sext' 'sext_ln407_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 628 [1/1] (5.90ns)   --->   "%mul_ln407 = mul i13 %sext_ln407_3, i13 %sext_ln407" [HLS/case_7/case_7.cc:407]   --->   Operation 628 'mul' 'mul_ln407' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 629 [1/1] (0.00ns)   --->   "%specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln407, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:149]   --->   Operation 629 'specfucore' 'specfucore_ln149' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 630 [1/1] (0.00ns)   --->   "%m176 = trunc i13 %mul_ln407" [HLS/case_7/case_7.cc:407]   --->   Operation 630 'trunc' 'm176' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 631 [1/1] (5.90ns)   --->   "%mul_ln408 = mul i14 %sext_ln403_1, i14 %sext_ln407_2" [HLS/case_7/case_7.cc:408]   --->   Operation 631 'mul' 'mul_ln408' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (0.00ns)   --->   "%specfucore_ln150 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln408, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:150]   --->   Operation 632 'specfucore' 'specfucore_ln150' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 633 [1/1] (0.00ns)   --->   "%m177 = trunc i14 %mul_ln408" [HLS/case_7/case_7.cc:408]   --->   Operation 633 'trunc' 'm177' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i11 %m162" [HLS/case_7/case_7.cc:409]   --->   Operation 634 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 635 [1/1] (7.49ns)   --->   "%mul_ln409 = mul i18 %zext_ln409, i18 %sext_ln407_1" [HLS/case_7/case_7.cc:409]   --->   Operation 635 'mul' 'mul_ln409' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 636 [1/1] (0.00ns)   --->   "%m178 = trunc i18 %mul_ln409" [HLS/case_7/case_7.cc:409]   --->   Operation 636 'trunc' 'm178' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 637 [1/1] (0.00ns)   --->   "%specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln409, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:151]   --->   Operation 637 'specfucore' 'specfucore_ln151' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln411 = trunc i6 %m174" [HLS/case_7/case_7.cc:411]   --->   Operation 638 'trunc' 'trunc_ln411' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln411_1 = trunc i13 %mul_ln407" [HLS/case_7/case_7.cc:411]   --->   Operation 639 'trunc' 'trunc_ln411_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 640 [1/1] (3.78ns)   --->   "%m181 = mul i6 %trunc_ln412, i6 %trunc_ln405_1" [HLS/case_7/case_7.cc:412]   --->   Operation 640 'mul' 'm181' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i5 %m168" [HLS/case_7/case_7.cc:415]   --->   Operation 641 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i5 %m163" [HLS/case_7/case_7.cc:415]   --->   Operation 642 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 643 [1/1] (4.86ns)   --->   "%mul_ln415 = mul i10 %zext_ln415_1, i10 %zext_ln415" [HLS/case_7/case_7.cc:415]   --->   Operation 643 'mul' 'mul_ln415' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%m184 = trunc i10 %mul_ln415" [HLS/case_7/case_7.cc:415]   --->   Operation 644 'trunc' 'm184' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln415, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:157]   --->   Operation 645 'specfucore' 'specfucore_ln157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln416 = sext i5 %m165" [HLS/case_7/case_7.cc:416]   --->   Operation 646 'sext' 'sext_ln416' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 647 [1/1] (7.85ns)   --->   "%mul_ln416 = mul i17 %zext_ln406_1, i17 %sext_ln416" [HLS/case_7/case_7.cc:416]   --->   Operation 647 'mul' 'mul_ln416' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 648 [1/1] (0.00ns)   --->   "%m185 = trunc i17 %mul_ln416" [HLS/case_7/case_7.cc:416]   --->   Operation 648 'trunc' 'm185' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 649 [1/1] (0.00ns)   --->   "%specfucore_ln158 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln416, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:158]   --->   Operation 649 'specfucore' 'specfucore_ln158' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i12 %m164" [HLS/case_7/case_7.cc:419]   --->   Operation 650 'zext' 'zext_ln419' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i12 %m164" [HLS/case_7/case_7.cc:419]   --->   Operation 651 'zext' 'zext_ln419_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (7.85ns)   --->   "%mul_ln419 = mul i19 %zext_ln419_1, i19 %sext_ln403" [HLS/case_7/case_7.cc:419]   --->   Operation 652 'mul' 'mul_ln419' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%m188 = trunc i19 %mul_ln419" [HLS/case_7/case_7.cc:419]   --->   Operation 653 'trunc' 'm188' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 654 [1/1] (0.00ns)   --->   "%specfucore_ln161 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln419, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:161]   --->   Operation 654 'specfucore' 'specfucore_ln161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 655 [1/1] (7.85ns)   --->   "%mul_ln422 = mul i21 %zext_ln419, i21 %zext_ln419" [HLS/case_7/case_7.cc:422]   --->   Operation 655 'mul' 'mul_ln422' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (0.00ns)   --->   "%m191 = trunc i21 %mul_ln422" [HLS/case_7/case_7.cc:422]   --->   Operation 656 'trunc' 'm191' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 657 [1/1] (0.00ns)   --->   "%specfucore_ln164 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln422, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:164]   --->   Operation 657 'specfucore' 'specfucore_ln164' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln461 = sext i7 %m166" [HLS/case_7/case_7.cc:461]   --->   Operation 658 'sext' 'sext_ln461' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 659 [1/1] (0.00ns)   --->   "%write_ln461 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln461" [HLS/case_7/case_7.cc:461]   --->   Operation 659 'write' 'write_ln461' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln462 = sext i5 %m184" [HLS/case_7/case_7.cc:462]   --->   Operation 660 'sext' 'sext_ln462' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 661 [1/1] (0.00ns)   --->   "%write_ln462 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln462" [HLS/case_7/case_7.cc:462]   --->   Operation 661 'write' 'write_ln462' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln463 = sext i9 %m185" [HLS/case_7/case_7.cc:463]   --->   Operation 662 'sext' 'sext_ln463' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 663 [1/1] (0.00ns)   --->   "%write_ln463 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln463" [HLS/case_7/case_7.cc:463]   --->   Operation 663 'write' 'write_ln463' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.85>
ST_19 : Operation 664 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i12 %m156" [HLS/case_7/case_7.cc:397]   --->   Operation 664 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln406 = sext i7 %m172" [HLS/case_7/case_7.cc:406]   --->   Operation 665 'sext' 'sext_ln406' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i7 %m172" [HLS/case_7/case_7.cc:406]   --->   Operation 666 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln406_2 = zext i12 %m159" [HLS/case_7/case_7.cc:406]   --->   Operation 667 'zext' 'zext_ln406_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 668 [1/1] (7.85ns)   --->   "%mul_ln406 = mul i13 %zext_ln406_2, i13 %zext_ln406" [HLS/case_7/case_7.cc:406]   --->   Operation 668 'mul' 'mul_ln406' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "%m175 = trunc i13 %mul_ln406" [HLS/case_7/case_7.cc:406]   --->   Operation 669 'trunc' 'm175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (0.00ns)   --->   "%specfucore_ln148 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln406, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:148]   --->   Operation 670 'specfucore' 'specfucore_ln148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln410 = sext i11 %m177" [HLS/case_7/case_7.cc:410]   --->   Operation 671 'sext' 'sext_ln410' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln410_1 = sext i11 %m178" [HLS/case_7/case_7.cc:410]   --->   Operation 672 'sext' 'sext_ln410_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 673 [1/1] (5.63ns)   --->   "%m179 = mul i14 %sext_ln410, i14 %sext_ln410_1" [HLS/case_7/case_7.cc:410]   --->   Operation 673 'mul' 'm179' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 674 [1/1] (3.49ns)   --->   "%m180 = mul i5 %trunc_ln411, i5 %trunc_ln411_1" [HLS/case_7/case_7.cc:411]   --->   Operation 674 'mul' 'm180' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i12 %m170" [HLS/case_7/case_7.cc:414]   --->   Operation 675 'sext' 'sext_ln414' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 676 [1/1] (7.85ns)   --->   "%mul_ln414 = mul i24 %sext_ln397, i24 %sext_ln414" [HLS/case_7/case_7.cc:414]   --->   Operation 676 'mul' 'mul_ln414' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 677 [1/1] (0.00ns)   --->   "%specfucore_ln156 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln414, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:156]   --->   Operation 677 'specfucore' 'specfucore_ln156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 678 [1/1] (0.00ns)   --->   "%m183 = trunc i24 %mul_ln414" [HLS/case_7/case_7.cc:414]   --->   Operation 678 'trunc' 'm183' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln421_1 = zext i9 %m188" [HLS/case_7/case_7.cc:421]   --->   Operation 679 'zext' 'zext_ln421_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 680 [1/1] (6.78ns)   --->   "%mul_ln421 = mul i16 %zext_ln421_1, i16 %sext_ln406" [HLS/case_7/case_7.cc:421]   --->   Operation 680 'mul' 'mul_ln421' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%m190 = trunc i16 %mul_ln421" [HLS/case_7/case_7.cc:421]   --->   Operation 681 'trunc' 'm190' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (0.00ns)   --->   "%specfucore_ln163 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln421, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:163]   --->   Operation 682 'specfucore' 'specfucore_ln163' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 683 [1/1] (4.35ns)   --->   "%m192 = mul i9 %m188, i9 %m169" [HLS/case_7/case_7.cc:423]   --->   Operation 683 'mul' 'm192' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln431 = sext i6 %m174" [HLS/case_7/case_7.cc:431]   --->   Operation 684 'sext' 'sext_ln431' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln431_1 = sext i11 %m178" [HLS/case_7/case_7.cc:431]   --->   Operation 685 'sext' 'sext_ln431_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (7.49ns)   --->   "%mul_ln431 = mul i17 %sext_ln431_1, i17 %sext_ln431" [HLS/case_7/case_7.cc:431]   --->   Operation 686 'mul' 'mul_ln431' <Predicate = true> <Delay = 7.49> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%specfucore_ln173 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln431, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:173]   --->   Operation 687 'specfucore' 'specfucore_ln173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln440 = trunc i17 %mul_ln431" [HLS/case_7/case_7.cc:440]   --->   Operation 688 'trunc' 'trunc_ln440' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln442 = trunc i9 %m192" [HLS/case_7/case_7.cc:442]   --->   Operation 689 'trunc' 'trunc_ln442' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 8.56>
ST_20 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln413 = sext i8 %m176" [HLS/case_7/case_7.cc:413]   --->   Operation 690 'sext' 'sext_ln413' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 691 [1/1] (0.00ns)   --->   "%sext_ln413_1 = sext i9 %m169" [HLS/case_7/case_7.cc:413]   --->   Operation 691 'sext' 'sext_ln413_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln413_2 = sext i9 %m169" [HLS/case_7/case_7.cc:413]   --->   Operation 692 'sext' 'sext_ln413_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 693 [1/1] (6.78ns)   --->   "%mul_ln413 = mul i17 %sext_ln413_2, i17 %sext_ln413" [HLS/case_7/case_7.cc:413]   --->   Operation 693 'mul' 'mul_ln413' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 694 [1/1] (0.00ns)   --->   "%specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln413, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:155]   --->   Operation 694 'specfucore' 'specfucore_ln155' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 695 [1/1] (0.00ns)   --->   "%m182 = trunc i17 %mul_ln413" [HLS/case_7/case_7.cc:413]   --->   Operation 695 'trunc' 'm182' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln417_1 = zext i14 %m179" [HLS/case_7/case_7.cc:417]   --->   Operation 696 'zext' 'zext_ln417_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln417_2 = zext i10 %m167" [HLS/case_7/case_7.cc:417]   --->   Operation 697 'zext' 'zext_ln417_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 698 [1/1] (8.56ns)   --->   "%mul_ln417 = mul i21 %zext_ln417_1, i21 %zext_ln417_2" [HLS/case_7/case_7.cc:417]   --->   Operation 698 'mul' 'mul_ln417' <Predicate = true> <Delay = 8.56> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 699 [1/1] (0.00ns)   --->   "%m186 = trunc i21 %mul_ln417" [HLS/case_7/case_7.cc:417]   --->   Operation 699 'trunc' 'm186' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 700 [1/1] (0.00ns)   --->   "%specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln417, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:159]   --->   Operation 700 'specfucore' 'specfucore_ln159' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln418 = sext i5 %m180" [HLS/case_7/case_7.cc:418]   --->   Operation 701 'sext' 'sext_ln418' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 702 [1/1] (6.78ns)   --->   "%mul_ln418 = mul i14 %sext_ln413_1, i14 %sext_ln418" [HLS/case_7/case_7.cc:418]   --->   Operation 702 'mul' 'mul_ln418' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 703 [1/1] (0.00ns)   --->   "%specfucore_ln160 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln418, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:160]   --->   Operation 703 'specfucore' 'specfucore_ln160' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 704 [1/1] (0.00ns)   --->   "%m187 = trunc i14 %mul_ln418" [HLS/case_7/case_7.cc:418]   --->   Operation 704 'trunc' 'm187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln424 = sext i6 %m181" [HLS/case_7/case_7.cc:424]   --->   Operation 705 'sext' 'sext_ln424' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln424_1 = sext i8 %m171" [HLS/case_7/case_7.cc:424]   --->   Operation 706 'sext' 'sext_ln424_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 707 [1/1] (4.17ns)   --->   "%m193 = mul i13 %sext_ln424_1, i13 %sext_ln424" [HLS/case_7/case_7.cc:424]   --->   Operation 707 'mul' 'm193' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln426 = sext i9 %m192" [HLS/case_7/case_7.cc:426]   --->   Operation 708 'sext' 'sext_ln426' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln426_1 = sext i8 %m190" [HLS/case_7/case_7.cc:426]   --->   Operation 709 'sext' 'sext_ln426_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 710 [1/1] (1.82ns)   --->   "%m195 = add i10 %sext_ln426, i10 %sext_ln426_1" [HLS/case_7/case_7.cc:426]   --->   Operation 710 'add' 'm195' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln433 = zext i8 %m190" [HLS/case_7/case_7.cc:433]   --->   Operation 711 'zext' 'zext_ln433' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 712 [1/1] (6.42ns)   --->   "%mul_ln433 = mul i13 %zext_ln433, i13 %sext_ln424" [HLS/case_7/case_7.cc:433]   --->   Operation 712 'mul' 'mul_ln433' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%m202 = trunc i13 %mul_ln433" [HLS/case_7/case_7.cc:433]   --->   Operation 713 'trunc' 'm202' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "%specfucore_ln175 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln433, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:175]   --->   Operation 714 'specfucore' 'specfucore_ln175' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln435 = trunc i17 %mul_ln413" [HLS/case_7/case_7.cc:435]   --->   Operation 715 'trunc' 'trunc_ln435' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln436 = sext i9 %m192" [HLS/case_7/case_7.cc:436]   --->   Operation 716 'sext' 'sext_ln436' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln436_1 = sext i6 %m181" [HLS/case_7/case_7.cc:436]   --->   Operation 717 'sext' 'sext_ln436_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (4.35ns)   --->   "%m205 = mul i14 %sext_ln436, i14 %sext_ln436_1" [HLS/case_7/case_7.cc:436]   --->   Operation 718 'mul' 'm205' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln437 = sext i10 %m195" [HLS/case_7/case_7.cc:437]   --->   Operation 719 'sext' 'sext_ln437' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 720 [1/1] (4.52ns)   --->   "%mul_ln437 = mul i16 %sext_ln437, i16 %sext_ln437" [HLS/case_7/case_7.cc:437]   --->   Operation 720 'mul' 'mul_ln437' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln440 = sext i8 %m190" [HLS/case_7/case_7.cc:440]   --->   Operation 721 'sext' 'sext_ln440' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 722 [1/1] (5.63ns)   --->   "%m209 = mul i11 %trunc_ln440, i11 %sext_ln440" [HLS/case_7/case_7.cc:440]   --->   Operation 722 'mul' 'm209' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln464 = sext i6 %m202" [HLS/case_7/case_7.cc:464]   --->   Operation 723 'sext' 'sext_ln464' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 724 [1/1] (0.00ns)   --->   "%write_ln464 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln464" [HLS/case_7/case_7.cc:464]   --->   Operation 724 'write' 'write_ln464' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln467 = sext i14 %m205" [HLS/case_7/case_7.cc:467]   --->   Operation 725 'sext' 'sext_ln467' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%write_ln467 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_21, i16 %sext_ln467" [HLS/case_7/case_7.cc:467]   --->   Operation 726 'write' 'write_ln467' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%write_ln468 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_22, i16 %mul_ln437" [HLS/case_7/case_7.cc:468]   --->   Operation 727 'write' 'write_ln468' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln471 = sext i11 %m209" [HLS/case_7/case_7.cc:471]   --->   Operation 728 'sext' 'sext_ln471' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%write_ln471 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_25, i16 %sext_ln471" [HLS/case_7/case_7.cc:471]   --->   Operation 729 'write' 'write_ln471' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.20>
ST_21 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i10 %m186" [HLS/case_7/case_7.cc:420]   --->   Operation 730 'zext' 'zext_ln420' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln420_1 = zext i10 %m186" [HLS/case_7/case_7.cc:420]   --->   Operation 731 'zext' 'zext_ln420_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln420_3 = zext i12 %m183" [HLS/case_7/case_7.cc:420]   --->   Operation 732 'zext' 'zext_ln420_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 733 [1/1] (7.85ns)   --->   "%mul_ln420 = mul i21 %zext_ln420_3, i21 %zext_ln420_1" [HLS/case_7/case_7.cc:420]   --->   Operation 733 'mul' 'mul_ln420' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 734 [1/1] (0.00ns)   --->   "%m189 = trunc i21 %mul_ln420" [HLS/case_7/case_7.cc:420]   --->   Operation 734 'trunc' 'm189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 735 [1/1] (0.00ns)   --->   "%specfucore_ln162 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln420, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:162]   --->   Operation 735 'specfucore' 'specfucore_ln162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 736 [1/1] (0.00ns)   --->   "%sext_ln427 = sext i6 %m175" [HLS/case_7/case_7.cc:427]   --->   Operation 736 'sext' 'sext_ln427' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 737 [1/1] (7.13ns)   --->   "%mul_ln427 = mul i16 %zext_ln420, i16 %sext_ln427" [HLS/case_7/case_7.cc:427]   --->   Operation 737 'mul' 'mul_ln427' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln430 = trunc i16 %mul_ln427" [HLS/case_7/case_7.cc:430]   --->   Operation 738 'trunc' 'trunc_ln430' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 739 [1/1] (0.00ns)   --->   "%specfucore_ln169 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln427, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:169]   --->   Operation 739 'specfucore' 'specfucore_ln169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 740 [1/1] (5.62ns)   --->   "%m198 = mul i12 %m183, i12 %m182" [HLS/case_7/case_7.cc:429]   --->   Operation 740 'mul' 'm198' <Predicate = true> <Delay = 5.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln441_1 = zext i12 %m187" [HLS/case_7/case_7.cc:441]   --->   Operation 741 'zext' 'zext_ln441_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln441_2 = zext i13 %m193" [HLS/case_7/case_7.cc:441]   --->   Operation 742 'zext' 'zext_ln441_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 743 [1/1] (8.20ns)   --->   "%mul_ln441 = mul i25 %zext_ln441_1, i25 %zext_ln441_2" [HLS/case_7/case_7.cc:441]   --->   Operation 743 'mul' 'mul_ln441' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 744 [1/1] (0.00ns)   --->   "%m210 = trunc i25 %mul_ln441" [HLS/case_7/case_7.cc:441]   --->   Operation 744 'trunc' 'm210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 745 [1/1] (0.00ns)   --->   "%specfucore_ln183 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln441, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:183]   --->   Operation 745 'specfucore' 'specfucore_ln183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 746 [1/1] (0.00ns)   --->   "%trunc_ln442_1 = trunc i21 %mul_ln420" [HLS/case_7/case_7.cc:442]   --->   Operation 746 'trunc' 'trunc_ln442_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln472 = sext i12 %m210" [HLS/case_7/case_7.cc:472]   --->   Operation 747 'sext' 'sext_ln472' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (0.00ns)   --->   "%write_ln472 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_26, i16 %sext_ln472" [HLS/case_7/case_7.cc:472]   --->   Operation 748 'write' 'write_ln472' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.85>
ST_22 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln420_2 = zext i10 %m186" [HLS/case_7/case_7.cc:420]   --->   Operation 749 'zext' 'zext_ln420_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln425 = sext i10 %m189" [HLS/case_7/case_7.cc:425]   --->   Operation 750 'sext' 'sext_ln425' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 751 [1/1] (0.00ns)   --->   "%sext_ln425_1 = sext i6 %m181" [HLS/case_7/case_7.cc:425]   --->   Operation 751 'sext' 'sext_ln425_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 752 [1/1] (4.52ns)   --->   "%m194 = mul i16 %sext_ln425, i16 %sext_ln425_1" [HLS/case_7/case_7.cc:425]   --->   Operation 752 'mul' 'm194' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln428 = zext i10 %m189" [HLS/case_7/case_7.cc:428]   --->   Operation 753 'zext' 'zext_ln428' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln428 = sext i10 %m189" [HLS/case_7/case_7.cc:428]   --->   Operation 754 'sext' 'sext_ln428' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 755 [1/1] (7.13ns)   --->   "%mul_ln428 = mul i20 %zext_ln420_2, i20 %sext_ln428" [HLS/case_7/case_7.cc:428]   --->   Operation 755 'mul' 'mul_ln428' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [1/1] (0.00ns)   --->   "%m197 = trunc i20 %mul_ln428" [HLS/case_7/case_7.cc:428]   --->   Operation 756 'trunc' 'm197' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 757 [1/1] (0.00ns)   --->   "%specfucore_ln170 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln428, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:170]   --->   Operation 757 'specfucore' 'specfucore_ln170' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln430 = sext i6 %m175" [HLS/case_7/case_7.cc:430]   --->   Operation 758 'sext' 'sext_ln430' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 759 [1/1] (4.35ns)   --->   "%m199 = mul i9 %trunc_ln430, i9 %sext_ln430" [HLS/case_7/case_7.cc:430]   --->   Operation 759 'mul' 'm199' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 760 [1/1] (4.52ns)   --->   "%m204 = mul i10 %m189, i10 %trunc_ln435" [HLS/case_7/case_7.cc:435]   --->   Operation 760 'mul' 'm204' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln441 = zext i12 %m187" [HLS/case_7/case_7.cc:441]   --->   Operation 761 'zext' 'zext_ln441' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 762 [1/1] (4.17ns)   --->   "%m211 = mul i8 %trunc_ln442_1, i8 %trunc_ln442" [HLS/case_7/case_7.cc:442]   --->   Operation 762 'mul' 'm211' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 763 [1/1] (7.85ns)   --->   "%mul_ln443 = mul i19 %zext_ln441, i19 %zext_ln428" [HLS/case_7/case_7.cc:443]   --->   Operation 763 'mul' 'mul_ln443' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 764 [1/1] (0.00ns)   --->   "%m212 = trunc i19 %mul_ln443" [HLS/case_7/case_7.cc:443]   --->   Operation 764 'trunc' 'm212' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 765 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln443, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:185]   --->   Operation 765 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%trunc_ln444_1 = trunc i16 %m194" [HLS/case_7/case_7.cc:444]   --->   Operation 766 'trunc' 'trunc_ln444_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln466 = sext i10 %m204" [HLS/case_7/case_7.cc:466]   --->   Operation 767 'sext' 'sext_ln466' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 768 [1/1] (0.00ns)   --->   "%write_ln466 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_20, i16 %sext_ln466" [HLS/case_7/case_7.cc:466]   --->   Operation 768 'write' 'write_ln466' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln473 = sext i8 %m211" [HLS/case_7/case_7.cc:473]   --->   Operation 769 'sext' 'sext_ln473' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 770 [1/1] (0.00ns)   --->   "%write_ln473 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_27, i16 %sext_ln473" [HLS/case_7/case_7.cc:473]   --->   Operation 770 'write' 'write_ln473' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln474 = sext i9 %m212" [HLS/case_7/case_7.cc:474]   --->   Operation 771 'sext' 'sext_ln474' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 772 [1/1] (0.00ns)   --->   "%write_ln474 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_28, i16 %sext_ln474" [HLS/case_7/case_7.cc:474]   --->   Operation 772 'write' 'write_ln474' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 9.27>
ST_23 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i14 %m179" [HLS/case_7/case_7.cc:417]   --->   Operation 773 'zext' 'zext_ln417' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln421 = zext i9 %m188" [HLS/case_7/case_7.cc:421]   --->   Operation 774 'zext' 'zext_ln421' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln432 = zext i16 %m194" [HLS/case_7/case_7.cc:432]   --->   Operation 775 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 776 [1/1] (9.27ns)   --->   "%mul_ln432 = mul i23 %zext_ln432, i23 %zext_ln417" [HLS/case_7/case_7.cc:432]   --->   Operation 776 'mul' 'mul_ln432' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln444 = trunc i23 %mul_ln432" [HLS/case_7/case_7.cc:444]   --->   Operation 777 'trunc' 'trunc_ln444' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 778 [1/1] (0.00ns)   --->   "%specfucore_ln174 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln432, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:174]   --->   Operation 778 'specfucore' 'specfucore_ln174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln434 = sext i10 %m197" [HLS/case_7/case_7.cc:434]   --->   Operation 779 'sext' 'sext_ln434' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln434_1 = sext i10 %m197" [HLS/case_7/case_7.cc:434]   --->   Operation 780 'sext' 'sext_ln434_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i10 %m191" [HLS/case_7/case_7.cc:434]   --->   Operation 781 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 782 [1/1] (7.13ns)   --->   "%mul_ln434 = mul i20 %zext_ln434, i20 %sext_ln434_1" [HLS/case_7/case_7.cc:434]   --->   Operation 782 'mul' 'mul_ln434' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 783 [1/1] (0.00ns)   --->   "%m203 = trunc i20 %mul_ln434" [HLS/case_7/case_7.cc:434]   --->   Operation 783 'trunc' 'm203' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 784 [1/1] (0.00ns)   --->   "%specfucore_ln176 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln434, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:176]   --->   Operation 784 'specfucore' 'specfucore_ln176' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln438 = zext i12 %m198" [HLS/case_7/case_7.cc:438]   --->   Operation 785 'zext' 'zext_ln438' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 786 [1/1] (7.85ns)   --->   "%mul_ln438 = mul i22 %zext_ln438, i22 %sext_ln434" [HLS/case_7/case_7.cc:438]   --->   Operation 786 'mul' 'mul_ln438' <Predicate = true> <Delay = 7.85> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%m207 = trunc i22 %mul_ln438" [HLS/case_7/case_7.cc:438]   --->   Operation 787 'trunc' 'm207' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "%specfucore_ln180 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln438, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:180]   --->   Operation 788 'specfucore' 'specfucore_ln180' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln439 = zext i9 %m199" [HLS/case_7/case_7.cc:439]   --->   Operation 789 'zext' 'zext_ln439' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 790 [1/1] (6.78ns)   --->   "%mul_ln439 = mul i18 %zext_ln421, i18 %zext_ln439" [HLS/case_7/case_7.cc:439]   --->   Operation 790 'mul' 'mul_ln439' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [1/1] (0.00ns)   --->   "%m208 = trunc i18 %mul_ln439" [HLS/case_7/case_7.cc:439]   --->   Operation 791 'trunc' 'm208' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 792 [1/1] (0.00ns)   --->   "%specfucore_ln181 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln439, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/synthetic_case_generation/directive_tmp.tcl:181]   --->   Operation 792 'specfucore' 'specfucore_ln181' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln465 = sext i10 %m203" [HLS/case_7/case_7.cc:465]   --->   Operation 793 'sext' 'sext_ln465' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%write_ln465 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_19, i16 %sext_ln465" [HLS/case_7/case_7.cc:465]   --->   Operation 794 'write' 'write_ln465' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln469 = sext i12 %m207" [HLS/case_7/case_7.cc:469]   --->   Operation 795 'sext' 'sext_ln469' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 796 [1/1] (0.00ns)   --->   "%write_ln469 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_23, i16 %sext_ln469" [HLS/case_7/case_7.cc:469]   --->   Operation 796 'write' 'write_ln469' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln470 = sext i9 %m208" [HLS/case_7/case_7.cc:470]   --->   Operation 797 'sext' 'sext_ln470' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 798 [1/1] (0.00ns)   --->   "%write_ln470 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_24, i16 %sext_ln470" [HLS/case_7/case_7.cc:470]   --->   Operation 798 'write' 'write_ln470' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.63>
ST_24 : Operation 799 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_98" [HLS/case_7/case_7.cc:6]   --->   Operation 799 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 800 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 800 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 801 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 801 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 802 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 802 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 803 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 803 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 804 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 804 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 805 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 805 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 806 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 806 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 807 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 807 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 808 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 808 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 809 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 809 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 810 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5"   --->   Operation 810 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 811 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 811 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 812 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6"   --->   Operation 812 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 813 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 813 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 814 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7"   --->   Operation 814 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 815 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 815 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 816 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8"   --->   Operation 816 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 817 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 817 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 818 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9"   --->   Operation 818 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 819 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 819 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 820 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10"   --->   Operation 820 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 821 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 821 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 822 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11"   --->   Operation 822 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 823 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 823 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 824 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12"   --->   Operation 824 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 825 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 825 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 826 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13"   --->   Operation 826 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 827 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 827 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14"   --->   Operation 828 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 829 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 829 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 830 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15"   --->   Operation 830 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 831 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 831 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 832 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16"   --->   Operation 832 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 833 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 833 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 834 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17"   --->   Operation 834 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 835 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 835 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_18"   --->   Operation 836 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 837 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_18, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 837 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 838 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_19"   --->   Operation 838 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 839 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_19, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 839 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 840 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_20"   --->   Operation 840 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 841 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_20, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 841 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 842 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_21"   --->   Operation 842 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 843 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_21, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 843 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 844 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_22"   --->   Operation 844 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 845 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_22, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 845 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 846 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_23"   --->   Operation 846 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 847 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_23, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 847 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 848 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_24"   --->   Operation 848 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 849 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_24, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 849 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 850 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_25"   --->   Operation 850 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 851 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_25, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 851 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 852 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_26"   --->   Operation 852 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 853 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_26, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 853 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 854 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 854 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 855 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 855 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 856 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 856 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 857 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 857 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 858 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 858 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 859 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 859 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 860 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 860 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 861 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 861 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 862 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 862 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 863 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 863 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 864 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 864 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 865 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 865 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 866 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 866 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 867 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 867 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 868 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 868 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 869 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 869 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 870 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 870 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 871 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 871 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 872 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 872 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 873 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 873 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 874 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 874 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 875 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 875 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 876 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 876 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 877 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 877 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 878 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 878 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 879 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 879 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 880 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13"   --->   Operation 880 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 881 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 881 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 882 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14"   --->   Operation 882 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 883 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 883 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 884 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15"   --->   Operation 884 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 885 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 885 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 886 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16"   --->   Operation 886 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 887 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 887 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 888 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17"   --->   Operation 888 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 889 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 889 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 890 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18"   --->   Operation 890 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 891 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 891 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 892 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_19"   --->   Operation 892 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 893 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_19, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 893 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 894 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_20"   --->   Operation 894 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 895 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_20, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 895 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 896 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_21"   --->   Operation 896 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 897 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_21, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 897 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 898 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_22"   --->   Operation 898 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 899 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_22, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 899 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 900 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_23"   --->   Operation 900 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 901 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_23, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 901 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 902 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_24"   --->   Operation 902 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 903 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_24, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 903 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 904 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_25"   --->   Operation 904 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 905 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_25, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 905 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 906 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_26"   --->   Operation 906 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 907 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_26, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 907 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 908 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_27"   --->   Operation 908 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 909 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_27, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 909 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 910 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_28"   --->   Operation 910 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 911 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_28, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 911 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 912 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_29"   --->   Operation 912 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 913 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_29, void @empty_97, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0, i32 0"   --->   Operation 913 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 914 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_95" [HLS/case_7/case_7.cc:259]   --->   Operation 914 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 915 [1/1] (0.00ns)   --->   "%rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_95, i32 %rbegin1" [HLS/case_7/case_7.cc:260]   --->   Operation 915 'specregionend' 'rend51' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 916 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81" [HLS/case_7/case_7.cc:261]   --->   Operation 916 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 917 [1/1] (0.00ns)   --->   "%rend47 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin3" [HLS/case_7/case_7.cc:262]   --->   Operation 917 'specregionend' 'rend47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 918 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_93" [HLS/case_7/case_7.cc:266]   --->   Operation 918 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 919 [1/1] (0.00ns)   --->   "%rend43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_93, i32 %rbegin7" [HLS/case_7/case_7.cc:267]   --->   Operation 919 'specregionend' 'rend43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 920 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_79" [HLS/case_7/case_7.cc:268]   --->   Operation 920 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 921 [1/1] (0.00ns)   --->   "%rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_79, i32 %rbegin5" [HLS/case_7/case_7.cc:269]   --->   Operation 921 'specregionend' 'rend39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 922 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_92" [HLS/case_7/case_7.cc:269]   --->   Operation 922 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 923 [1/1] (0.00ns)   --->   "%rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_92, i32 %rbegin9" [HLS/case_7/case_7.cc:270]   --->   Operation 923 'specregionend' 'rend37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 924 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_90" [HLS/case_7/case_7.cc:271]   --->   Operation 924 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 925 [1/1] (0.00ns)   --->   "%rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_90, i32 %rbegin11" [HLS/case_7/case_7.cc:272]   --->   Operation 925 'specregionend' 'rend35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 926 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [HLS/case_7/case_7.cc:272]   --->   Operation 926 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 927 [1/1] (0.00ns)   --->   "%rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin13" [HLS/case_7/case_7.cc:273]   --->   Operation 927 'specregionend' 'rend33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 928 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_103" [HLS/case_7/case_7.cc:274]   --->   Operation 928 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 929 [1/1] (0.00ns)   --->   "%rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_103, i32 %rbegin15" [HLS/case_7/case_7.cc:275]   --->   Operation 929 'specregionend' 'rend31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 930 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_101" [HLS/case_7/case_7.cc:275]   --->   Operation 930 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 931 [1/1] (0.00ns)   --->   "%rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_101, i32 %rbegin16" [HLS/case_7/case_7.cc:276]   --->   Operation 931 'specregionend' 'rend29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 932 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_87" [HLS/case_7/case_7.cc:277]   --->   Operation 932 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 933 [1/1] (0.00ns)   --->   "%rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_87, i32 %rbegin17" [HLS/case_7/case_7.cc:278]   --->   Operation 933 'specregionend' 'rend25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 934 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_100" [HLS/case_7/case_7.cc:278]   --->   Operation 934 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 935 [1/1] (0.00ns)   --->   "%rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_100, i32 %rbegin18" [HLS/case_7/case_7.cc:279]   --->   Operation 935 'specregionend' 'rend23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 936 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71" [HLS/case_7/case_7.cc:280]   --->   Operation 936 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 937 [1/1] (0.00ns)   --->   "%rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin19" [HLS/case_7/case_7.cc:281]   --->   Operation 937 'specregionend' 'rend21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 938 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [HLS/case_7/case_7.cc:283]   --->   Operation 938 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 939 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin14" [HLS/case_7/case_7.cc:284]   --->   Operation 939 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 940 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [HLS/case_7/case_7.cc:284]   --->   Operation 940 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 941 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin12" [HLS/case_7/case_7.cc:285]   --->   Operation 941 'specregionend' 'rend13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 942 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [HLS/case_7/case_7.cc:285]   --->   Operation 942 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 943 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin10" [HLS/case_7/case_7.cc:286]   --->   Operation 943 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 944 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [HLS/case_7/case_7.cc:286]   --->   Operation 944 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 945 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin8" [HLS/case_7/case_7.cc:287]   --->   Operation 945 'specregionend' 'rend9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 946 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [HLS/case_7/case_7.cc:288]   --->   Operation 946 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 947 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin6" [HLS/case_7/case_7.cc:289]   --->   Operation 947 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 948 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [HLS/case_7/case_7.cc:289]   --->   Operation 948 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 949 [1/1] (0.00ns)   --->   "%rend241 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin20" [HLS/case_7/case_7.cc:290]   --->   Operation 949 'specregionend' 'rend241' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 950 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [HLS/case_7/case_7.cc:294]   --->   Operation 950 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 951 [1/1] (0.00ns)   --->   "%rend235 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin21" [HLS/case_7/case_7.cc:295]   --->   Operation 951 'specregionend' 'rend235' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 952 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [HLS/case_7/case_7.cc:296]   --->   Operation 952 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 953 [1/1] (0.00ns)   --->   "%rend233 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin22" [HLS/case_7/case_7.cc:297]   --->   Operation 953 'specregionend' 'rend233' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 954 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_89" [HLS/case_7/case_7.cc:297]   --->   Operation 954 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%rend231 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_89, i32 %rbegin23" [HLS/case_7/case_7.cc:298]   --->   Operation 955 'specregionend' 'rend231' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 956 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76" [HLS/case_7/case_7.cc:298]   --->   Operation 956 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 957 [1/1] (0.00ns)   --->   "%rend229 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin24" [HLS/case_7/case_7.cc:299]   --->   Operation 957 'specregionend' 'rend229' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 958 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75" [HLS/case_7/case_7.cc:299]   --->   Operation 958 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 959 [1/1] (0.00ns)   --->   "%rend227 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin25" [HLS/case_7/case_7.cc:300]   --->   Operation 959 'specregionend' 'rend227' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 960 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73" [HLS/case_7/case_7.cc:300]   --->   Operation 960 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 961 [1/1] (0.00ns)   --->   "%rend225 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin27" [HLS/case_7/case_7.cc:301]   --->   Operation 961 'specregionend' 'rend225' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 962 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59" [HLS/case_7/case_7.cc:301]   --->   Operation 962 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 963 [1/1] (0.00ns)   --->   "%rend223 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin28" [HLS/case_7/case_7.cc:302]   --->   Operation 963 'specregionend' 'rend223' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 964 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72" [HLS/case_7/case_7.cc:304]   --->   Operation 964 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 965 [1/1] (0.00ns)   --->   "%rend217 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin29" [HLS/case_7/case_7.cc:305]   --->   Operation 965 'specregionend' 'rend217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 966 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70" [HLS/case_7/case_7.cc:305]   --->   Operation 966 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 967 [1/1] (0.00ns)   --->   "%rend215 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin30" [HLS/case_7/case_7.cc:306]   --->   Operation 967 'specregionend' 'rend215' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 968 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [HLS/case_7/case_7.cc:308]   --->   Operation 968 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 969 [1/1] (0.00ns)   --->   "%rend211 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin31" [HLS/case_7/case_7.cc:309]   --->   Operation 969 'specregionend' 'rend211' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 970 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69" [HLS/case_7/case_7.cc:309]   --->   Operation 970 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 971 [1/1] (0.00ns)   --->   "%rend209 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin32" [HLS/case_7/case_7.cc:310]   --->   Operation 971 'specregionend' 'rend209' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 972 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [HLS/case_7/case_7.cc:311]   --->   Operation 972 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 973 [1/1] (0.00ns)   --->   "%rend207 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin33" [HLS/case_7/case_7.cc:312]   --->   Operation 973 'specregionend' 'rend207' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 974 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67" [HLS/case_7/case_7.cc:312]   --->   Operation 974 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 975 [1/1] (0.00ns)   --->   "%rend205 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin34" [HLS/case_7/case_7.cc:313]   --->   Operation 975 'specregionend' 'rend205' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 976 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_102" [HLS/case_7/case_7.cc:316]   --->   Operation 976 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 977 [1/1] (0.00ns)   --->   "%rend197 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_102, i32 %rbegin35" [HLS/case_7/case_7.cc:317]   --->   Operation 977 'specregionend' 'rend197' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 978 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [HLS/case_7/case_7.cc:321]   --->   Operation 978 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 979 [1/1] (0.00ns)   --->   "%rend193 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin36" [HLS/case_7/case_7.cc:322]   --->   Operation 979 'specregionend' 'rend193' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 980 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_88" [HLS/case_7/case_7.cc:323]   --->   Operation 980 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 981 [1/1] (0.00ns)   --->   "%rend191 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_88, i32 %rbegin37" [HLS/case_7/case_7.cc:324]   --->   Operation 981 'specregionend' 'rend191' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 982 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_86" [HLS/case_7/case_7.cc:324]   --->   Operation 982 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 983 [1/1] (0.00ns)   --->   "%rend189 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_86, i32 %rbegin38" [HLS/case_7/case_7.cc:325]   --->   Operation 983 'specregionend' 'rend189' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 984 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_99" [HLS/case_7/case_7.cc:325]   --->   Operation 984 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 985 [1/1] (0.00ns)   --->   "%rend187 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_99, i32 %rbegin39" [HLS/case_7/case_7.cc:326]   --->   Operation 985 'specregionend' 'rend187' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 986 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_85" [HLS/case_7/case_7.cc:332]   --->   Operation 986 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 987 [1/1] (0.00ns)   --->   "%rend181 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_85, i32 %rbegin40" [HLS/case_7/case_7.cc:333]   --->   Operation 987 'specregionend' 'rend181' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 988 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_83" [HLS/case_7/case_7.cc:333]   --->   Operation 988 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 989 [1/1] (0.00ns)   --->   "%rend179 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_83, i32 %rbegin41" [HLS/case_7/case_7.cc:334]   --->   Operation 989 'specregionend' 'rend179' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 990 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_96" [HLS/case_7/case_7.cc:334]   --->   Operation 990 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 991 [1/1] (0.00ns)   --->   "%rend175 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_96, i32 %rbegin42" [HLS/case_7/case_7.cc:335]   --->   Operation 991 'specregionend' 'rend175' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 992 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82" [HLS/case_7/case_7.cc:335]   --->   Operation 992 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 993 [1/1] (0.00ns)   --->   "%rend173 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin43" [HLS/case_7/case_7.cc:336]   --->   Operation 993 'specregionend' 'rend173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 994 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [HLS/case_7/case_7.cc:336]   --->   Operation 994 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 995 [1/1] (0.00ns)   --->   "%rend171 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin44" [HLS/case_7/case_7.cc:337]   --->   Operation 995 'specregionend' 'rend171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 996 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_80" [HLS/case_7/case_7.cc:337]   --->   Operation 996 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 997 [1/1] (0.00ns)   --->   "%rend169 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_80, i32 %rbegin45" [HLS/case_7/case_7.cc:338]   --->   Operation 997 'specregionend' 'rend169' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 998 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [HLS/case_7/case_7.cc:339]   --->   Operation 998 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 999 [1/1] (0.00ns)   --->   "%rend167 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin46" [HLS/case_7/case_7.cc:340]   --->   Operation 999 'specregionend' 'rend167' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1000 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74" [HLS/case_7/case_7.cc:340]   --->   Operation 1000 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1001 [1/1] (0.00ns)   --->   "%rend165 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin47" [HLS/case_7/case_7.cc:341]   --->   Operation 1001 'specregionend' 'rend165' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1002 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [HLS/case_7/case_7.cc:341]   --->   Operation 1002 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1003 [1/1] (0.00ns)   --->   "%rend163 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin49" [HLS/case_7/case_7.cc:342]   --->   Operation 1003 'specregionend' 'rend163' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1004 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [HLS/case_7/case_7.cc:342]   --->   Operation 1004 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1005 [1/1] (0.00ns)   --->   "%rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin50" [HLS/case_7/case_7.cc:343]   --->   Operation 1005 'specregionend' 'rend161' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1006 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [HLS/case_7/case_7.cc:346]   --->   Operation 1006 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1007 [1/1] (0.00ns)   --->   "%rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin51" [HLS/case_7/case_7.cc:347]   --->   Operation 1007 'specregionend' 'rend153' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1008 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [HLS/case_7/case_7.cc:349]   --->   Operation 1008 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1009 [1/1] (0.00ns)   --->   "%rend151 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin53" [HLS/case_7/case_7.cc:350]   --->   Operation 1009 'specregionend' 'rend151' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1010 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [HLS/case_7/case_7.cc:351]   --->   Operation 1010 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1011 [1/1] (0.00ns)   --->   "%rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin55" [HLS/case_7/case_7.cc:352]   --->   Operation 1011 'specregionend' 'rend149' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1012 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [HLS/case_7/case_7.cc:352]   --->   Operation 1012 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1013 [1/1] (0.00ns)   --->   "%rend147 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin57" [HLS/case_7/case_7.cc:353]   --->   Operation 1013 'specregionend' 'rend147' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1014 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [HLS/case_7/case_7.cc:353]   --->   Operation 1014 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1015 [1/1] (0.00ns)   --->   "%rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin59" [HLS/case_7/case_7.cc:354]   --->   Operation 1015 'specregionend' 'rend145' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1016 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [HLS/case_7/case_7.cc:355]   --->   Operation 1016 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1017 [1/1] (0.00ns)   --->   "%rend143 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin61" [HLS/case_7/case_7.cc:356]   --->   Operation 1017 'specregionend' 'rend143' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1018 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [HLS/case_7/case_7.cc:356]   --->   Operation 1018 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1019 [1/1] (0.00ns)   --->   "%rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin63" [HLS/case_7/case_7.cc:357]   --->   Operation 1019 'specregionend' 'rend141' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1020 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [HLS/case_7/case_7.cc:358]   --->   Operation 1020 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1021 [1/1] (0.00ns)   --->   "%rend139 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin65" [HLS/case_7/case_7.cc:359]   --->   Operation 1021 'specregionend' 'rend139' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1022 [1/1] (0.00ns)   --->   "%rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [HLS/case_7/case_7.cc:359]   --->   Operation 1022 'specregionbegin' 'rbegin67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1023 [1/1] (0.00ns)   --->   "%rend137 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin67" [HLS/case_7/case_7.cc:360]   --->   Operation 1023 'specregionend' 'rend137' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1024 [1/1] (0.00ns)   --->   "%rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [HLS/case_7/case_7.cc:360]   --->   Operation 1024 'specregionbegin' 'rbegin69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1025 [1/1] (0.00ns)   --->   "%rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin69" [HLS/case_7/case_7.cc:361]   --->   Operation 1025 'specregionend' 'rend135' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1026 [1/1] (0.00ns)   --->   "%rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [HLS/case_7/case_7.cc:362]   --->   Operation 1026 'specregionbegin' 'rbegin71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1027 [1/1] (0.00ns)   --->   "%rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin71" [HLS/case_7/case_7.cc:363]   --->   Operation 1027 'specregionend' 'rend131' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1028 [1/1] (0.00ns)   --->   "%rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_78" [HLS/case_7/case_7.cc:367]   --->   Operation 1028 'specregionbegin' 'rbegin73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1029 [1/1] (0.00ns)   --->   "%rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_78, i32 %rbegin73" [HLS/case_7/case_7.cc:368]   --->   Operation 1029 'specregionend' 'rend129' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1030 [1/1] (0.00ns)   --->   "%rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_91" [HLS/case_7/case_7.cc:368]   --->   Operation 1030 'specregionbegin' 'rbegin75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1031 [1/1] (0.00ns)   --->   "%rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_91, i32 %rbegin75" [HLS/case_7/case_7.cc:369]   --->   Operation 1031 'specregionend' 'rend127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1032 [1/1] (0.00ns)   --->   "%rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77" [HLS/case_7/case_7.cc:369]   --->   Operation 1032 'specregionbegin' 'rbegin77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1033 [1/1] (0.00ns)   --->   "%rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin77" [HLS/case_7/case_7.cc:370]   --->   Operation 1033 'specregionend' 'rend125' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1034 [1/1] (0.00ns)   --->   "%rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_7/case_7.cc:370]   --->   Operation 1034 'specregionbegin' 'rbegin79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1035 [1/1] (0.00ns)   --->   "%rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin79" [HLS/case_7/case_7.cc:371]   --->   Operation 1035 'specregionend' 'rend123' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1036 [1/1] (0.00ns)   --->   "%rbegin80 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_7/case_7.cc:371]   --->   Operation 1036 'specregionbegin' 'rbegin80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1037 [1/1] (0.00ns)   --->   "%rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin80" [HLS/case_7/case_7.cc:372]   --->   Operation 1037 'specregionend' 'rend121' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1038 [1/1] (0.00ns)   --->   "%rbegin81 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_7/case_7.cc:372]   --->   Operation 1038 'specregionbegin' 'rbegin81' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1039 [1/1] (0.00ns)   --->   "%rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin81" [HLS/case_7/case_7.cc:373]   --->   Operation 1039 'specregionend' 'rend119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1040 [1/1] (0.00ns)   --->   "%rbegin83 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_7/case_7.cc:373]   --->   Operation 1040 'specregionbegin' 'rbegin83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1041 [1/1] (0.00ns)   --->   "%rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin83" [HLS/case_7/case_7.cc:374]   --->   Operation 1041 'specregionend' 'rend117' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1042 [1/1] (0.00ns)   --->   "%rbegin85 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_7/case_7.cc:376]   --->   Operation 1042 'specregionbegin' 'rbegin85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1043 [1/1] (0.00ns)   --->   "%rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin85" [HLS/case_7/case_7.cc:377]   --->   Operation 1043 'specregionend' 'rend115' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1044 [1/1] (0.00ns)   --->   "%rbegin86 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_7/case_7.cc:378]   --->   Operation 1044 'specregionbegin' 'rbegin86' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1045 [1/1] (0.00ns)   --->   "%rend113 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin86" [HLS/case_7/case_7.cc:379]   --->   Operation 1045 'specregionend' 'rend113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1046 [1/1] (0.00ns)   --->   "%rbegin87 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_7/case_7.cc:379]   --->   Operation 1046 'specregionbegin' 'rbegin87' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1047 [1/1] (0.00ns)   --->   "%rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin87" [HLS/case_7/case_7.cc:380]   --->   Operation 1047 'specregionend' 'rend109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1048 [1/1] (0.00ns)   --->   "%rbegin89 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_7/case_7.cc:380]   --->   Operation 1048 'specregionbegin' 'rbegin89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1049 [1/1] (0.00ns)   --->   "%rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin89" [HLS/case_7/case_7.cc:381]   --->   Operation 1049 'specregionend' 'rend107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1050 [1/1] (0.00ns)   --->   "%rbegin90 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_7/case_7.cc:381]   --->   Operation 1050 'specregionbegin' 'rbegin90' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1051 [1/1] (0.00ns)   --->   "%rend105 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin90" [HLS/case_7/case_7.cc:382]   --->   Operation 1051 'specregionend' 'rend105' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1052 [1/1] (0.00ns)   --->   "%rbegin91 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_7/case_7.cc:386]   --->   Operation 1052 'specregionbegin' 'rbegin91' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1053 [1/1] (0.00ns)   --->   "%rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin91" [HLS/case_7/case_7.cc:387]   --->   Operation 1053 'specregionend' 'rend101' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1054 [1/1] (0.00ns)   --->   "%rbegin93 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [HLS/case_7/case_7.cc:387]   --->   Operation 1054 'specregionbegin' 'rbegin93' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1055 [1/1] (0.00ns)   --->   "%rend99 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin93" [HLS/case_7/case_7.cc:388]   --->   Operation 1055 'specregionend' 'rend99' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1056 [1/1] (0.00ns)   --->   "%rbegin95 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_7/case_7.cc:388]   --->   Operation 1056 'specregionbegin' 'rbegin95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1057 [1/1] (0.00ns)   --->   "%rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin95" [HLS/case_7/case_7.cc:389]   --->   Operation 1057 'specregionend' 'rend97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1058 [1/1] (0.00ns)   --->   "%rbegin94 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_7/case_7.cc:390]   --->   Operation 1058 'specregionbegin' 'rbegin94' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1059 [1/1] (0.00ns)   --->   "%rend95 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin94" [HLS/case_7/case_7.cc:391]   --->   Operation 1059 'specregionend' 'rend95' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1060 [1/1] (0.00ns)   --->   "%rbegin92 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_7/case_7.cc:391]   --->   Operation 1060 'specregionbegin' 'rbegin92' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1061 [1/1] (0.00ns)   --->   "%rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin92" [HLS/case_7/case_7.cc:392]   --->   Operation 1061 'specregionend' 'rend93' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1062 [1/1] (0.00ns)   --->   "%rbegin84 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_7/case_7.cc:396]   --->   Operation 1062 'specregionbegin' 'rbegin84' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1063 [1/1] (0.00ns)   --->   "%rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin84" [HLS/case_7/case_7.cc:397]   --->   Operation 1063 'specregionend' 'rend85' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1064 [1/1] (0.00ns)   --->   "%rbegin82 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_7/case_7.cc:399]   --->   Operation 1064 'specregionbegin' 'rbegin82' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1065 [1/1] (0.00ns)   --->   "%rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin82" [HLS/case_7/case_7.cc:400]   --->   Operation 1065 'specregionend' 'rend83' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1066 [1/1] (0.00ns)   --->   "%rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [HLS/case_7/case_7.cc:402]   --->   Operation 1066 'specregionbegin' 'rbegin78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1067 [1/1] (0.00ns)   --->   "%rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin78" [HLS/case_7/case_7.cc:403]   --->   Operation 1067 'specregionend' 'rend79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1068 [1/1] (0.00ns)   --->   "%rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_7/case_7.cc:403]   --->   Operation 1068 'specregionbegin' 'rbegin76' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1069 [1/1] (0.00ns)   --->   "%rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin76" [HLS/case_7/case_7.cc:404]   --->   Operation 1069 'specregionend' 'rend77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1070 [1/1] (0.00ns)   --->   "%rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_7/case_7.cc:405]   --->   Operation 1070 'specregionbegin' 'rbegin74' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1071 [1/1] (0.00ns)   --->   "%rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin74" [HLS/case_7/case_7.cc:406]   --->   Operation 1071 'specregionend' 'rend75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1072 [1/1] (0.00ns)   --->   "%rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_7/case_7.cc:406]   --->   Operation 1072 'specregionbegin' 'rbegin72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1073 [1/1] (0.00ns)   --->   "%rend73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin72" [HLS/case_7/case_7.cc:407]   --->   Operation 1073 'specregionend' 'rend73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1074 [1/1] (0.00ns)   --->   "%rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_7/case_7.cc:407]   --->   Operation 1074 'specregionbegin' 'rbegin70' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1075 [1/1] (0.00ns)   --->   "%rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin70" [HLS/case_7/case_7.cc:408]   --->   Operation 1075 'specregionend' 'rend71' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1076 [1/1] (0.00ns)   --->   "%rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_7/case_7.cc:408]   --->   Operation 1076 'specregionbegin' 'rbegin68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1077 [1/1] (0.00ns)   --->   "%rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin68" [HLS/case_7/case_7.cc:409]   --->   Operation 1077 'specregionend' 'rend69' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1078 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [HLS/case_7/case_7.cc:412]   --->   Operation 1078 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1079 [1/1] (0.00ns)   --->   "%rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin64" [HLS/case_7/case_7.cc:413]   --->   Operation 1079 'specregionend' 'rend65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1080 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_7/case_7.cc:413]   --->   Operation 1080 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1081 [1/1] (0.00ns)   --->   "%rend63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin62" [HLS/case_7/case_7.cc:414]   --->   Operation 1081 'specregionend' 'rend63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1082 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_7/case_7.cc:414]   --->   Operation 1082 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1083 [1/1] (0.00ns)   --->   "%rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin60" [HLS/case_7/case_7.cc:415]   --->   Operation 1083 'specregionend' 'rend61' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1084 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_7/case_7.cc:415]   --->   Operation 1084 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1085 [1/1] (0.00ns)   --->   "%rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin58" [HLS/case_7/case_7.cc:416]   --->   Operation 1085 'specregionend' 'rend59' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1086 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_7/case_7.cc:416]   --->   Operation 1086 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1087 [1/1] (0.00ns)   --->   "%rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin56" [HLS/case_7/case_7.cc:417]   --->   Operation 1087 'specregionend' 'rend57' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1088 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_7/case_7.cc:417]   --->   Operation 1088 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1089 [1/1] (0.00ns)   --->   "%rend55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin54" [HLS/case_7/case_7.cc:418]   --->   Operation 1089 'specregionend' 'rend55' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1090 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_7/case_7.cc:418]   --->   Operation 1090 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1091 [1/1] (0.00ns)   --->   "%rend53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin52" [HLS/case_7/case_7.cc:419]   --->   Operation 1091 'specregionend' 'rend53' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1092 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [HLS/case_7/case_7.cc:419]   --->   Operation 1092 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1093 [1/1] (0.00ns)   --->   "%rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin48" [HLS/case_7/case_7.cc:420]   --->   Operation 1093 'specregionend' 'rend49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1094 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [HLS/case_7/case_7.cc:420]   --->   Operation 1094 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1095 [1/1] (0.00ns)   --->   "%rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin26" [HLS/case_7/case_7.cc:421]   --->   Operation 1095 'specregionend' 'rend27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1096 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [HLS/case_7/case_7.cc:421]   --->   Operation 1096 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1097 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin4" [HLS/case_7/case_7.cc:422]   --->   Operation 1097 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1098 [1/1] (0.00ns)   --->   "%rbegin96 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [HLS/case_7/case_7.cc:426]   --->   Operation 1098 'specregionbegin' 'rbegin96' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1099 [1/1] (0.00ns)   --->   "%rend221 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin96" [HLS/case_7/case_7.cc:427]   --->   Operation 1099 'specregionend' 'rend221' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1100 [1/1] (0.00ns)   --->   "%rbegin97 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_7/case_7.cc:427]   --->   Operation 1100 'specregionbegin' 'rbegin97' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1101 [1/1] (0.00ns)   --->   "%rend199 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin97" [HLS/case_7/case_7.cc:428]   --->   Operation 1101 'specregionend' 'rend199' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1102 [1/1] (0.00ns)   --->   "%rbegin98 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_94" [HLS/case_7/case_7.cc:430]   --->   Operation 1102 'specregionbegin' 'rbegin98' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1103 [1/1] (0.00ns)   --->   "%rend177 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_94, i32 %rbegin98" [HLS/case_7/case_7.cc:431]   --->   Operation 1103 'specregionend' 'rend177' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1104 [1/1] (0.00ns)   --->   "%rbegin99 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_7/case_7.cc:431]   --->   Operation 1104 'specregionbegin' 'rbegin99' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1105 [1/1] (0.00ns)   --->   "%rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin99" [HLS/case_7/case_7.cc:432]   --->   Operation 1105 'specregionend' 'rend155' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1106 [1/1] (0.00ns)   --->   "%rbegin100 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_7/case_7.cc:432]   --->   Operation 1106 'specregionbegin' 'rbegin100' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1107 [1/1] (0.00ns)   --->   "%rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin100" [HLS/case_7/case_7.cc:433]   --->   Operation 1107 'specregionend' 'rend133' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1108 [1/1] (0.00ns)   --->   "%rbegin101 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_7/case_7.cc:433]   --->   Operation 1108 'specregionbegin' 'rbegin101' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1109 [1/1] (0.00ns)   --->   "%rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin101" [HLS/case_7/case_7.cc:434]   --->   Operation 1109 'specregionend' 'rend111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1110 [1/1] (0.00ns)   --->   "%rbegin88 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [HLS/case_7/case_7.cc:437]   --->   Operation 1110 'specregionbegin' 'rbegin88' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1111 [1/1] (0.00ns)   --->   "%rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin88" [HLS/case_7/case_7.cc:438]   --->   Operation 1111 'specregionend' 'rend89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1112 [1/1] (0.00ns)   --->   "%rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_7/case_7.cc:438]   --->   Operation 1112 'specregionbegin' 'rbegin66' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1113 [1/1] (0.00ns)   --->   "%rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin66" [HLS/case_7/case_7.cc:439]   --->   Operation 1113 'specregionend' 'rend67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1114 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [HLS/case_7/case_7.cc:440]   --->   Operation 1114 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1115 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin2" [HLS/case_7/case_7.cc:441]   --->   Operation 1115 'specregionend' 'rend3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1116 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_7/case_7.cc:442]   --->   Operation 1116 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1117 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin" [HLS/case_7/case_7.cc:443]   --->   Operation 1117 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1118 [1/1] (5.63ns)   --->   "%m213 = mul i11 %trunc_ln444, i11 %trunc_ln444_1" [HLS/case_7/case_7.cc:444]   --->   Operation 1118 'mul' 'm213' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln475 = sext i11 %m213" [HLS/case_7/case_7.cc:475]   --->   Operation 1119 'sext' 'sext_ln475' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1120 [1/1] (0.00ns)   --->   "%write_ln475 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_29, i16 %sext_ln475" [HLS/case_7/case_7.cc:475]   --->   Operation 1120 'write' 'write_ln475' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1121 [1/1] (0.00ns)   --->   "%ret_ln478 = ret" [HLS/case_7/case_7.cc:478]   --->   Operation 1121 'ret' 'ret_ln478' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.138ns
The critical path consists of the following:
	wire read operation ('in_data_3_read', HLS/case_7/case_7.cc:24) on port 'in_data_3' (HLS/case_7/case_7.cc:24) [173]  (0.000 ns)
	'mul' operation 17 bit ('mul_ln262', HLS/case_7/case_7.cc:262) [211]  (7.138 ns)

 <State 2>: 7.165ns
The critical path consists of the following:
	wire read operation ('in17', HLS/case_7/case_7.cc:50) on port 'in_data_16' (HLS/case_7/case_7.cc:50) [184]  (0.000 ns)
	'mul' operation 12 bit ('mul_ln267', HLS/case_7/case_7.cc:267) [232]  (5.385 ns)
	'add' operation 5 bit ('m51', HLS/case_7/case_7.cc:282) [309]  (1.780 ns)

 <State 3>: 9.275ns
The critical path consists of the following:
	wire read operation ('in_data_18_read', HLS/case_7/case_7.cc:54) on port 'in_data_18' (HLS/case_7/case_7.cc:54) [185]  (0.000 ns)
	'mul' operation 17 bit ('mul_ln269', HLS/case_7/case_7.cc:269) [243]  (9.275 ns)

 <State 4>: 9.275ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln281', HLS/case_7/case_7.cc:281) [303]  (9.275 ns)

 <State 5>: 8.207ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln285', HLS/case_7/case_7.cc:285) [323]  (8.207 ns)

 <State 6>: 8.207ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln289', HLS/case_7/case_7.cc:289) [353]  (8.207 ns)

 <State 7>: 8.207ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln306', HLS/case_7/case_7.cc:306) [432]  (8.207 ns)

 <State 8>: 8.207ns
The critical path consists of the following:
	'mul' operation 22 bit ('mul_ln305', HLS/case_7/case_7.cc:305) [425]  (8.207 ns)

 <State 9>: 8.207ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln325', HLS/case_7/case_7.cc:325) [517]  (8.207 ns)

 <State 10>: 8.207ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln333', HLS/case_7/case_7.cc:333) [546]  (8.207 ns)

 <State 11>: 8.919ns
The critical path consists of the following:
	'mul' operation 28 bit ('mul_ln340', HLS/case_7/case_7.cc:340) [586]  (8.919 ns)

 <State 12>: 7.138ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln352', HLS/case_7/case_7.cc:352) [642]  (7.138 ns)

 <State 13>: 7.851ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln347', HLS/case_7/case_7.cc:347) [621]  (7.851 ns)

 <State 14>: 7.851ns
The critical path consists of the following:
	'mul' operation 24 bit ('mul_ln357', HLS/case_7/case_7.cc:357) [673]  (7.851 ns)

 <State 15>: 8.919ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln359', HLS/case_7/case_7.cc:359) [686]  (8.919 ns)

 <State 16>: 8.919ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln381', HLS/case_7/case_7.cc:381) [794]  (8.919 ns)

 <State 17>: 7.851ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln404', HLS/case_7/case_7.cc:404) [886]  (7.851 ns)

 <State 18>: 7.851ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln397', HLS/case_7/case_7.cc:397) [855]  (7.851 ns)

 <State 19>: 7.851ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln406', HLS/case_7/case_7.cc:406) [897]  (7.851 ns)

 <State 20>: 8.563ns
The critical path consists of the following:
	'mul' operation 21 bit ('mul_ln417', HLS/case_7/case_7.cc:417) [959]  (8.563 ns)

 <State 21>: 8.207ns
The critical path consists of the following:
	'mul' operation 25 bit ('mul_ln441', HLS/case_7/case_7.cc:441) [1075]  (8.207 ns)

 <State 22>: 7.851ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln443', HLS/case_7/case_7.cc:443) [1083]  (7.851 ns)

 <State 23>: 9.275ns
The critical path consists of the following:
	'mul' operation 23 bit ('mul_ln432', HLS/case_7/case_7.cc:432) [1031]  (9.275 ns)

 <State 24>: 5.630ns
The critical path consists of the following:
	'mul' operation 11 bit ('m213', HLS/case_7/case_7.cc:444) [1088]  (5.630 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
