\section{Manuel de Cassis}
\begin{lstlisting}[style=styleMan]
CASSIS(1)

NAME
       cassis - manual page for cassis.

SYNOPSIS
       cassis -f file.xml -t number_threads -r traces_dir [-w] [-v int] [-i number_instr1[:...]] [-b addr_begin:addr_end] [...]

DESCRIPTION
       CasSiS, Cache Simulation Software. This software analyses a maqao generated trace to provide statistics towards cache performance. The architecture can be generated from hwloc (with lstopo --of xml file.xml) and enhanced by
       our file format file.cassis.xml.

PARAMETERS
       -f <file>
              Select architecture file. The architecture can be a file generated from hwloc (xml) or a file created by the user (cassis.xml). See cassis-xml for more details.
       -t <int>
              Select the number of threads. The number of threads must be lower than the number of cores, because this software cannot deal with context changement.
       -r <dir>
              Specify the directory to open trace files.

OPTIONS
       -i <int>
              Track only specified instructions for stats. Can be used with -b.
            -i 1:3:42 Track only 3 instructions.
       -b <long:long>
              Track only the values between two addresses : -b 0x000000000000:0x6fffffffffff for all values ; -b no_stack for values that are not in the stack. Can be used with -i.
       -l <file>
              Select the file for threads interweaving. (Default: "./threads.lua")
       -v <int>
              Select the verbose mode.
            -v 1: print basic statistics: misses, hits and writes-back
            -v 2: print statisctics about data evinctions
            -v 3: print more detailled statistics about misses
            -v 4: print broadcast statistics
       -o     Print mode. Print only tracked values, not all instructions results.
       -d     Debug mode. Useful for printing caches after each instruction.
       -w     Ignore fatal warnings. However the program will probably not be able to play the trace.
       -h     Print this man page.

AUTHORS
       Written by the CASSIS team at ENSEIRB-Matmeca, FRANCE. The team was composed of Nicolas Dubois, Nicolas Heng, Alexandre Horonat, Gilles Marait, Gregoire Pichon, Pierre Goudet.

REPORTING BUGS
       Report bugs to <caches-pfa@listes.enseirb-matmeca.fr>.

COPYRIGHT
       This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser General Public  License
       for more details.

SEE ALSO
       cassis-xml(1)

CASSIS 1.0.0                                                                                                  12/03/2014                                                                                                     CASSIS(1)
\end{lstlisting}
\newpage
\section{Manuel de param√©trisation de l'architecture}
\label{manarchi}
\begin{lstlisting}[style=styleMan]
FILE DESCRIPTION
       <Architecture>: decribes global information concerning the architecture

            * name: name of the architecture
            * CPU_name: name of the CPU
            * number_levels: number of levels if the cache hierarchy

       <Level>: parameters shared with a cache level

            * depth: depth of the level
            * coherence_protocol (not for last level): MSI or MESI. MEOSI, MESIF and MOSI are available but not tested yet.
            * type (not for L1): inclusive, exclusive, nieo (Not Inclusive Exclusive Oriented) or niio (Not Inclusive Inclusive Oriented).
            * snooping (not for last level): true or false
            * directory_manager (note for L1): true or false

       <Cache>: parameters specific to a cache

            * depth: depth of the cache
            * cache_size: size of the cache (in bytes)
            * cache_linesize: size of a line in the cache (in bytes)
            * cache_associativity: associativity of the cache
            * replacement_protocol: LRU, LFU or FIFO

EXAMPLE
\end{lstlisting}
\begin{lstlisting}[style=styleXml]
       <?xml version="1.0"?>
       <Architecture name="x86_64" CPU_name="Intel(R) Core(TM) i5-3340M CPU @ 2.70GHz (modified)" number_levels="3">
         <Level depth="3" type="inclusive" directory_manager="false"/>
         <Level depth="2" coherence_protocol="MESI" type="inclusive" snooping="true" directory_manager="false"/>
         <Level depth="1" coherence_protocol="MESI" snooping="true"/>
         <Cache depth="3" cache_size="3145728" cache_linesize="64" cache_associativity="12" replacement_protocol="LRU">
           <Cache depth="2" cache_size="262144" cache_linesize="64" cache_associativity="8" replacement_protocol="LRU">
             <Cache depth="1" cache_size="32768" cache_linesize="64" cache_associativity="8" replacement_protocol="LRU"/>
             <Cache depth="1" cache_size="32768" cache_linesize="64" cache_associativity="8" replacement_protocol="LRU"/>
           </Cache>
           <Cache depth="2" cache_size="262144" cache_linesize="64" cache_associativity="8" replacement_protocol="LRU">
             <Cache depth="1" cache_size="32768" cache_linesize="64" cache_associativity="8" replacement_protocol="LRU"/>
             <Cache depth="1" cache_size="32768" cache_linesize="64" cache_associativity="8" replacement_protocol="LRU"/>
           </Cache>
         </Cache>
       </Architecture>
\end{lstlisting}
\begin{lstlisting}[style=styleMan]
AUTHORS
       Written by the CASSIS team at ENSEIRB-Matmeca, FRANCE. The team was composed of Nicolas Dubois, Pierre Goudet, Nicolas Heng, Alexandre Horonat, Gilles Marait, Gregoire Pichon.

SEE ALSO
       cassis(1), lstopo(1)

CASSIS 1.0.0                                                                                                  12/03/2014                                                                                                     CASSIS(7)
\end{lstlisting}

