$comment
	File created using the following command:
		vcd file arithmetic_processor.msim.vcd -direction
$end
$date
	Sat Apr 11 21:46:51 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Datapath_vlg_vec_tst $end
$var reg 2 ! A_SEL [1:0] $end
$var reg 2 " B_SEL [1:0] $end
$var reg 1 # Cin $end
$var reg 1 $ CLK $end
$var reg 2 % D_SEL [1:0] $end
$var reg 16 & DATA_MEM_OUT [15:0] $end
$var reg 1 ' INS_TYPE_MUX_SEL $end
$var reg 16 ( INST_MEM_OUT [15:0] $end
$var reg 1 ) LDA $end
$var reg 1 * LDQ $end
$var reg 1 + MULT_EN $end
$var reg 1 , MULT_SEL $end
$var reg 1 - PC_EN $end
$var reg 2 . PC_MUX_SEL [1:0] $end
$var reg 1 / PLUS1_SEL $end
$var reg 1 0 RF_EN $end
$var reg 1 1 RST $end
$var reg 1 2 SL $end
$var reg 1 3 SR $end
$var reg 1 4 SR_SEL $end
$var reg 1 5 UL_SEL $end
$var reg 1 6 WB_SEL $end
$var wire 1 7 A [7] $end
$var wire 1 8 A [6] $end
$var wire 1 9 A [5] $end
$var wire 1 : A [4] $end
$var wire 1 ; A [3] $end
$var wire 1 < A [2] $end
$var wire 1 = A [1] $end
$var wire 1 > A [0] $end
$var wire 1 ? ALUOUT [7] $end
$var wire 1 @ ALUOUT [6] $end
$var wire 1 A ALUOUT [5] $end
$var wire 1 B ALUOUT [4] $end
$var wire 1 C ALUOUT [3] $end
$var wire 1 D ALUOUT [2] $end
$var wire 1 E ALUOUT [1] $end
$var wire 1 F ALUOUT [0] $end
$var wire 1 G CO $end
$var wire 1 H N $end
$var wire 1 I OPCODE [3] $end
$var wire 1 J OPCODE [2] $end
$var wire 1 K OPCODE [1] $end
$var wire 1 L OPCODE [0] $end
$var wire 1 M OUT_Q [7] $end
$var wire 1 N OUT_Q [6] $end
$var wire 1 O OUT_Q [5] $end
$var wire 1 P OUT_Q [4] $end
$var wire 1 Q OUT_Q [3] $end
$var wire 1 R OUT_Q [2] $end
$var wire 1 S OUT_Q [1] $end
$var wire 1 T OUT_Q [0] $end
$var wire 1 U OVF $end
$var wire 1 V Qm1 $end
$var wire 1 W RF_OUT_A [7] $end
$var wire 1 X RF_OUT_A [6] $end
$var wire 1 Y RF_OUT_A [5] $end
$var wire 1 Z RF_OUT_A [4] $end
$var wire 1 [ RF_OUT_A [3] $end
$var wire 1 \ RF_OUT_A [2] $end
$var wire 1 ] RF_OUT_A [1] $end
$var wire 1 ^ RF_OUT_A [0] $end
$var wire 1 _ RF_OUT_B [7] $end
$var wire 1 ` RF_OUT_B [6] $end
$var wire 1 a RF_OUT_B [5] $end
$var wire 1 b RF_OUT_B [4] $end
$var wire 1 c RF_OUT_B [3] $end
$var wire 1 d RF_OUT_B [2] $end
$var wire 1 e RF_OUT_B [1] $end
$var wire 1 f RF_OUT_B [0] $end
$var wire 1 g Z $end
$var wire 1 h sampler $end
$scope module i1 $end
$var wire 1 i gnd $end
$var wire 1 j vcc $end
$var wire 1 k unknown $end
$var tri1 1 l devclrn $end
$var tri1 1 m devpor $end
$var tri1 1 n devoe $end
$var wire 1 o ALU|neg_a[1]~2_combout $end
$var wire 1 p ALU|neg_a[2]~4_combout $end
$var wire 1 q ALU|neg_a[3]~6_combout $end
$var wire 1 r ALU|neg_a[5]~10_combout $end
$var wire 1 s ALU|neg_a[6]~13 $end
$var wire 1 t ALU|neg_a[7]~14_combout $end
$var wire 1 u ALU|neg_b[2]~4_combout $end
$var wire 1 v ALU|neg_b[3]~6_combout $end
$var wire 1 w ALU|neg_b[5]~10_combout $end
$var wire 1 x ALU|neg_b[6]~13 $end
$var wire 1 y ALU|neg_b[7]~14_combout $end
$var wire 1 z REG_PC|Address[3]~16_combout $end
$var wire 1 { REG_PC|Address[5]~20_combout $end
$var wire 1 | REG_PC|Address[7]~25 $end
$var wire 1 } inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 ~ inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 !! inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout $end
$var wire 1 "! inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout $end
$var wire 1 #! REG_PC|Address[8]~28 $end
$var wire 1 $! REG_PC|Address[8]~27_combout $end
$var wire 1 %! REG_PC|Address[9]~29_combout $end
$var wire 1 &! RF|Read_DataA[7]~0_combout $end
$var wire 1 '! RF|Read_DataA[7]~1_combout $end
$var wire 1 (! MUX_A|Mux1~0_combout $end
$var wire 1 )! MUX_A|Mux2~0_combout $end
$var wire 1 *! MUX_A|Mux2~1_combout $end
$var wire 1 +! MUX_A|Mux4~0_combout $end
$var wire 1 ,! RF|Read_DataA[2]~25_combout $end
$var wire 1 -! RF|Read_DataA[1]~32_combout $end
$var wire 1 .! RF|Read_DataA[1]~33_combout $end
$var wire 1 /! MUX_B|Mux0~1_combout $end
$var wire 1 0! RF|Read_DataB[6]~5_combout $end
$var wire 1 1! RF|Read_DataB[6]~6_combout $end
$var wire 1 2! MUX_B|Mux1~0_combout $end
$var wire 1 3! RF|Read_DataB[5]~9_combout $end
$var wire 1 4! RF|Read_DataB[5]~11_combout $end
$var wire 1 5! RF|Read_DataB[5]~12_combout $end
$var wire 1 6! MUX_B|Mux2~0_combout $end
$var wire 1 7! MUX_B|Mux4~0_combout $end
$var wire 1 8! MUX_B|Mux4~1_combout $end
$var wire 1 9! MUX_B|Mux5~0_combout $end
$var wire 1 :! MUX_B|Mux5~1_combout $end
$var wire 1 ;! MUX_B|Mux6~0_combout $end
$var wire 1 <! MUX_B|Mux6~1_combout $end
$var wire 1 =! RF|Read_DataB[0]~31_combout $end
$var wire 1 >! RF|Read_DataB[0]~32_combout $end
$var wire 1 ?! ALU|temp~0_combout $end
$var wire 1 @! ALU|temp~1_combout $end
$var wire 1 A! ALU|temp~2_combout $end
$var wire 1 B! ALU|Mux10~0_combout $end
$var wire 1 C! ALU|temp~3_combout $end
$var wire 1 D! ALU|Mux10~1_combout $end
$var wire 1 E! ALU|temp~4_combout $end
$var wire 1 F! ALU|temp~6_combout $end
$var wire 1 G! MUX_B|Mux3~1_combout $end
$var wire 1 H! ALU|Mux11~0_combout $end
$var wire 1 I! ALU|temp~11_combout $end
$var wire 1 J! ALU|Mux12~1_combout $end
$var wire 1 K! ALU|Mux12~2_combout $end
$var wire 1 L! ALU|Mux12~3_combout $end
$var wire 1 M! ALU|Mux12~4_combout $end
$var wire 1 N! ALU|Mux12~5_combout $end
$var wire 1 O! ALU|temp~12_combout $end
$var wire 1 P! ALU|temp~13_combout $end
$var wire 1 Q! ALU|temp~14_combout $end
$var wire 1 R! ALU|Mux13~1_combout $end
$var wire 1 S! ALU|temp~15_combout $end
$var wire 1 T! ALU|Mux13~2_combout $end
$var wire 1 U! MUX_B|Mux6~2_combout $end
$var wire 1 V! ALU|Mux14~0_combout $end
$var wire 1 W! ALU|Mux14~3_combout $end
$var wire 1 X! ALU|Mux8~1_combout $end
$var wire 1 Y! ALU|Mux8~2_combout $end
$var wire 1 Z! ALU|Mux8~3_combout $end
$var wire 1 [! ALU|Mux8~4_combout $end
$var wire 1 \! ALU|Mux8~5_combout $end
$var wire 1 ]! ALU|Mux15~3_combout $end
$var wire 1 ^! MULT_SEL_A|Output[5]~5_combout $end
$var wire 1 _! inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 `! MULT_SEL_A|Output[7]~11_combout $end
$var wire 1 a! MUX_PC|Mux4~0_combout $end
$var wire 1 b! MUX_PC|Mux4~1_combout $end
$var wire 1 c! MUX_PC|Mux5~0_combout $end
$var wire 1 d! MUX_PC|Mux5~1_combout $end
$var wire 1 e! MUX_PC|Mux6~0_combout $end
$var wire 1 f! MUX_PC|Mux6~1_combout $end
$var wire 1 g! RF|reg4~2_combout $end
$var wire 1 h! RF|reg3~2_combout $end
$var wire 1 i! RF|reg5~3_combout $end
$var wire 1 j! RF|reg4~4_combout $end
$var wire 1 k! RF|reg3~4_combout $end
$var wire 1 l! RF|reg4~5_combout $end
$var wire 1 m! RF|reg7~5_combout $end
$var wire 1 n! MUX_D|Mux3~0_combout $end
$var wire 1 o! RF|reg5~5_combout $end
$var wire 1 p! RF|reg3~6_combout $end
$var wire 1 q! RF|reg7~7_combout $end
$var wire 1 r! RF|reg6~7_combout $end
$var wire 1 s! RF|reg0~8_combout $end
$var wire 1 t! RF|reg6~8_combout $end
$var wire 1 u! RF|reg1~8_combout $end
$var wire 1 v! RF|reg3~9_combout $end
$var wire 1 w! MUX_D|Mux7~0_combout $end
$var wire 1 x! RF|reg7~10_combout $end
$var wire 1 y! RF|reg0~10_combout $end
$var wire 1 z! ALU|Mux3~0_combout $end
$var wire 1 {! ALU|Mux3~1_combout $end
$var wire 1 |! ALU|Mux3~2_combout $end
$var wire 1 }! ALU|Mux3~3_combout $end
$var wire 1 ~! ALU|Mux2~0_combout $end
$var wire 1 !" ALU|Mux2~1_combout $end
$var wire 1 "" ALU|Mux2~2_combout $end
$var wire 1 #" ALU|Mux2~3_combout $end
$var wire 1 $" ALU|Mux4~0_combout $end
$var wire 1 %" ALU|Mux4~1_combout $end
$var wire 1 &" ALU|Mux4~2_combout $end
$var wire 1 '" ALU|Mux4~3_combout $end
$var wire 1 (" ALU|Mux5~0_combout $end
$var wire 1 )" ALU|Mux5~1_combout $end
$var wire 1 *" ALU|Mux5~2_combout $end
$var wire 1 +" ALU|Mux5~3_combout $end
$var wire 1 ," ALU|Mux6~0_combout $end
$var wire 1 -" ALU|Mux6~1_combout $end
$var wire 1 ." ALU|Mux6~2_combout $end
$var wire 1 /" ALU|Mux6~3_combout $end
$var wire 1 0" ALU|Mux7~0_combout $end
$var wire 1 1" REG_Q|Q~6_combout $end
$var wire 1 2" REG_Q|Q~8_combout $end
$var wire 1 3" REG_Q|Q~10_combout $end
$var wire 1 4" REG_Q|Q~14_combout $end
$var wire 1 5" REG_Q|Q~16_combout $end
$var wire 1 6" inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 7" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 8" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 9" inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 :" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 ;" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout $end
$var wire 1 <" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout $end
$var wire 1 =" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout $end
$var wire 1 >" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 ?" inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout $end
$var wire 1 @" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout $end
$var wire 1 A" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout $end
$var wire 1 B" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout $end
$var wire 1 C" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 D" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 E" inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 F" inst11|Output[0]~0_combout $end
$var wire 1 G" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 H" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout $end
$var wire 1 I" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout $end
$var wire 1 J" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout $end
$var wire 1 K" inst_mem|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout $end
$var wire 1 L" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout $end
$var wire 1 M" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout $end
$var wire 1 N" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 O" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 P" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 Q" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 R" inst11|Output[1]~1_combout $end
$var wire 1 S" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 T" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout $end
$var wire 1 U" MUX_PC|Mux1~0_combout $end
$var wire 1 V" MUX_PC|Mux0~0_combout $end
$var wire 1 W" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout $end
$var wire 1 X" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 Y" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 Z" inst11|Output[2]~2_combout $end
$var wire 1 [" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 \" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout $end
$var wire 1 ]" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 ^" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout $end
$var wire 1 _" inst11|Output[3]~3_combout $end
$var wire 1 `" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 a" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout $end
$var wire 1 b" inst11|Output[4]~4_combout $end
$var wire 1 c" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 d" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout $end
$var wire 1 e" inst11|Output[5]~5_combout $end
$var wire 1 f" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 g" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout $end
$var wire 1 h" inst11|Output[6]~6_combout $end
$var wire 1 i" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 j" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout $end
$var wire 1 k" inst11|Output[7]~7_combout $end
$var wire 1 l" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 m" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout $end
$var wire 1 n" inst11|Output[8]~8_combout $end
$var wire 1 o" inst11|Output[8]~9_combout $end
$var wire 1 p" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 q" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout $end
$var wire 1 r" inst11|Output[9]~10_combout $end
$var wire 1 s" inst11|Output[9]~11_combout $end
$var wire 1 t" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 u" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout $end
$var wire 1 v" inst11|Output[10]~12_combout $end
$var wire 1 w" inst11|Output[10]~13_combout $end
$var wire 1 x" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 y" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout $end
$var wire 1 z" inst11|Output[11]~14_combout $end
$var wire 1 {" inst11|Output[11]~15_combout $end
$var wire 1 |" inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 }" inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout $end
$var wire 1 ~" inst11|Output[12]~16_combout $end
$var wire 1 !# inst11|Output[12]~17_combout $end
$var wire 1 "# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 ## inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout $end
$var wire 1 $# inst11|Output[13]~18_combout $end
$var wire 1 %# inst11|Output[13]~19_combout $end
$var wire 1 &# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 '# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout $end
$var wire 1 (# inst11|Output[14]~20_combout $end
$var wire 1 )# inst11|Output[14]~21_combout $end
$var wire 1 *# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 +# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout $end
$var wire 1 ,# inst11|Output[15]~22_combout $end
$var wire 1 -# inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout $end
$var wire 1 .# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout $end
$var wire 1 /# altera_internal_jtag~TCKUTAP $end
$var wire 1 0# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout $end
$var wire 1 1# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6 $end
$var wire 1 2# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5_combout $end
$var wire 1 3# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8 $end
$var wire 1 4# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7_combout $end
$var wire 1 5# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12 $end
$var wire 1 6# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11_combout $end
$var wire 1 7# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14 $end
$var wire 1 8# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13_combout $end
$var wire 1 9# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15_combout $end
$var wire 1 :# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout $end
$var wire 1 ;# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout $end
$var wire 1 <# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout $end
$var wire 1 =# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout $end
$var wire 1 ># auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout $end
$var wire 1 ?# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout $end
$var wire 1 @# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout $end
$var wire 1 A# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout $end
$var wire 1 B# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout $end
$var wire 1 C# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout $end
$var wire 1 D# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout $end
$var wire 1 E# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout $end
$var wire 1 F# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout $end
$var wire 1 G# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout $end
$var wire 1 H# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout $end
$var wire 1 I# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout $end
$var wire 1 J# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout $end
$var wire 1 K# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout $end
$var wire 1 L# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout $end
$var wire 1 M# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout $end
$var wire 1 N# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout $end
$var wire 1 O# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout $end
$var wire 1 P# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout $end
$var wire 1 Q# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout $end
$var wire 1 R# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout $end
$var wire 1 S# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout $end
$var wire 1 T# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout $end
$var wire 1 U# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout $end
$var wire 1 V# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout $end
$var wire 1 W# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10_combout $end
$var wire 1 X# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout $end
$var wire 1 Y# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout $end
$var wire 1 Z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout $end
$var wire 1 [# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout $end
$var wire 1 \# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout $end
$var wire 1 ]# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout $end
$var wire 1 ^# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout $end
$var wire 1 _# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout $end
$var wire 1 `# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~17_combout $end
$var wire 1 a# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout $end
$var wire 1 b# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout $end
$var wire 1 c# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout $end
$var wire 1 d# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout $end
$var wire 1 e# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout $end
$var wire 1 f# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout $end
$var wire 1 g# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout $end
$var wire 1 h# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout $end
$var wire 1 i# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout $end
$var wire 1 j# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout $end
$var wire 1 k# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout $end
$var wire 1 l# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout $end
$var wire 1 m# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout $end
$var wire 1 n# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout $end
$var wire 1 o# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout $end
$var wire 1 p# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout $end
$var wire 1 q# auto_hub|~GND~combout $end
$var wire 1 r# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout $end
$var wire 1 s# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout $end
$var wire 1 t# WB_SEL~combout $end
$var wire 1 u# UL_SEL~combout $end
$var wire 1 v# altera_internal_jtag~TCKUTAPclkctrl_outclk $end
$var wire 1 w# inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 x# inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 y# inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout $end
$var wire 1 z# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout $end
$var wire 1 {# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder_combout $end
$var wire 1 |# auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout $end
$var wire 1 }# CLK~combout $end
$var wire 1 ~# CLK~clkctrl_outclk $end
$var wire 1 !$ LDQ~combout $end
$var wire 1 "$ REG_Qm1|Q~0_combout $end
$var wire 1 #$ RST~combout $end
$var wire 1 $$ REG_Qm1|Q~regout $end
$var wire 1 %$ INS_TYPE_MUX_SEL~combout $end
$var wire 1 &$ MUX_TYPE_SEL|Output[2]~2_combout $end
$var wire 1 '$ MUX_TYPE_SEL|Output[1]~1_combout $end
$var wire 1 ($ SL~combout $end
$var wire 1 )$ SR~combout $end
$var wire 1 *$ MULT_SEL~combout $end
$var wire 1 +$ REG_Q|Q[1]~0_combout $end
$var wire 1 ,$ MUX_D|Mux0~0_combout $end
$var wire 1 -$ MUX_D|Mux0~1_combout $end
$var wire 1 .$ RF|reg1~1_combout $end
$var wire 1 /$ PLUS1_SEL~combout $end
$var wire 1 0$ RF_EN~combout $end
$var wire 1 1$ RF|reg0[5]~0_combout $end
$var wire 1 2$ RF|reg1[5]~0_combout $end
$var wire 1 3$ RF|reg1[5]~2_combout $end
$var wire 1 4$ RF|Read_DataA[7]~2_combout $end
$var wire 1 5$ RF|reg3[4]~0_combout $end
$var wire 1 6$ RF|reg2[7]~0_combout $end
$var wire 1 7$ RF|reg2~1_combout $end
$var wire 1 8$ RF|reg2[7]~2_combout $end
$var wire 1 9$ RF|Read_DataA[7]~3_combout $end
$var wire 1 :$ RF|Read_DataA[7]~4_combout $end
$var wire 1 ;$ MULT_EN~combout $end
$var wire 1 <$ Multiplier|Subtractor|Add0~8_combout $end
$var wire 1 =$ Multiplier|Subtractor|Add0~4_combout $end
$var wire 1 >$ RF|reg3[4]~1_combout $end
$var wire 1 ?$ RF|reg3~10_combout $end
$var wire 1 @$ RF|reg3[4]~3_combout $end
$var wire 1 A$ RF|Read_DataA[0]~37_combout $end
$var wire 1 B$ RF|Read_DataA[0]~38_combout $end
$var wire 1 C$ RF|reg4[5]~0_combout $end
$var wire 1 D$ RF|reg5[6]~0_combout $end
$var wire 1 E$ RF|reg5~9_combout $end
$var wire 1 F$ RF|reg5[6]~2_combout $end
$var wire 1 G$ RF|reg7[4]~0_combout $end
$var wire 1 H$ RF|reg6[6]~0_combout $end
$var wire 1 I$ RF|reg6~9_combout $end
$var wire 1 J$ RF|reg6[6]~2_combout $end
$var wire 1 K$ RF|reg4[5]~1_combout $end
$var wire 1 L$ RF|reg4~10_combout $end
$var wire 1 M$ RF|reg4[5]~3_combout $end
$var wire 1 N$ RF|Read_DataA[0]~35_combout $end
$var wire 1 O$ RF|Read_DataA[0]~36_combout $end
$var wire 1 P$ RF|Read_DataA[0]~39_combout $end
$var wire 1 Q$ Multiplier|Adder|Add0~15 $end
$var wire 1 R$ Multiplier|Adder|Add0~18 $end
$var wire 1 S$ Multiplier|Adder|Add0~20_combout $end
$var wire 1 T$ Multiplier|Q_1~0_combout $end
$var wire 1 U$ Multiplier|Q_1~regout $end
$var wire 1 V$ Multiplier|Adder|Add0~37_combout $end
$var wire 1 W$ Multiplier|Adder|Add0~44_combout $end
$var wire 1 X$ Multiplier|Subtractor|Add0~1 $end
$var wire 1 Y$ Multiplier|Subtractor|Add0~3 $end
$var wire 1 Z$ Multiplier|Subtractor|Add0~5 $end
$var wire 1 [$ Multiplier|Subtractor|Add0~6_combout $end
$var wire 1 \$ Multiplier|Adder|Add0~22_combout $end
$var wire 1 ]$ Multiplier|Adder|Add0~36_combout $end
$var wire 1 ^$ Multiplier|Adder|Add0~43_combout $end
$var wire 1 _$ Multiplier|Adder|Add0~21 $end
$var wire 1 `$ Multiplier|Adder|Add0~23 $end
$var wire 1 a$ Multiplier|Adder|Add0~24_combout $end
$var wire 1 b$ Multiplier|Adder|Add0~35_combout $end
$var wire 1 c$ Multiplier|Adder|Add0~42_combout $end
$var wire 1 d$ Multiplier|Subtractor|Add0~7 $end
$var wire 1 e$ Multiplier|Subtractor|Add0~9 $end
$var wire 1 f$ Multiplier|Subtractor|Add0~10_combout $end
$var wire 1 g$ Multiplier|Adder|Add0~26_combout $end
$var wire 1 h$ Multiplier|Adder|Add0~34_combout $end
$var wire 1 i$ Multiplier|Adder|Add0~41_combout $end
$var wire 1 j$ Multiplier|Adder|Add0~25 $end
$var wire 1 k$ Multiplier|Adder|Add0~27 $end
$var wire 1 l$ Multiplier|Adder|Add0~29 $end
$var wire 1 m$ Multiplier|Adder|Add0~30_combout $end
$var wire 1 n$ Multiplier|Subtractor|Add0~11 $end
$var wire 1 o$ Multiplier|Subtractor|Add0~13 $end
$var wire 1 p$ Multiplier|Subtractor|Add0~14_combout $end
$var wire 1 q$ Multiplier|Adder|Add0~32_combout $end
$var wire 1 r$ Multiplier|Adder|Add0~39_combout $end
$var wire 1 s$ Multiplier|Subtractor|Add0~12_combout $end
$var wire 1 t$ Multiplier|Adder|Add0~28_combout $end
$var wire 1 u$ Multiplier|Adder|Add0~33_combout $end
$var wire 1 v$ Multiplier|Adder|Add0~40_combout $end
$var wire 1 w$ REG_Q|Q~7_combout $end
$var wire 1 x$ REG_Q|Q[1]~3_combout $end
$var wire 1 y$ REG_Q|Q~4_combout $end
$var wire 1 z$ REG_Q|Q~5_combout $end
$var wire 1 {$ REG_Q|Q~1_combout $end
$var wire 1 |$ REG_Q|Q~2_combout $end
$var wire 1 }$ ALU|Mux1~0_combout $end
$var wire 1 ~$ ALU|Mux1~0clkctrl_outclk $end
$var wire 1 !% ALU|Mux14~2_combout $end
$var wire 1 "% MUX_B|Mux7~0_combout $end
$var wire 1 #% ALU|neg_b[0]~1_cout $end
$var wire 1 $% ALU|neg_b[1]~2_combout $end
$var wire 1 %% ALU|Mux14~4_combout $end
$var wire 1 &% RF|reg7[4]~1_combout $end
$var wire 1 '% REG_Q|Q~12_combout $end
$var wire 1 (% MUX_D|Mux2~0_combout $end
$var wire 1 )% MUX_D|Mux2~1_combout $end
$var wire 1 *% RF|reg3~5_combout $end
$var wire 1 +% RF|reg2~4_combout $end
$var wire 1 ,% RF|Read_DataB[5]~10_combout $end
$var wire 1 -% Multiplier|Q[5]~2_combout $end
$var wire 1 .% MUX_B|Mux2~1_combout $end
$var wire 1 /% ALU|Mux10~2_combout $end
$var wire 1 0% MULT_SEL_A|Output[5]~4_combout $end
$var wire 1 1% REG_A|Q~3_combout $end
$var wire 1 2% MUX_D|Mux1~0_combout $end
$var wire 1 3% MUX_D|Mux1~1_combout $end
$var wire 1 4% RF|reg0[5]~1_combout $end
$var wire 1 5% RF|reg0~4_combout $end
$var wire 1 6% RF|reg0[5]~3_combout $end
$var wire 1 7% RF|reg1~3_combout $end
$var wire 1 8% RF|Read_DataA[6]~7_combout $end
$var wire 1 9% RF|reg2~3_combout $end
$var wire 1 :% RF|Read_DataA[6]~8_combout $end
$var wire 1 ;% RF|reg7~4_combout $end
$var wire 1 <% RF|reg7[4]~3_combout $end
$var wire 1 =% RF|reg6~3_combout $end
$var wire 1 >% RF|Read_DataA[6]~5_combout $end
$var wire 1 ?% RF|Read_DataA[6]~6_combout $end
$var wire 1 @% RF|Read_DataA[6]~9_combout $end
$var wire 1 A% MUX_A|Mux1~1_combout $end
$var wire 1 B% ALU|temp~7_combout $end
$var wire 1 C% MUX_PC|Mux8~0_combout $end
$var wire 1 D% REG_PC|Address[0]~10_combout $end
$var wire 1 E% PC_EN~combout $end
$var wire 1 F% REG_PC|Address[6]~26_combout $end
$var wire 1 G% MUX_PC|Mux9~0_combout $end
$var wire 1 H% MUX_PC|Mux9~1_combout $end
$var wire 1 I% REG_PC|Address[0]~11 $end
$var wire 1 J% REG_PC|Address[1]~12_combout $end
$var wire 1 K% MUX_PC|Mux8~1_combout $end
$var wire 1 L% REG_PC|Address[1]~13 $end
$var wire 1 M% REG_PC|Address[2]~14_combout $end
$var wire 1 N% MUX_PC|Mux7~0_combout $end
$var wire 1 O% MUX_PC|Mux7~1_combout $end
$var wire 1 P% REG_PC|Address[2]~15 $end
$var wire 1 Q% REG_PC|Address[3]~17 $end
$var wire 1 R% REG_PC|Address[4]~18_combout $end
$var wire 1 S% MUX_A|Mux3~0_combout $end
$var wire 1 T% RF|reg0~6_combout $end
$var wire 1 U% RF|reg1~5_combout $end
$var wire 1 V% RF|Read_DataA[4]~17_combout $end
$var wire 1 W% RF|Read_DataA[4]~18_combout $end
$var wire 1 X% RF|reg7~6_combout $end
$var wire 1 Y% RF|reg4~6_combout $end
$var wire 1 Z% RF|reg6~5_combout $end
$var wire 1 [% RF|Read_DataA[4]~15_combout $end
$var wire 1 \% RF|Read_DataA[4]~16_combout $end
$var wire 1 ]% RF|Read_DataA[4]~19_combout $end
$var wire 1 ^% MUX_A|Mux3~1_combout $end
$var wire 1 _% RF|reg3~7_combout $end
$var wire 1 `% RF|reg0~7_combout $end
$var wire 1 a% RF|reg1~6_combout $end
$var wire 1 b% RF|Read_DataA[3]~22_combout $end
$var wire 1 c% RF|Read_DataA[3]~23_combout $end
$var wire 1 d% RF|reg5~6_combout $end
$var wire 1 e% RF|reg6~6_combout $end
$var wire 1 f% RF|reg4~7_combout $end
$var wire 1 g% RF|Read_DataA[3]~20_combout $end
$var wire 1 h% RF|Read_DataA[3]~21_combout $end
$var wire 1 i% RF|Read_DataA[3]~24_combout $end
$var wire 1 j% MUX_A|Mux4~1_combout $end
$var wire 1 k% MUX_A|Mux5~0_combout $end
$var wire 1 l% MUX_A|Mux5~1_combout $end
$var wire 1 m% MUX_A|Mux7~0_combout $end
$var wire 1 n% MUX_A|Mux7~1_combout $end
$var wire 1 o% ALU|neg_a[0]~1_cout $end
$var wire 1 p% ALU|neg_a[1]~3 $end
$var wire 1 q% ALU|neg_a[2]~5 $end
$var wire 1 r% ALU|neg_a[3]~7 $end
$var wire 1 s% ALU|neg_a[4]~9 $end
$var wire 1 t% ALU|neg_a[5]~11 $end
$var wire 1 u% ALU|neg_a[6]~12_combout $end
$var wire 1 v% ALU|temp~5_combout $end
$var wire 1 w% ALU|Mux9~1_combout $end
$var wire 1 x% ALU|Mux9~2_combout $end
$var wire 1 y% MUX_TYPE_SEL|Output[0]~0_combout $end
$var wire 1 z% RF|Read_DataB[6]~7_combout $end
$var wire 1 {% RF|Read_DataB[6]~8_combout $end
$var wire 1 |% Multiplier|Q[6]~1_combout $end
$var wire 1 }% MUX_B|Mux1~1_combout $end
$var wire 1 ~% ALU|Mux9~0_combout $end
$var wire 1 !& ALU|Mux9~3_combout $end
$var wire 1 "& MULT_SEL_A|Output[6]~3_combout $end
$var wire 1 #& LDA~combout $end
$var wire 1 $& REG_A|Q~4_combout $end
$var wire 1 %& REG_A|Q[3]~5_combout $end
$var wire 1 && REG_A|Q~6_combout $end
$var wire 1 '& REG_A|Q~7_combout $end
$var wire 1 (& REG_A|Q~8_combout $end
$var wire 1 )& REG_A|Q~9_combout $end
$var wire 1 *& MUX_D|Mux3~1_combout $end
$var wire 1 +& RF|reg2~5_combout $end
$var wire 1 ,& RF|Read_DataB[4]~13_combout $end
$var wire 1 -& RF|Read_DataB[4]~14_combout $end
$var wire 1 .& RF|Read_DataB[4]~15_combout $end
$var wire 1 /& RF|Read_DataB[4]~16_combout $end
$var wire 1 0& Multiplier|Q[4]~3_combout $end
$var wire 1 1& REG_Q|Q~9_combout $end
$var wire 1 2& REG_Q|Q~11_combout $end
$var wire 1 3& MUX_D|Mux4~0_combout $end
$var wire 1 4& MUX_D|Mux4~1_combout $end
$var wire 1 5& RF|reg2~6_combout $end
$var wire 1 6& RF|Read_DataB[3]~17_combout $end
$var wire 1 7& RF|Read_DataB[3]~18_combout $end
$var wire 1 8& RF|Read_DataB[3]~19_combout $end
$var wire 1 9& RF|Read_DataB[3]~20_combout $end
$var wire 1 :& Multiplier|Q[3]~4_combout $end
$var wire 1 ;& MULT_SEL_A|Output[3]~7_combout $end
$var wire 1 <& REG_A|Q~10_combout $end
$var wire 1 =& REG_A|Q~11_combout $end
$var wire 1 >& REG_A|Q~12_combout $end
$var wire 1 ?& REG_A|Q~13_combout $end
$var wire 1 @& MUX_D|Mux5~0_combout $end
$var wire 1 A& MUX_D|Mux5~1_combout $end
$var wire 1 B& RF|reg5~7_combout $end
$var wire 1 C& RF|reg4~8_combout $end
$var wire 1 D& RF|Read_DataB[2]~23_combout $end
$var wire 1 E& RF|Read_DataB[2]~24_combout $end
$var wire 1 F& RF|reg1~7_combout $end
$var wire 1 G& RF|Read_DataB[2]~21_combout $end
$var wire 1 H& RF|reg3~8_combout $end
$var wire 1 I& RF|Read_DataB[2]~22_combout $end
$var wire 1 J& Multiplier|Q[2]~5_combout $end
$var wire 1 K& REG_Q|Q~13_combout $end
$var wire 1 L& REG_Q|Q~15_combout $end
$var wire 1 M& MUX_D|Mux6~0_combout $end
$var wire 1 N& MUX_D|Mux6~1_combout $end
$var wire 1 O& RF|reg7~9_combout $end
$var wire 1 P& RF|reg4~9_combout $end
$var wire 1 Q& RF|Read_DataA[1]~30_combout $end
$var wire 1 R& RF|Read_DataA[1]~31_combout $end
$var wire 1 S& RF|Read_DataA[1]~34_combout $end
$var wire 1 T& MUX_A|Mux6~0_combout $end
$var wire 1 U& MUX_A|Mux6~1_combout $end
$var wire 1 V& ALU|Mux14~1_combout $end
$var wire 1 W& ALU|Mux14~5_combout $end
$var wire 1 X& ALU|Mux14~6_combout $end
$var wire 1 Y& MULT_SEL_A|Output[1]~9_combout $end
$var wire 1 Z& REG_A|Q~14_combout $end
$var wire 1 [& REG_A|Q~15_combout $end
$var wire 1 \& REG_A|Q~16_combout $end
$var wire 1 ]& REG_A|Q~17_combout $end
$var wire 1 ^& MUX_D|Mux7~1_combout $end
$var wire 1 _& RF|reg1~9_combout $end
$var wire 1 `& RF|Read_DataB[0]~29_combout $end
$var wire 1 a& RF|reg2~9_combout $end
$var wire 1 b& RF|Read_DataB[0]~30_combout $end
$var wire 1 c& Multiplier|Q[0]~7_combout $end
$var wire 1 d& RF|Read_DataB[1]~27_combout $end
$var wire 1 e& RF|reg5~8_combout $end
$var wire 1 f& RF|Read_DataB[1]~28_combout $end
$var wire 1 g& RF|reg0~9_combout $end
$var wire 1 h& RF|Read_DataB[1]~25_combout $end
$var wire 1 i& RF|reg2~8_combout $end
$var wire 1 j& RF|Read_DataB[1]~26_combout $end
$var wire 1 k& Multiplier|Q[1]~6_combout $end
$var wire 1 l& Multiplier|WideNor0~0_combout $end
$var wire 1 m& Multiplier|Adder|Add0~14_combout $end
$var wire 1 n& Multiplier|Subtractor|Add0~0_combout $end
$var wire 1 o& Multiplier|Adder|Add0~16_combout $end
$var wire 1 p& Multiplier|Q[7]~0_combout $end
$var wire 1 q& RF|reg0~2_combout $end
$var wire 1 r& RF|Read_DataB[7]~2_combout $end
$var wire 1 s& RF|Read_DataB[7]~3_combout $end
$var wire 1 t& RF|reg7~2_combout $end
$var wire 1 u& RF|reg5~1_combout $end
$var wire 1 v& RF|reg6~1_combout $end
$var wire 1 w& RF|Read_DataB[7]~0_combout $end
$var wire 1 x& RF|Read_DataB[7]~1_combout $end
$var wire 1 y& RF|Read_DataB[7]~4_combout $end
$var wire 1 z& MULT_SEL_A|Output[7]~12_combout $end
$var wire 1 {& SR_SEL~combout $end
$var wire 1 |& REG_A|Q~0_combout $end
$var wire 1 }& REG_A|Q~1_combout $end
$var wire 1 ~& REG_A|Q~2_combout $end
$var wire 1 !' MUX_B|Mux0~0_combout $end
$var wire 1 "' ALU|Mux16~2_combout $end
$var wire 1 #' ALU|neg_b[1]~3 $end
$var wire 1 $' ALU|neg_b[2]~5 $end
$var wire 1 %' ALU|neg_b[3]~7 $end
$var wire 1 &' ALU|neg_b[4]~9 $end
$var wire 1 '' ALU|neg_b[5]~11 $end
$var wire 1 (' ALU|neg_b[6]~12_combout $end
$var wire 1 )' ALU|Mux0~1_combout $end
$var wire 1 *' ALU|Mux0~2_combout $end
$var wire 1 +' ALU|Mux0~0_combout $end
$var wire 1 ,' ALU|Mux0~3_combout $end
$var wire 1 -' MUX_PC|Mux2~0_combout $end
$var wire 1 .' MUX_PC|Mux2~1_combout $end
$var wire 1 /' REG_PC|Address[4]~19 $end
$var wire 1 0' REG_PC|Address[5]~21 $end
$var wire 1 1' REG_PC|Address[6]~22_combout $end
$var wire 1 2' MUX_PC|Mux3~0_combout $end
$var wire 1 3' MUX_PC|Mux3~1_combout $end
$var wire 1 4' REG_PC|Address[6]~23 $end
$var wire 1 5' REG_PC|Address[7]~24_combout $end
$var wire 1 6' MUX_A|Mux0~0_combout $end
$var wire 1 7' MUX_A|Mux0~1_combout $end
$var wire 1 8' ALU|Mux16~0_combout $end
$var wire 1 9' ALU|Mux16~1_combout $end
$var wire 1 :' ALU|Mux16~3_combout $end
$var wire 1 ;' ALU|ovf~combout $end
$var wire 1 <' ALU|Mux8~0_combout $end
$var wire 1 =' ALU|Mux8~6_combout $end
$var wire 1 >' ALU|Equal0~0_combout $end
$var wire 1 ?' ALU|neg_b[4]~8_combout $end
$var wire 1 @' ALU|temp~8_combout $end
$var wire 1 A' MUX_B|Mux3~0_combout $end
$var wire 1 B' ALU|temp~10_combout $end
$var wire 1 C' ALU|neg_a[4]~8_combout $end
$var wire 1 D' ALU|temp~9_combout $end
$var wire 1 E' ALU|Mux11~1_combout $end
$var wire 1 F' ALU|Mux11~2_combout $end
$var wire 1 G' ALU|Mux11~3_combout $end
$var wire 1 H' MUX_B|Mux4~2_combout $end
$var wire 1 I' ALU|Mux12~0_combout $end
$var wire 1 J' ALU|Mux12~6_combout $end
$var wire 1 K' ALU|Equal0~1_combout $end
$var wire 1 L' Cin~combout $end
$var wire 1 M' ALU|Mux15~1_combout $end
$var wire 1 N' ALU|Mux15~0_combout $end
$var wire 1 O' ALU|Mux15~2_combout $end
$var wire 1 P' ALU|Mux15~4_combout $end
$var wire 1 Q' ALU|Equal0~2_combout $end
$var wire 1 R' MULT_SEL_A|Output[7]~2_combout $end
$var wire 1 S' MULT_SEL_A|Output[5]~13_combout $end
$var wire 1 T' MULT_SEL_A|Output[4]~6_combout $end
$var wire 1 U' MUX_B|Mux5~2_combout $end
$var wire 1 V' ALU|Mux13~0_combout $end
$var wire 1 W' ALU|Mux13~3_combout $end
$var wire 1 X' MULT_SEL_A|Output[2]~8_combout $end
$var wire 1 Y' MULT_SEL_A|Output[0]~10_combout $end
$var wire 1 Z' Multiplier|Subtractor|Add0~2_combout $end
$var wire 1 [' Multiplier|Adder|Add0~17_combout $end
$var wire 1 \' Multiplier|Adder|Add0~19_combout $end
$var wire 1 ]' Multiplier|Adder|Add0~38_combout $end
$var wire 1 ^' REG_Q|Q~17_combout $end
$var wire 1 _' RF|reg5~4_combout $end
$var wire 1 `' RF|reg6~4_combout $end
$var wire 1 a' RF|Read_DataA[5]~10_combout $end
$var wire 1 b' RF|Read_DataA[5]~11_combout $end
$var wire 1 c' RF|reg1~4_combout $end
$var wire 1 d' RF|reg0~5_combout $end
$var wire 1 e' RF|Read_DataA[5]~12_combout $end
$var wire 1 f' RF|Read_DataA[5]~13_combout $end
$var wire 1 g' RF|Read_DataA[5]~14_combout $end
$var wire 1 h' RF|reg7~8_combout $end
$var wire 1 i' RF|Read_DataA[2]~26_combout $end
$var wire 1 j' RF|Read_DataA[2]~27_combout $end
$var wire 1 k' RF|reg2~7_combout $end
$var wire 1 l' RF|Read_DataA[2]~28_combout $end
$var wire 1 m' RF|Read_DataA[2]~29_combout $end
$var wire 1 n' altera_reserved_tms~combout $end
$var wire 1 o' altera_reserved_tck~combout $end
$var wire 1 p' altera_reserved_tdi~combout $end
$var wire 1 q' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 r' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 s' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 t' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 u' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 v' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 w' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 x' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 y' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 z' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 {' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 |' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 }' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 ~' inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 !( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 "( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 #( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 $( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 %( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 &( altera_internal_jtag~TDIUTAP $end
$var wire 1 '( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout $end
$var wire 1 (( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout $end
$var wire 1 )( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout $end
$var wire 1 *( altera_internal_jtag~TMSUTAP $end
$var wire 1 +( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout $end
$var wire 1 ,( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout $end
$var wire 1 -( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout $end
$var wire 1 .( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout $end
$var wire 1 /( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout $end
$var wire 1 0( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout $end
$var wire 1 1( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout $end
$var wire 1 2( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout $end
$var wire 1 3( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout $end
$var wire 1 4( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout $end
$var wire 1 5( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout $end
$var wire 1 6( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk $end
$var wire 1 7( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout $end
$var wire 1 8( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout $end
$var wire 1 9( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout $end
$var wire 1 :( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout $end
$var wire 1 ;( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout $end
$var wire 1 <( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout $end
$var wire 1 =( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout $end
$var wire 1 >( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout $end
$var wire 1 ?( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout $end
$var wire 1 @( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout $end
$var wire 1 A( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout $end
$var wire 1 B( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout $end
$var wire 1 C( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout $end
$var wire 1 D( ~QIC_CREATED_GND~I_combout $end
$var wire 1 E( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout $end
$var wire 1 F( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout $end
$var wire 1 G( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout $end
$var wire 1 H( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout $end
$var wire 1 I( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout $end
$var wire 1 J( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout $end
$var wire 1 K( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout $end
$var wire 1 L( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout $end
$var wire 1 M( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout $end
$var wire 1 N( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk $end
$var wire 1 O( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout $end
$var wire 1 P( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout $end
$var wire 1 Q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout $end
$var wire 1 R( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 S( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout $end
$var wire 1 T( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout $end
$var wire 1 U( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout $end
$var wire 1 V( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout $end
$var wire 1 W( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout $end
$var wire 1 X( inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout $end
$var wire 1 Y( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout $end
$var wire 1 Z( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout $end
$var wire 1 [( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout $end
$var wire 1 \( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout $end
$var wire 1 ]( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout $end
$var wire 1 ^( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout $end
$var wire 1 _( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout $end
$var wire 1 `( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout $end
$var wire 1 a( inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 b( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout $end
$var wire 1 c( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout $end
$var wire 1 d( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout $end
$var wire 1 e( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout $end
$var wire 1 f( inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 g( inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 h( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 $end
$var wire 1 i( inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout $end
$var wire 1 j( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout $end
$var wire 1 k( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout $end
$var wire 1 l( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout $end
$var wire 1 m( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout $end
$var wire 1 n( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout $end
$var wire 1 o( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout $end
$var wire 1 p( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout $end
$var wire 1 q( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout $end
$var wire 1 r( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout $end
$var wire 1 s( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout $end
$var wire 1 t( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout $end
$var wire 1 u( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk $end
$var wire 1 v( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout $end
$var wire 1 w( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout $end
$var wire 1 x( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout $end
$var wire 1 y( inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 z( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout $end
$var wire 1 {( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout $end
$var wire 1 |( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout $end
$var wire 1 }( auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout $end
$var wire 1 ~( inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 !) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~12_combout $end
$var wire 1 ") auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout $end
$var wire 1 #) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout $end
$var wire 1 $) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 %) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 &) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 ') inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout $end
$var wire 1 () inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout $end
$var wire 1 )) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout $end
$var wire 1 *) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout $end
$var wire 1 +) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk $end
$var wire 1 ,) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 -) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 .) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 /) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout $end
$var wire 1 0) inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 1) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout $end
$var wire 1 2) inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 3) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~13_combout $end
$var wire 1 4) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 $end
$var wire 1 5) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout $end
$var wire 1 6) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 $end
$var wire 1 7) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout $end
$var wire 1 8) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 $end
$var wire 1 9) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout $end
$var wire 1 :) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 $end
$var wire 1 ;) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout $end
$var wire 1 <) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 $end
$var wire 1 =) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout $end
$var wire 1 >) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 $end
$var wire 1 ?) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout $end
$var wire 1 @) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 $end
$var wire 1 A) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout $end
$var wire 1 B) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 $end
$var wire 1 C) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout $end
$var wire 1 D) inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout $end
$var wire 1 E) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout $end
$var wire 1 F) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout $end
$var wire 1 G) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout $end
$var wire 1 H) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout $end
$var wire 1 I) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout $end
$var wire 1 J) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk $end
$var wire 1 K) inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout $end
$var wire 1 L) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout $end
$var wire 1 M) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout $end
$var wire 1 N) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout $end
$var wire 1 O) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout $end
$var wire 1 P) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout $end
$var wire 1 Q) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout $end
$var wire 1 R) inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout $end
$var wire 1 S) inst_mem|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout $end
$var wire 1 T) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout $end
$var wire 1 U) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout $end
$var wire 1 V) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout $end
$var wire 1 W) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout $end
$var wire 1 X) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout $end
$var wire 1 Y) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout $end
$var wire 1 Z) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk $end
$var wire 1 [) inst_mem|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout $end
$var wire 1 \) inst_mem|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout $end
$var wire 1 ]) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout $end
$var wire 1 ^) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout $end
$var wire 1 _) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout $end
$var wire 1 `) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout $end
$var wire 1 a) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout $end
$var wire 1 b) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout $end
$var wire 1 c) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout $end
$var wire 1 d) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout $end
$var wire 1 e) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout $end
$var wire 1 f) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout $end
$var wire 1 g) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout $end
$var wire 1 h) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout $end
$var wire 1 i) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout $end
$var wire 1 j) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk $end
$var wire 1 k) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~1 $end
$var wire 1 l) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~3 $end
$var wire 1 m) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout $end
$var wire 1 n) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout $end
$var wire 1 o) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~5 $end
$var wire 1 p) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout $end
$var wire 1 q) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout $end
$var wire 1 r) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~7 $end
$var wire 1 s) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout $end
$var wire 1 t) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout $end
$var wire 1 u) inst_mem|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout $end
$var wire 1 v) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout $end
$var wire 1 w) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13_combout $end
$var wire 1 x) inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 y) inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout $end
$var wire 1 z) inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout $end
$var wire 1 {) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout $end
$var wire 1 |) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout $end
$var wire 1 }) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 $end
$var wire 1 ~) auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout $end
$var wire 1 !* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 $end
$var wire 1 "* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout $end
$var wire 1 #* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout $end
$var wire 1 $* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout $end
$var wire 1 %* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 $end
$var wire 1 &* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 $end
$var wire 1 '* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout $end
$var wire 1 (* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout $end
$var wire 1 )* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout $end
$var wire 1 ** auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout $end
$var wire 1 +* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout $end
$var wire 1 ,* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout $end
$var wire 1 -* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout $end
$var wire 1 .* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout $end
$var wire 1 /* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout $end
$var wire 1 0* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout $end
$var wire 1 1* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout $end
$var wire 1 2* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 3* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 $end
$var wire 1 4* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 5* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 6* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16_combout $end
$var wire 1 7* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout $end
$var wire 1 8* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 9* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 :* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 $end
$var wire 1 ;* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout $end
$var wire 1 <* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout $end
$var wire 1 =* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 >* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 ?* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout $end
$var wire 1 @* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout $end
$var wire 1 A* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~8_combout $end
$var wire 1 B* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout $end
$var wire 1 C* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout $end
$var wire 1 D* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout $end
$var wire 1 E* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 F* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout $end
$var wire 1 G* inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 H* inst_mem|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 I* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout $end
$var wire 1 J* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout $end
$var wire 1 K* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout $end
$var wire 1 L* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout $end
$var wire 1 M* inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 N* inst_mem|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 O* inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout $end
$var wire 1 P* inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout $end
$var wire 1 Q* inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout $end
$var wire 1 R* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout $end
$var wire 1 S* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout $end
$var wire 1 T* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 $end
$var wire 1 U* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 $end
$var wire 1 V* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 $end
$var wire 1 W* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout $end
$var wire 1 X* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~12_combout $end
$var wire 1 Y* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout $end
$var wire 1 Z* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~11_combout $end
$var wire 1 [* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout $end
$var wire 1 \* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout $end
$var wire 1 ]* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 $end
$var wire 1 ^* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout $end
$var wire 1 _* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout $end
$var wire 1 `* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout $end
$var wire 1 a* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout $end
$var wire 1 b* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout $end
$var wire 1 c* inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~7_combout $end
$var wire 1 d* inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout $end
$var wire 1 e* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout $end
$var wire 1 f* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout $end
$var wire 1 g* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout $end
$var wire 1 h* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout $end
$var wire 1 i* auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout $end
$var wire 1 j* altera_internal_jtag~TDO $end
$var wire 1 k* REG_A|Q [7] $end
$var wire 1 l* REG_A|Q [6] $end
$var wire 1 m* REG_A|Q [5] $end
$var wire 1 n* REG_A|Q [4] $end
$var wire 1 o* REG_A|Q [3] $end
$var wire 1 p* REG_A|Q [2] $end
$var wire 1 q* REG_A|Q [1] $end
$var wire 1 r* REG_A|Q [0] $end
$var wire 1 s* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 t* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 u* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 v* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 w* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 x* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 y* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 z* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 {* inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 |* REG_Q|Q [7] $end
$var wire 1 }* REG_Q|Q [6] $end
$var wire 1 ~* REG_Q|Q [5] $end
$var wire 1 !+ REG_Q|Q [4] $end
$var wire 1 "+ REG_Q|Q [3] $end
$var wire 1 #+ REG_Q|Q [2] $end
$var wire 1 $+ REG_Q|Q [1] $end
$var wire 1 %+ REG_Q|Q [0] $end
$var wire 1 &+ ALU|carry [7] $end
$var wire 1 '+ ALU|carry [6] $end
$var wire 1 (+ ALU|carry [5] $end
$var wire 1 )+ ALU|carry [4] $end
$var wire 1 *+ ALU|carry [3] $end
$var wire 1 ++ ALU|carry [2] $end
$var wire 1 ,+ ALU|carry [1] $end
$var wire 1 -+ ALU|carry [0] $end
$var wire 1 .+ REG_PC|Address [9] $end
$var wire 1 /+ REG_PC|Address [8] $end
$var wire 1 0+ REG_PC|Address [7] $end
$var wire 1 1+ REG_PC|Address [6] $end
$var wire 1 2+ REG_PC|Address [5] $end
$var wire 1 3+ REG_PC|Address [4] $end
$var wire 1 4+ REG_PC|Address [3] $end
$var wire 1 5+ REG_PC|Address [2] $end
$var wire 1 6+ REG_PC|Address [1] $end
$var wire 1 7+ REG_PC|Address [0] $end
$var wire 1 8+ RF|reg7 [7] $end
$var wire 1 9+ RF|reg7 [6] $end
$var wire 1 :+ RF|reg7 [5] $end
$var wire 1 ;+ RF|reg7 [4] $end
$var wire 1 <+ RF|reg7 [3] $end
$var wire 1 =+ RF|reg7 [2] $end
$var wire 1 >+ RF|reg7 [1] $end
$var wire 1 ?+ RF|reg7 [0] $end
$var wire 1 @+ RF|reg6 [7] $end
$var wire 1 A+ RF|reg6 [6] $end
$var wire 1 B+ RF|reg6 [5] $end
$var wire 1 C+ RF|reg6 [4] $end
$var wire 1 D+ RF|reg6 [3] $end
$var wire 1 E+ RF|reg6 [2] $end
$var wire 1 F+ RF|reg6 [1] $end
$var wire 1 G+ RF|reg6 [0] $end
$var wire 1 H+ RF|reg5 [7] $end
$var wire 1 I+ RF|reg5 [6] $end
$var wire 1 J+ RF|reg5 [5] $end
$var wire 1 K+ RF|reg5 [4] $end
$var wire 1 L+ RF|reg5 [3] $end
$var wire 1 M+ RF|reg5 [2] $end
$var wire 1 N+ RF|reg5 [1] $end
$var wire 1 O+ RF|reg5 [0] $end
$var wire 1 P+ RF|reg4 [7] $end
$var wire 1 Q+ RF|reg4 [6] $end
$var wire 1 R+ RF|reg4 [5] $end
$var wire 1 S+ RF|reg4 [4] $end
$var wire 1 T+ RF|reg4 [3] $end
$var wire 1 U+ RF|reg4 [2] $end
$var wire 1 V+ RF|reg4 [1] $end
$var wire 1 W+ RF|reg4 [0] $end
$var wire 1 X+ RF|reg3 [7] $end
$var wire 1 Y+ RF|reg3 [6] $end
$var wire 1 Z+ RF|reg3 [5] $end
$var wire 1 [+ RF|reg3 [4] $end
$var wire 1 \+ RF|reg3 [3] $end
$var wire 1 ]+ RF|reg3 [2] $end
$var wire 1 ^+ RF|reg3 [1] $end
$var wire 1 _+ RF|reg3 [0] $end
$var wire 1 `+ RF|reg2 [7] $end
$var wire 1 a+ RF|reg2 [6] $end
$var wire 1 b+ RF|reg2 [5] $end
$var wire 1 c+ RF|reg2 [4] $end
$var wire 1 d+ RF|reg2 [3] $end
$var wire 1 e+ RF|reg2 [2] $end
$var wire 1 f+ RF|reg2 [1] $end
$var wire 1 g+ RF|reg2 [0] $end
$var wire 1 h+ RF|reg1 [7] $end
$var wire 1 i+ RF|reg1 [6] $end
$var wire 1 j+ RF|reg1 [5] $end
$var wire 1 k+ RF|reg1 [4] $end
$var wire 1 l+ RF|reg1 [3] $end
$var wire 1 m+ RF|reg1 [2] $end
$var wire 1 n+ RF|reg1 [1] $end
$var wire 1 o+ RF|reg1 [0] $end
$var wire 1 p+ RF|reg0 [7] $end
$var wire 1 q+ RF|reg0 [6] $end
$var wire 1 r+ RF|reg0 [5] $end
$var wire 1 s+ RF|reg0 [4] $end
$var wire 1 t+ RF|reg0 [3] $end
$var wire 1 u+ RF|reg0 [2] $end
$var wire 1 v+ RF|reg0 [1] $end
$var wire 1 w+ RF|reg0 [0] $end
$var wire 1 x+ Multiplier|Q [7] $end
$var wire 1 y+ Multiplier|Q [6] $end
$var wire 1 z+ Multiplier|Q [5] $end
$var wire 1 {+ Multiplier|Q [4] $end
$var wire 1 |+ Multiplier|Q [3] $end
$var wire 1 }+ Multiplier|Q [2] $end
$var wire 1 ~+ Multiplier|Q [1] $end
$var wire 1 !, Multiplier|Q [0] $end
$var wire 1 ", Multiplier|M [7] $end
$var wire 1 #, Multiplier|M [6] $end
$var wire 1 $, Multiplier|M [5] $end
$var wire 1 %, Multiplier|M [4] $end
$var wire 1 &, Multiplier|M [3] $end
$var wire 1 ', Multiplier|M [2] $end
$var wire 1 (, Multiplier|M [1] $end
$var wire 1 ), Multiplier|M [0] $end
$var wire 1 *, Multiplier|A [7] $end
$var wire 1 +, Multiplier|A [6] $end
$var wire 1 ,, Multiplier|A [5] $end
$var wire 1 -, Multiplier|A [4] $end
$var wire 1 ., Multiplier|A [3] $end
$var wire 1 /, Multiplier|A [2] $end
$var wire 1 0, Multiplier|A [1] $end
$var wire 1 1, Multiplier|A [0] $end
$var wire 1 2, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 3, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 4, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 5, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 6, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 7, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 8, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 9, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 :, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 ;, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 <, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 =, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 >, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 ?, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 @, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 A, inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 B, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 C, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 D, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 E, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 F, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 G, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 H, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 I, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 J, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 K, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 L, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 M, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 N, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 O, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 P, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 Q, inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 R, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 S, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 T, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 U, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 V, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 W, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 X, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 Y, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 Z, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 [, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 \, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 ], inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 ^, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 _, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 `, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 a, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 b, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 c, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 d, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 e, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 f, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 g, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 h, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 i, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 j, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 k, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 l, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 m, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 n, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 o, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 p, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 q, inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 r, inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 s, inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 t, inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 u, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4] $end
$var wire 1 v, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3] $end
$var wire 1 w, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2] $end
$var wire 1 x, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1] $end
$var wire 1 y, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0] $end
$var wire 1 z, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3] $end
$var wire 1 {, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2] $end
$var wire 1 |, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1] $end
$var wire 1 }, inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0] $end
$var wire 1 ~, inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [15] $end
$var wire 1 !- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [14] $end
$var wire 1 "- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [13] $end
$var wire 1 #- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [12] $end
$var wire 1 $- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [11] $end
$var wire 1 %- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [10] $end
$var wire 1 &- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [9] $end
$var wire 1 '- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [8] $end
$var wire 1 (- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [7] $end
$var wire 1 )- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [6] $end
$var wire 1 *- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [5] $end
$var wire 1 +- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [4] $end
$var wire 1 ,- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [3] $end
$var wire 1 -- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [2] $end
$var wire 1 .- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [1] $end
$var wire 1 /- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_b [0] $end
$var wire 1 0- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [15] $end
$var wire 1 1- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [14] $end
$var wire 1 2- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [13] $end
$var wire 1 3- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [12] $end
$var wire 1 4- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [11] $end
$var wire 1 5- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [10] $end
$var wire 1 6- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [9] $end
$var wire 1 7- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [8] $end
$var wire 1 8- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [7] $end
$var wire 1 9- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [6] $end
$var wire 1 :- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [5] $end
$var wire 1 ;- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [4] $end
$var wire 1 <- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [3] $end
$var wire 1 =- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [2] $end
$var wire 1 >- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [1] $end
$var wire 1 ?- inst_mem|altsyncram_component|auto_generated|altsyncram1|q_a [0] $end
$var wire 1 @- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4] $end
$var wire 1 A- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3] $end
$var wire 1 B- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2] $end
$var wire 1 C- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1] $end
$var wire 1 D- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0] $end
$var wire 1 E- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15] $end
$var wire 1 F- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14] $end
$var wire 1 G- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13] $end
$var wire 1 H- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12] $end
$var wire 1 I- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11] $end
$var wire 1 J- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10] $end
$var wire 1 K- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9] $end
$var wire 1 L- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8] $end
$var wire 1 M- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7] $end
$var wire 1 N- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6] $end
$var wire 1 O- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5] $end
$var wire 1 P- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4] $end
$var wire 1 Q- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3] $end
$var wire 1 R- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2] $end
$var wire 1 S- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1] $end
$var wire 1 T- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0] $end
$var wire 1 U- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9] $end
$var wire 1 V- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8] $end
$var wire 1 W- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7] $end
$var wire 1 X- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6] $end
$var wire 1 Y- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5] $end
$var wire 1 Z- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4] $end
$var wire 1 [- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3] $end
$var wire 1 \- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2] $end
$var wire 1 ]- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1] $end
$var wire 1 ^- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0] $end
$var wire 1 _- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3] $end
$var wire 1 `- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2] $end
$var wire 1 a- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1] $end
$var wire 1 b- inst_mem|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0] $end
$var wire 1 c- PC_MUX_SEL~combout [1] $end
$var wire 1 d- PC_MUX_SEL~combout [0] $end
$var wire 1 e- INST_MEM_OUT~combout [15] $end
$var wire 1 f- INST_MEM_OUT~combout [14] $end
$var wire 1 g- INST_MEM_OUT~combout [13] $end
$var wire 1 h- INST_MEM_OUT~combout [12] $end
$var wire 1 i- INST_MEM_OUT~combout [11] $end
$var wire 1 j- INST_MEM_OUT~combout [10] $end
$var wire 1 k- INST_MEM_OUT~combout [9] $end
$var wire 1 l- INST_MEM_OUT~combout [8] $end
$var wire 1 m- INST_MEM_OUT~combout [7] $end
$var wire 1 n- INST_MEM_OUT~combout [6] $end
$var wire 1 o- INST_MEM_OUT~combout [5] $end
$var wire 1 p- INST_MEM_OUT~combout [4] $end
$var wire 1 q- INST_MEM_OUT~combout [3] $end
$var wire 1 r- INST_MEM_OUT~combout [2] $end
$var wire 1 s- INST_MEM_OUT~combout [1] $end
$var wire 1 t- INST_MEM_OUT~combout [0] $end
$var wire 1 u- D_SEL~combout [1] $end
$var wire 1 v- D_SEL~combout [0] $end
$var wire 1 w- DATA_MEM_OUT~combout [15] $end
$var wire 1 x- DATA_MEM_OUT~combout [14] $end
$var wire 1 y- DATA_MEM_OUT~combout [13] $end
$var wire 1 z- DATA_MEM_OUT~combout [12] $end
$var wire 1 {- DATA_MEM_OUT~combout [11] $end
$var wire 1 |- DATA_MEM_OUT~combout [10] $end
$var wire 1 }- DATA_MEM_OUT~combout [9] $end
$var wire 1 ~- DATA_MEM_OUT~combout [8] $end
$var wire 1 !. DATA_MEM_OUT~combout [7] $end
$var wire 1 ". DATA_MEM_OUT~combout [6] $end
$var wire 1 #. DATA_MEM_OUT~combout [5] $end
$var wire 1 $. DATA_MEM_OUT~combout [4] $end
$var wire 1 %. DATA_MEM_OUT~combout [3] $end
$var wire 1 &. DATA_MEM_OUT~combout [2] $end
$var wire 1 '. DATA_MEM_OUT~combout [1] $end
$var wire 1 (. DATA_MEM_OUT~combout [0] $end
$var wire 1 ). B_SEL~combout [1] $end
$var wire 1 *. B_SEL~combout [0] $end
$var wire 1 +. A_SEL~combout [1] $end
$var wire 1 ,. A_SEL~combout [0] $end
$var wire 1 -. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4] $end
$var wire 1 .. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3] $end
$var wire 1 /. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2] $end
$var wire 1 0. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1] $end
$var wire 1 1. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0] $end
$var wire 1 2. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9] $end
$var wire 1 3. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8] $end
$var wire 1 4. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7] $end
$var wire 1 5. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6] $end
$var wire 1 6. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5] $end
$var wire 1 7. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4] $end
$var wire 1 8. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3] $end
$var wire 1 9. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2] $end
$var wire 1 :. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1] $end
$var wire 1 ;. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0] $end
$var wire 1 <. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6] $end
$var wire 1 =. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5] $end
$var wire 1 >. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4] $end
$var wire 1 ?. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3] $end
$var wire 1 @. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2] $end
$var wire 1 A. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1] $end
$var wire 1 B. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0] $end
$var wire 1 C. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3] $end
$var wire 1 D. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2] $end
$var wire 1 E. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1] $end
$var wire 1 F. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0] $end
$var wire 1 G. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3] $end
$var wire 1 H. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2] $end
$var wire 1 I. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1] $end
$var wire 1 J. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0] $end
$var wire 1 K. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2] $end
$var wire 1 L. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1] $end
$var wire 1 M. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0] $end
$var wire 1 N. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3] $end
$var wire 1 O. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2] $end
$var wire 1 P. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1] $end
$var wire 1 Q. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0] $end
$var wire 1 R. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3] $end
$var wire 1 S. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2] $end
$var wire 1 T. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1] $end
$var wire 1 U. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0] $end
$var wire 1 V. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2] $end
$var wire 1 W. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1] $end
$var wire 1 X. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0] $end
$var wire 1 Y. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15] $end
$var wire 1 Z. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14] $end
$var wire 1 [. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13] $end
$var wire 1 \. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12] $end
$var wire 1 ]. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11] $end
$var wire 1 ^. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10] $end
$var wire 1 _. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9] $end
$var wire 1 `. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8] $end
$var wire 1 a. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7] $end
$var wire 1 b. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6] $end
$var wire 1 c. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5] $end
$var wire 1 d. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4] $end
$var wire 1 e. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3] $end
$var wire 1 f. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2] $end
$var wire 1 g. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1] $end
$var wire 1 h. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0] $end
$var wire 1 i. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4] $end
$var wire 1 j. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3] $end
$var wire 1 k. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2] $end
$var wire 1 l. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1] $end
$var wire 1 m. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0] $end
$var wire 1 n. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3] $end
$var wire 1 o. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2] $end
$var wire 1 p. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1] $end
$var wire 1 q. auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0] $end
$var wire 1 r. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 s. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 t. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 u. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 v. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 w. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 x. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 y. inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 z. inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3] $end
$var wire 1 {. inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2] $end
$var wire 1 |. inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1] $end
$var wire 1 }. inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0] $end
$var wire 1 ~. inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3] $end
$var wire 1 !/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2] $end
$var wire 1 "/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1] $end
$var wire 1 #/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0] $end
$var wire 1 $/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 %/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 &/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 '/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 (/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 )/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 */ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 +/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 ,/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3] $end
$var wire 1 -/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2] $end
$var wire 1 ./ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1] $end
$var wire 1 // inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0] $end
$var wire 1 0/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3] $end
$var wire 1 1/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2] $end
$var wire 1 2/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1] $end
$var wire 1 3/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0] $end
$var wire 1 4/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 5/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 6/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 7/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 8/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 9/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 :/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 ;/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 </ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3] $end
$var wire 1 =/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2] $end
$var wire 1 >/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1] $end
$var wire 1 ?/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0] $end
$var wire 1 @/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3] $end
$var wire 1 A/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2] $end
$var wire 1 B/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1] $end
$var wire 1 C/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0] $end
$var wire 1 D/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 E/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 F/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 G/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 H/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 I/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 J/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 K/ inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$var wire 1 L/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3] $end
$var wire 1 M/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2] $end
$var wire 1 N/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1] $end
$var wire 1 O/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0] $end
$var wire 1 P/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3] $end
$var wire 1 Q/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2] $end
$var wire 1 R/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1] $end
$var wire 1 S/ inst_mem|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
0$
b0 %
b1010101101010101 &
0'
b1111111111111111 (
0)
0*
0+
0,
0-
b0 .
0/
00
01
02
03
04
05
06
0>
0=
0<
0;
0:
09
08
07
1F
1E
1D
1C
1B
1A
1@
1?
0G
1H
1L
1K
1J
1I
0T
0S
0R
0Q
0P
0O
0N
0M
xU
0V
0^
0]
0\
0[
0Z
0Y
0X
0W
0f
0e
0d
0c
0b
0a
0`
0_
0g
xh
0i
1j
xk
1l
1m
1n
0o
0p
0q
0r
1s
0t
0u
0v
0w
1x
0y
0z
0{
1|
1}
0~
0!!
0"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
1,!
1-!
0.!
0/!
10!
01!
02!
13!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
x?!
x@!
xA!
1B!
0C!
0D!
xE!
xF!
0G!
1H!
0I!
1J!
0K!
0L!
0M!
0N!
xO!
xP!
xQ!
1R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
xZ!
1[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
1D"
0E"
0F"
0G"
0H"
1I"
1J"
0K"
0L"
1M"
1N"
0O"
1P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
x*#
x+#
0,#
0-#
0.#
z/#
00#
01#
12#
13#
14#
05#
16#
17#
18#
19#
1:#
1;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
1F#
0G#
0H#
0I#
0J#
1K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
1T#
1U#
1V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
1_#
0`#
0a#
1b#
1c#
1d#
xe#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
1n#
1o#
1p#
0q#
1r#
1s#
0t#
0u#
xv#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
1&$
1'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
12$
03$
14$
05$
16$
07$
08$
09$
0:$
0;$
0<$
0=$
1>$
0?$
0@$
1A$
0B$
0C$
1D$
0E$
0F$
1G$
1H$
0I$
0J$
1K$
0L$
0M$
1N$
0O$
0P$
0Q$
1R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
1Z$
0[$
0\$
0]$
0^$
0_$
1`$
0a$
0b$
0c$
0d$
1e$
0f$
0g$
0h$
0i$
0j$
1k$
0l$
0m$
0n$
1o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
1}$
1~$
0!%
0"%
1#%
0$%
0%%
1&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
1/%
10%
01%
02%
03%
14%
05%
06%
07%
18%
09%
0:%
0;%
0<%
0=%
1>%
0?%
0@%
0A%
0B%
0C%
1D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
1L%
0M%
0N%
0O%
0P%
1Q%
0R%
0S%
0T%
0U%
1V%
0W%
0X%
0Y%
0Z%
1[%
0\%
0]%
0^%
0_%
0`%
0a%
1b%
0c%
0d%
0e%
0f%
1g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
1o%
0p%
1q%
0r%
1s%
0t%
0u%
xv%
1w%
0x%
1y%
1z%
0{%
0|%
0}%
1~%
1!&
1"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
1,&
0-&
1.&
0/&
00&
01&
02&
03&
04&
05&
16&
07&
18&
09&
0:&
1;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
1D&
0E&
0F&
1G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
1Q&
0R&
0S&
0T&
0U&
1V&
0W&
1X&
1Y&
0Z&
0[&
0\&
0]&
0^&
0_&
1`&
0a&
0b&
0c&
1d&
0e&
0f&
0g&
1h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
1r&
0s&
0t&
0u&
0v&
1w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
1$'
0%'
1&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
10'
01'
02'
03'
04'
05'
06'
07'
08'
19'
0:'
x;'
1<'
1='
0>'
0?'
x@'
0A'
xB'
0C'
xD'
1E'
0F'
1G'
0H'
1I'
1J'
0K'
0L'
1M'
0N'
1O'
1P'
0Q'
1R'
1S'
1T'
0U'
1V'
1W'
1X'
1Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
1a'
0b'
0c'
0d'
1e'
0f'
0g'
0h'
0i'
1j'
0k'
0l'
0m'
zn'
zo'
zp'
1q'
0r'
0s'
1t'
0u'
0v'
0w'
1x'
0y'
0z'
0{'
1|'
0}'
0~'
0!(
1"(
0#(
0$(
0%(
z&(
0'(
x((
0)(
z*(
0+(
0,(
0-(
0.(
0/(
00(
01(
12(
03(
04(
x5(
06(
07(
08(
09(
1:(
0;(
1<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
1G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
1Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
1o(
0p(
0q(
0r(
0s(
0t(
0u(
1v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
1%)
0&)
0')
0()
0))
0*)
0+)
0,)
1-)
0.)
0/)
00)
01)
02)
03)
14)
05)
06)
07)
18)
09)
0:)
0;)
1<)
0=)
0>)
0?)
1@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
1^)
0_)
0`)
0a)
0b)
0c)
1d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
1l)
0m)
0n)
0o)
0p)
0q)
1r)
0s)
0t)
0u)
0v)
0w)
0x)
1y)
0z)
0{)
0|)
0})
0~)
1!*
0"*
0#*
0$*
0%*
1&*
0'*
0(*
1)*
0**
1+*
1,*
1-*
1.*
0/*
00*
01*
12*
13*
04*
05*
06*
07*
08*
19*
0:*
0;*
0<*
0=*
1>*
1?*
1@*
0A*
0B*
1C*
1D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
1S*
0T*
1U*
0V*
0W*
0X*
0Y*
1Z*
0[*
0\*
1]*
0^*
0_*
1`*
0a*
0b*
0c*
0d*
0e*
1f*
0g*
0h*
1i*
zj*
0r*
0q*
0p*
0o*
0n*
0m*
0l*
0k*
0v*
0u*
0t*
0s*
0{*
0z*
0y*
0x*
0w*
0%+
0$+
0#+
0"+
0!+
0~*
0}*
0|*
x-+
x,+
x++
x*+
x)+
x(+
x'+
z&+
07+
06+
05+
04+
03+
02+
01+
00+
0/+
0.+
0?+
0>+
0=+
0<+
0;+
0:+
09+
08+
0G+
0F+
0E+
0D+
0C+
0B+
0A+
0@+
0O+
0N+
0M+
0L+
0K+
0J+
0I+
0H+
0W+
0V+
0U+
0T+
0S+
0R+
0Q+
0P+
0_+
0^+
0]+
0\+
0[+
0Z+
0Y+
0X+
0g+
0f+
0e+
0d+
0c+
0b+
0a+
0`+
0o+
0n+
0m+
0l+
0k+
0j+
0i+
0h+
0w+
0v+
0u+
0t+
0s+
0r+
0q+
0p+
0!,
0~+
0}+
0|+
0{+
0z+
0y+
0x+
0),
0(,
0',
0&,
0%,
0$,
0#,
0",
01,
00,
0/,
0.,
0-,
0,,
0+,
z*,
0A,
0@,
0?,
0>,
0=,
0<,
0;,
0:,
09,
08,
07,
06,
05,
04,
03,
02,
0Q,
0P,
0O,
0N,
0M,
0L,
0K,
0J,
0I,
0H,
0G,
0F,
0E,
0D,
0C,
0B,
0V,
0U,
0T,
0S,
0R,
0f,
0e,
0d,
0c,
0b,
0a,
0`,
0_,
0^,
0],
0\,
0[,
0Z,
0Y,
0X,
0W,
0p,
0o,
0n,
0m,
0l,
0k,
0j,
0i,
0h,
0g,
0t,
0s,
0r,
0q,
0y,
0x,
0w,
0v,
0u,
0},
0|,
0{,
0z,
0/-
0.-
0--
0,-
0+-
0*-
0)-
0(-
0'-
0&-
0%-
0$-
0#-
0"-
0!-
0~,
0?-
0>-
0=-
0<-
0;-
0:-
09-
08-
07-
06-
05-
04-
03-
02-
01-
00-
0D-
0C-
0B-
0A-
0@-
0T-
0S-
0R-
0Q-
0P-
0O-
0N-
0M-
0L-
0K-
0J-
0I-
0H-
0G-
0F-
0E-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0U-
0b-
0a-
0`-
0_-
0d-
0c-
1t-
1s-
1r-
1q-
1p-
1o-
1n-
1m-
1l-
1k-
1j-
1i-
1h-
1g-
1f-
1e-
0v-
0u-
1(.
0'.
1&.
0%.
1$.
0#.
1".
0!.
1~-
1}-
0|-
1{-
0z-
1y-
0x-
1w-
0*.
0).
0,.
0+.
01.
00.
0/.
0..
0-.
0;.
0:.
09.
08.
07.
06.
05.
04.
03.
02.
0B.
0A.
0@.
0?.
0>.
0=.
0<.
0F.
0E.
0D.
0C.
0J.
0I.
0H.
0G.
0M.
0L.
0K.
0Q.
0P.
0O.
0N.
0U.
0T.
0S.
0R.
0X.
0W.
0V.
0h.
0g.
0f.
0e.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
0Y.
0m.
0l.
0k.
0j.
0i.
0q.
0p.
0o.
0n.
0u.
0t.
0s.
0r.
0y.
0x.
0w.
0v.
0}.
0|.
0{.
0z.
0#/
0"/
0!/
0~.
0'/
0&/
0%/
0$/
0+/
0*/
0)/
0(/
0//
0./
0-/
0,/
03/
02/
01/
00/
07/
06/
05/
04/
0;/
0:/
09/
08/
0?/
0>/
0=/
0</
0C/
0B/
0A/
0@/
0G/
0F/
0E/
0D/
0K/
0J/
0I/
0H/
0O/
0N/
0M/
0L/
0S/
0R/
0Q/
0P/
$end
#10000
1$
1}#
1~#
0h
#20000
b10 %
10
0$
1u-
10$
0}#
0~#
1h
1N&
14&
1)%
1-$
1w!
0&%
1O&
1q!
1m!
1t&
1^&
1<%
1x!
#30000
1$
1}#
1~#
0h
18+
1>+
1?+
1<+
1:+
1x&
1'!
1f&
1R&
1O$
1>!
19&
1h%
1b'
15!
1y&
1:$
1k&
1<!
1S&
1P$
1c&
1:&
18!
1i%
1g'
1-%
1/!
16!
1_
1W
1e
1]
1^
1f
1c
1[
1Y
1a
#40000
b10 !
b10 "
b0 %
00
0$
0u-
1).
1+.
00$
0}#
0~#
1h
0N&
04&
0)%
0-$
0w!
1H'
1!'
1.%
1#'
1$%
1"%
1!%
x,"
x$"
x~!
1X!
1U!
1K!
1C!
1y
1''
1w
1%'
1v
17'
1U&
1n%
1j%
1*!
1&%
0O&
0q!
0m!
0t&
0^&
1%"
1"'
1!"
0$'
1u
1%%
1-"
0P'
0#%
10"
1W!
x/"
x'"
x#"
1Y!
1M!
1L!
1D!
0x
1('
0&'
1?'
1t
x."
1p%
1o
0O'
0o%
x&"
1r%
1q
x""
1t%
1r
0<%
0x!
1&"
1""
0v
1)"
1W&
1."
0Y'
0$%
1\!
1N!
0y
1)'
0w
1{!
18'
0q%
1p
1,"
1P'
0o
0s%
1C'
1$"
0s
1u%
1~!
1'"
1#"
0%"
0M!
x*"
1/"
0%%
0-"
0"'
x*'
0!"
x|!
0q
x("
1Y'
x,"
0r
xz!
0t
x+'
0F
x&"
x+"
x."
x,'
x""
x}!
x$"
x/"
x~!
08'
1F
x'"
x#"
#50000
1$
1}#
1~#
0h
#60000
1)
b0 !
b0 "
0$
1#&
0).
0+.
0}#
0~#
1h
1~&
1]&
1[&
1?&
1=&
1)&
1'&
1%&
1$&
0H'
0!'
0.%
1$%
0"%
0!%
0,"
0$"
0~!
0X!
0U!
0K!
1y
1w
1v
07'
0U&
0n%
0j%
0*!
1%"
1"'
1!"
1%%
1-"
0P'
1#%
00"
0W!
0/"
0'"
0#"
0Y!
1M!
0L!
1t
0."
1o
1O'
1o%
0&"
1q
0""
0C!
1r
x&"
x""
0W&
x."
0Y'
0#'
0$%
0\!
0N!
18'
x,"
1P'
0p%
0o
x$"
0D!
x~!
x'"
x#"
x/"
0]&
1$'
0u
0%%
0-"
1Y'
1q%
0p
0,"
0F
0%'
0v
0)"
0."
1]&
0r%
0q
0("
0/"
1F
1&'
0?'
0%"
0M!
0*"
1s%
0C'
0$"
0+"
0''
0w
0{!
0&"
0t%
0r
0z!
0'"
1x
0('
0!"
0|!
1s
0u%
0~!
0}!
0y
0)'
0""
0t
0+'
0#"
0"'
0*'
08'
0,'
#70000
1$
1}#
1~#
0h
1k*
1r*
1q*
1p*
1o*
1n*
1m*
1l*
1|&
11%
1,#
1)#
1%#
1!#
1{"
1w"
1s"
1o"
1k"
1Z&
1F"
1>&
1R"
1<&
1Z"
1(&
1_"
1&&
1b"
1e"
1h"
17
1>
1=
1<
1;
1:
19
18
1}&
#80000
0)
0$
0#&
0}#
0~#
1h
0]&
0%&
#90000
1$
1}#
1~#
0h
#100000
0$
0}#
0~#
1h
#110000
b111111111111111 (
b11111111111111 (
b1111111111111 (
b111111111111 (
b11111111111 (
b1111111111 (
b111111111 (
b11111111 (
b1111111 (
b111111 (
b11111 (
b1111 (
b111 (
b11 (
b1 (
b0 (
b10101101010101 &
b101101010101 &
b1101010101 &
b101010101 &
b1010101 &
b10101 &
b101 &
b1 &
b0 &
1$
0(.
0&.
0$.
0".
0~-
0}-
0{-
0y-
0w-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0e-
1}#
1~#
0h
0V'
0M'
0I'
1F'
xE'
0<'
09'
0V&
0~%
1x%
xw%
0/%
x!%
0}$
1Y!
xX!
1W!
0V!
1T!
xR!
1L!
xK!
0J!
0H!
xB!
1]!
1D!
0W'
0J'
0G'
0='
0X&
0!&
00%
0`!
0y%
0'$
0&$
0j'
1i'
0e'
0a'
0Q&
0g%
0b%
1\%
0[%
0V%
1?%
0>%
08%
0N$
0A$
04$
0-!
0,!
0&!
1l'
1f'
1c%
1W%
1:%
1B$
19$
1.!
0g'
0S&
0i%
0P$
0:$
0G$
11$
0~$
0L
0K
0J
0I
1W'
0O'
0]!
1G'
xF'
1W&
1!&
xx%
10%
x%%
xW!
1\!
xY!
xT!
1N!
xM!
xL!
xD!
0P'
0X'
1K'
0;&
0T'
0R'
0Y&
0"&
0S'
0w&
0r&
0h&
0d&
0`&
0G&
1E&
0D&
08&
06&
1/&
0.&
0,&
1{%
0z%
0=!
04!
03!
00!
1s&
1j&
1b&
1I&
17&
1-&
1,%
11!
0y&
0k&
0c&
0:&
0-%
1;!
19!
17!
0l'
1m'
0f'
0b'
0R&
0h%
0c%
1]%
0\%
0W%
1@%
0?%
0:%
0O$
0B$
09$
0.!
0i'
0'!
1g'
1i%
1P$
1:$
1S&
0*+
0'+
0(+
0-+
0,+
0++
0)+
0H
0Y
0]
0[
0^
0W
1X'
0K'
1T'
xG'
1X&
1"&
x!&
1S'
xW&
1='
1`!
x\!
xW'
1J'
xN!
x0%
0Y'
0x&
0s&
0j&
0f&
0b&
0I&
1J&
1:!
0E&
09&
07&
10&
0/&
0-&
1|%
0{%
0>!
05!
0,%
01!
1y&
1k&
1c&
1:&
1-%
0/!
06!
0m'
0g'
0S&
0i%
0]%
0@%
0P$
0:$
0D'
0B'
0@'
0;'
1Z!
1X!
0v%
0F!
0E!
1!%
0Q!
0P!
0O!
1K!
0A!
0@!
0?!
0D
0C
0B
0?
0E
0@
0A
0_
0e
0f
0c
0a
1\
1Z
1X
1Y
1[
1^
1W
1]
xT'
1Y&
x>'
x"&
xX&
1R'
x='
x`!
xX'
1;&
xJ'
xS'
0y&
0k&
0<!
0c&
0J&
0:!
0:&
08!
1A'
00&
12!
0|%
0-%
1/!
16!
0E'
0Y!
0w%
1%%
0W!
0R!
1M!
0L!
0B!
1D
1B
1@
1A
1H
0F
1d
1b
1`
1_
1e
1f
1c
1a
0\
0Y
0]
0[
0Z
0X
0^
0W
0U
xK'
xY&
xR'
x;&
0/!
0A'
02!
06!
0F'
0\!
0x%
0W&
0T!
0N!
0D!
xB
1E
x@
1?
xH
xD
1C
xA
0_
0e
0f
0d
0c
0b
0`
0a
xQ'
0G'
0='
0`!
0!&
0X&
0W'
0J'
00%
xE
x?
xC
0T'
1K'
0R'
1>'
0"&
0Y&
0X'
0;&
0S'
xg
0H
1Q'
0B
0?
0@
0E
0D
0C
0A
1g
#120000
0$
0}#
0~#
1h
#130000
1$
1}#
1~#
0h
#140000
0$
0}#
0~#
1h
#150000
1$
1}#
1~#
0h
#160000
0$
0}#
0~#
1h
#170000
1$
1}#
1~#
0h
#180000
0$
0}#
0~#
1h
#190000
1$
1}#
1~#
0h
#200000
0$
0}#
0~#
1h
#210000
1$
1}#
1~#
0h
#220000
0$
0}#
0~#
1h
#230000
1$
1}#
1~#
0h
#240000
0$
0}#
0~#
1h
#250000
1$
1}#
1~#
0h
#260000
0$
0}#
0~#
1h
#270000
1$
1}#
1~#
0h
#280000
0$
0}#
0~#
1h
#290000
1$
1}#
1~#
0h
#300000
0$
0}#
0~#
1h
#310000
1$
1}#
1~#
0h
#320000
0$
0}#
0~#
1h
#330000
1$
1}#
1~#
0h
#340000
0$
0}#
0~#
1h
#350000
1$
1}#
1~#
0h
#360000
0$
0}#
0~#
1h
#370000
1$
1}#
1~#
0h
#380000
0$
0}#
0~#
1h
#390000
1$
1}#
1~#
0h
#400000
0$
0}#
0~#
1h
#410000
1$
1}#
1~#
0h
#420000
0$
0}#
0~#
1h
#430000
1$
1}#
1~#
0h
#440000
0$
0}#
0~#
1h
#450000
1$
1}#
1~#
0h
#460000
0$
0}#
0~#
1h
#470000
1$
1}#
1~#
0h
#480000
0$
0}#
0~#
1h
#490000
1$
1}#
1~#
0h
#500000
0$
0}#
0~#
1h
#510000
1$
1}#
1~#
0h
#520000
0$
0}#
0~#
1h
#530000
1$
1}#
1~#
0h
#540000
0$
0}#
0~#
1h
#550000
1$
1}#
1~#
0h
#560000
0$
0}#
0~#
1h
#570000
1$
1}#
1~#
0h
#580000
0$
0}#
0~#
1h
#590000
1$
1}#
1~#
0h
#600000
0$
0}#
0~#
1h
#610000
1$
1}#
1~#
0h
#620000
0$
0}#
0~#
1h
#630000
1$
1}#
1~#
0h
#640000
0$
0}#
0~#
1h
#650000
1$
1}#
1~#
0h
#660000
0$
0}#
0~#
1h
#670000
1$
1}#
1~#
0h
#680000
0$
0}#
0~#
1h
#690000
1$
1}#
1~#
0h
#700000
0$
0}#
0~#
1h
#710000
1$
1}#
1~#
0h
#720000
0$
0}#
0~#
1h
#730000
1$
1}#
1~#
0h
#740000
0$
0}#
0~#
1h
#750000
1$
1}#
1~#
0h
#760000
0$
0}#
0~#
1h
#770000
1$
1}#
1~#
0h
#780000
0$
0}#
0~#
1h
#790000
1$
1}#
1~#
0h
#800000
0$
0}#
0~#
1h
#810000
1$
1}#
1~#
0h
#820000
0$
0}#
0~#
1h
#830000
1$
1}#
1~#
0h
#840000
0$
0}#
0~#
1h
#850000
1$
1}#
1~#
0h
#860000
0$
0}#
0~#
1h
#870000
1$
1}#
1~#
0h
#880000
0$
0}#
0~#
1h
#890000
1$
1}#
1~#
0h
#900000
0$
0}#
0~#
1h
#910000
1$
1}#
1~#
0h
#920000
0$
0}#
0~#
1h
#930000
1$
1}#
1~#
0h
#940000
0$
0}#
0~#
1h
#950000
1$
1}#
1~#
0h
#960000
0$
0}#
0~#
1h
#970000
1$
1}#
1~#
0h
#980000
0$
0}#
0~#
1h
#990000
1$
1}#
1~#
0h
#1000000
