Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jun 19 14:04:39 2025
| Host         : BoxSaver running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                  Violations  
---------  --------  -------------------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch                            32          
ULMTCS-1   Warning   Control Sets use limits recommend reduction  1           
LATCH-1    Advisory  Existing latches in the design               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/mem_stage_load_en_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: student_top_inst/Core_cpu/mem_stage_store_en_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.173        0.000                      0               331043        0.104        0.000                      0               331043        1.100        0.000                       0                 34624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       16.342        0.000                      0                  558        0.104        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        3.173        0.000                      0               330423        0.111        0.000                      0               330423        9.232        0.000                       0                 34265  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll       14.721        0.000                      0                   63        0.104        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  
(none)                      clk_out2_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       16.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.342ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.497ns (13.947%)  route 3.066ns (86.053%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 17.847 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.066     1.036    uart_inst/sw[62]_i_2_n_1
    SLICE_X3Y162         LUT6 (Prop_lut6_I2_O)        0.043     1.079 r  uart_inst/sw[4]_i_1/O
                         net (fo=1, routed)           0.000     1.079    twin_controller_inst/sw_reg[4]_0
    SLICE_X3Y162         FDCE                                         r  twin_controller_inst/sw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.218    17.847    twin_controller_inst/clk_out1
    SLICE_X3Y162         FDCE                                         r  twin_controller_inst/sw_reg[4]/C
                         clock pessimism             -0.354    17.494    
                         clock uncertainty           -0.105    17.388    
    SLICE_X3Y162         FDCE (Setup_fdce_C_D)        0.033    17.421    twin_controller_inst/sw_reg[4]
  -------------------------------------------------------------------
                         required time                         17.421    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                 16.342    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.497ns (14.030%)  route 3.045ns (85.970%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 17.847 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          1.045     1.015    uart_inst/sw[62]_i_2_n_1
    SLICE_X3Y162         LUT6 (Prop_lut6_I2_O)        0.043     1.058 r  uart_inst/sw[52]_i_1/O
                         net (fo=1, routed)           0.000     1.058    twin_controller_inst/sw_reg[52]_0
    SLICE_X3Y162         FDCE                                         r  twin_controller_inst/sw_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.218    17.847    twin_controller_inst/clk_out1
    SLICE_X3Y162         FDCE                                         r  twin_controller_inst/sw_reg[52]/C
                         clock pessimism             -0.354    17.494    
                         clock uncertainty           -0.105    17.388    
    SLICE_X3Y162         FDCE (Setup_fdce_C_D)        0.034    17.422    twin_controller_inst/sw_reg[52]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                 16.364    

Slack (MET) :             16.394ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.595ns (16.960%)  route 2.913ns (83.040%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 17.843 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.535     0.053    uart_inst/sw[62]_i_3_n_1
    SLICE_X1Y166         LUT4 (Prop_lut4_I2_O)        0.052     0.105 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           0.787     0.892    twin_controller_inst/sw_reg[57]_0
    SLICE_X1Y167         LUT4 (Prop_lut4_I1_O)        0.132     1.024 r  twin_controller_inst/sw[9]_i_1/O
                         net (fo=1, routed)           0.000     1.024    twin_controller_inst/sw[9]_i_1_n_1
    SLICE_X1Y167         FDCE                                         r  twin_controller_inst/sw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.214    17.843    twin_controller_inst/clk_out1
    SLICE_X1Y167         FDCE                                         r  twin_controller_inst/sw_reg[9]/C
                         clock pessimism             -0.354    17.490    
                         clock uncertainty           -0.105    17.384    
    SLICE_X1Y167         FDCE (Setup_fdce_C_D)        0.033    17.417    twin_controller_inst/sw_reg[9]
  -------------------------------------------------------------------
                         required time                         17.417    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                 16.394    

Slack (MET) :             16.406ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.595ns (17.115%)  route 2.881ns (82.885%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.535     0.053    uart_inst/sw[62]_i_3_n_1
    SLICE_X1Y166         LUT4 (Prop_lut4_I2_O)        0.052     0.105 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           0.755     0.860    twin_controller_inst/sw_reg[57]_0
    SLICE_X5Y161         LUT4 (Prop_lut4_I1_O)        0.132     0.992 r  twin_controller_inst/sw[25]_i_1/O
                         net (fo=1, routed)           0.000     0.992    twin_controller_inst/sw[25]_i_1_n_1
    SLICE_X5Y161         FDCE                                         r  twin_controller_inst/sw_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X5Y161         FDCE                                         r  twin_controller_inst/sw_reg[25]/C
                         clock pessimism             -0.377    17.470    
                         clock uncertainty           -0.105    17.364    
    SLICE_X5Y161         FDCE (Setup_fdce_C_D)        0.034    17.398    twin_controller_inst/sw_reg[25]
  -------------------------------------------------------------------
                         required time                         17.398    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 16.406    

Slack (MET) :             16.424ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.497ns (14.375%)  route 2.960ns (85.625%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          0.960     0.930    uart_inst/sw[62]_i_2_n_1
    SLICE_X7Y163         LUT6 (Prop_lut6_I2_O)        0.043     0.973 r  uart_inst/sw[61]_i_1/O
                         net (fo=1, routed)           0.000     0.973    twin_controller_inst/sw_reg[61]_0
    SLICE_X7Y163         FDCE                                         r  twin_controller_inst/sw_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X7Y163         FDCE                                         r  twin_controller_inst/sw_reg[61]/C
                         clock pessimism             -0.377    17.470    
                         clock uncertainty           -0.105    17.364    
    SLICE_X7Y163         FDCE (Setup_fdce_C_D)        0.033    17.397    twin_controller_inst/sw_reg[61]
  -------------------------------------------------------------------
                         required time                         17.397    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 16.424    

Slack (MET) :             16.425ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.497ns (14.375%)  route 2.960ns (85.625%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          0.960     0.930    uart_inst/sw[62]_i_2_n_1
    SLICE_X7Y163         LUT6 (Prop_lut6_I2_O)        0.043     0.973 r  uart_inst/sw[35]_i_1/O
                         net (fo=1, routed)           0.000     0.973    twin_controller_inst/sw_reg[35]_1
    SLICE_X7Y163         FDCE                                         r  twin_controller_inst/sw_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X7Y163         FDCE                                         r  twin_controller_inst/sw_reg[35]/C
                         clock pessimism             -0.377    17.470    
                         clock uncertainty           -0.105    17.364    
    SLICE_X7Y163         FDCE (Setup_fdce_C_D)        0.034    17.398    twin_controller_inst/sw_reg[35]
  -------------------------------------------------------------------
                         required time                         17.398    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                 16.425    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.497ns (14.637%)  route 2.899ns (85.363%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 17.842 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          0.898     0.868    uart_inst/sw[62]_i_2_n_1
    SLICE_X7Y167         LUT6 (Prop_lut6_I2_O)        0.043     0.911 r  uart_inst/sw[27]_i_1/O
                         net (fo=1, routed)           0.000     0.911    twin_controller_inst/sw_reg[27]_0
    SLICE_X7Y167         FDCE                                         r  twin_controller_inst/sw_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.213    17.842    twin_controller_inst/clk_out1
    SLICE_X7Y167         FDCE                                         r  twin_controller_inst/sw_reg[27]/C
                         clock pessimism             -0.377    17.466    
                         clock uncertainty           -0.105    17.360    
    SLICE_X7Y167         FDCE (Setup_fdce_C_D)        0.033    17.393    twin_controller_inst/sw_reg[27]
  -------------------------------------------------------------------
                         required time                         17.393    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.483ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 0.497ns (14.637%)  route 2.899ns (85.363%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.158ns = ( 17.842 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          0.898     0.868    uart_inst/sw[62]_i_2_n_1
    SLICE_X7Y167         LUT6 (Prop_lut6_I2_O)        0.043     0.911 r  uart_inst/sw[11]_i_1/O
                         net (fo=1, routed)           0.000     0.911    twin_controller_inst/sw_reg[11]_0
    SLICE_X7Y167         FDCE                                         r  twin_controller_inst/sw_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.213    17.842    twin_controller_inst/clk_out1
    SLICE_X7Y167         FDCE                                         r  twin_controller_inst/sw_reg[11]/C
                         clock pessimism             -0.377    17.466    
                         clock uncertainty           -0.105    17.360    
    SLICE_X7Y167         FDCE (Setup_fdce_C_D)        0.034    17.394    twin_controller_inst/sw_reg[11]
  -------------------------------------------------------------------
                         required time                         17.394    
                         arrival time                          -0.911    
  -------------------------------------------------------------------
                         slack                                 16.483    

Slack (MET) :             16.519ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.497ns (14.773%)  route 2.867ns (85.227%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 r  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.409    -0.073    uart_inst/sw[62]_i_3_n_1
    SLICE_X0Y166         LUT2 (Prop_lut2_I0_O)        0.043    -0.030 r  uart_inst/sw[62]_i_2/O
                         net (fo=32, routed)          0.867     0.837    uart_inst/sw[62]_i_2_n_1
    SLICE_X4Y161         LUT6 (Prop_lut6_I2_O)        0.043     0.880 r  uart_inst/sw[28]_i_1/O
                         net (fo=1, routed)           0.000     0.880    twin_controller_inst/sw_reg[28]_0
    SLICE_X4Y161         FDCE                                         r  twin_controller_inst/sw_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X4Y161         FDCE                                         r  twin_controller_inst/sw_reg[28]/C
                         clock pessimism             -0.377    17.470    
                         clock uncertainty           -0.105    17.364    
    SLICE_X4Y161         FDCE (Setup_fdce_C_D)        0.034    17.398    twin_controller_inst/sw_reg[28]
  -------------------------------------------------------------------
                         required time                         17.398    
                         arrival time                          -0.880    
  -------------------------------------------------------------------
                         slack                                 16.519    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/sw_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.595ns (17.706%)  route 2.765ns (82.294%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.484ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.349    -2.484    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDCE (Prop_fdce_C_Q)         0.223    -2.261 f  uart_inst/rx_data_reg[0]/Q
                         net (fo=47, routed)          1.342    -0.919    uart_inst/Q[0]
    SLICE_X1Y165         LUT3 (Prop_lut3_I2_O)        0.052    -0.867 r  uart_inst/sw[63]_i_4/O
                         net (fo=3, routed)           0.249    -0.618    uart_inst/sw[63]_i_4_n_1
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.136    -0.482 f  uart_inst/sw[62]_i_3/O
                         net (fo=4, routed)           0.535     0.053    uart_inst/sw[62]_i_3_n_1
    SLICE_X1Y166         LUT4 (Prop_lut4_I2_O)        0.052     0.105 r  uart_inst/sw[57]_i_2/O
                         net (fo=8, routed)           0.639     0.744    twin_controller_inst/sw_reg[57]_0
    SLICE_X5Y161         LUT4 (Prop_lut4_I2_O)        0.132     0.876 r  twin_controller_inst/sw[57]_i_1/O
                         net (fo=1, routed)           0.000     0.876    twin_controller_inst/sw[57]_i_1_n_1
    SLICE_X5Y161         FDCE                                         r  twin_controller_inst/sw_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X5Y161         FDCE                                         r  twin_controller_inst/sw_reg[57]/C
                         clock pessimism             -0.377    17.470    
                         clock uncertainty           -0.105    17.364    
    SLICE_X5Y161         FDCE (Setup_fdce_C_D)        0.033    17.397    twin_controller_inst/sw_reg[57]
  -------------------------------------------------------------------
                         required time                         17.397    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                 16.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.625ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.618    -0.415    twin_controller_inst/clk_out1
    SLICE_X7Y163         FDCE                                         r  twin_controller_inst/sw_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDCE (Prop_fdce_C_Q)         0.100    -0.315 r  twin_controller_inst/sw_reg[61]/Q
                         net (fo=3, routed)           0.074    -0.241    twin_controller_inst/sw_reg[63]_0[57]
    SLICE_X6Y163         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.818    -0.625    twin_controller_inst/clk_out1
    SLICE_X6Y163         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][5]/C
                         clock pessimism              0.222    -0.404    
    SLICE_X6Y163         FDCE (Hold_fdce_C_D)         0.059    -0.345    twin_controller_inst/status_buffer_reg[13][5]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.369%)  route 0.120ns (54.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.618    -0.415    twin_controller_inst/clk_out1
    SLICE_X4Y165         FDCE                                         r  twin_controller_inst/sw_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.100    -0.315 r  twin_controller_inst/sw_reg[13]/Q
                         net (fo=3, routed)           0.120    -0.194    twin_controller_inst/sw_reg[63]_0[11]
    SLICE_X3Y164         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.819    -0.624    twin_controller_inst/clk_out1
    SLICE_X3Y164         FDCE                                         r  twin_controller_inst/status_buffer_reg[7][5]/C
                         clock pessimism              0.243    -0.382    
    SLICE_X3Y164         FDCE (Hold_fdce_C_D)         0.049    -0.333    twin_controller_inst/status_buffer_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.148ns (65.915%)  route 0.077ns (34.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.587    -0.446    twin_controller_inst/clk_out1
    SLICE_X10Y163        FDCE                                         r  twin_controller_inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDCE (Prop_fdce_C_Q)         0.118    -0.328 r  twin_controller_inst/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.077    -0.251    uart_inst/tx_shift_reg[8]_0[7]
    SLICE_X11Y163        LUT2 (Prop_lut2_I1_O)        0.030    -0.221 r  uart_inst/tx_shift[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.221    uart_inst/tx_shift0_in[8]
    SLICE_X11Y163        FDPE                                         r  uart_inst/tx_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.787    -0.656    uart_inst/clk_out1
    SLICE_X11Y163        FDPE                                         r  uart_inst/tx_shift_reg[8]/C
                         clock pessimism              0.222    -0.435    
    SLICE_X11Y163        FDPE (Hold_fdpe_C_D)         0.075    -0.360    uart_inst/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[12][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.252%)  route 0.112ns (52.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.617    -0.416    twin_controller_inst/clk_out1
    SLICE_X7Y166         FDCE                                         r  twin_controller_inst/sw_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDCE (Prop_fdce_C_Q)         0.100    -0.316 r  twin_controller_inst/sw_reg[51]/Q
                         net (fo=3, routed)           0.112    -0.204    twin_controller_inst/sw_reg[63]_0[47]
    SLICE_X6Y165         FDCE                                         r  twin_controller_inst/status_buffer_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.817    -0.626    twin_controller_inst/clk_out1
    SLICE_X6Y165         FDCE                                         r  twin_controller_inst/status_buffer_reg[12][3]/C
                         clock pessimism              0.224    -0.403    
    SLICE_X6Y165         FDCE (Hold_fdce_C_D)         0.059    -0.344    twin_controller_inst/status_buffer_reg[12][3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 uart_inst/rx_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.965%)  route 0.100ns (50.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.620    -0.413    uart_inst/clk_out1
    SLICE_X0Y165         FDCE                                         r  uart_inst/rx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDCE (Prop_fdce_C_Q)         0.100    -0.313 r  uart_inst/rx_shift_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.212    uart_inst/rx_shift[0]
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.819    -0.624    uart_inst/clk_out1
    SLICE_X0Y164         FDCE                                         r  uart_inst/rx_data_reg[0]/C
                         clock pessimism              0.225    -0.400    
    SLICE_X0Y164         FDCE (Hold_fdce_C_D)         0.040    -0.360    uart_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[17][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.155ns (62.319%)  route 0.094ns (37.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.587    -0.446    twin_controller_inst/clk_out1
    SLICE_X11Y164        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDCE (Prop_fdce_C_Q)         0.091    -0.355 r  twin_controller_inst/status_buffer_reg[17][7]/Q
                         net (fo=1, routed)           0.094    -0.261    twin_controller_inst/status_buffer_reg[17][7]
    SLICE_X10Y163        LUT5 (Prop_lut5_I0_O)        0.064    -0.197 r  twin_controller_inst/tx_data[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    twin_controller_inst/status_buffer[7]
    SLICE_X10Y163        FDCE                                         r  twin_controller_inst/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.787    -0.656    twin_controller_inst/clk_out1
    SLICE_X10Y163        FDCE                                         r  twin_controller_inst/tx_data_reg[7]/C
                         clock pessimism              0.224    -0.433    
    SLICE_X10Y163        FDCE (Hold_fdce_C_D)         0.087    -0.346    twin_controller_inst/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.169%)  route 0.112ns (52.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.621ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.621    -0.412    twin_controller_inst/clk_out1
    SLICE_X3Y162         FDCE                                         r  twin_controller_inst/sw_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y162         FDCE (Prop_fdce_C_Q)         0.100    -0.312 r  twin_controller_inst/sw_reg[17]/Q
                         net (fo=3, routed)           0.112    -0.200    twin_controller_inst/sw_reg[63]_0[15]
    SLICE_X3Y161         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.822    -0.621    twin_controller_inst/clk_out1
    SLICE_X3Y161         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][1]/C
                         clock pessimism              0.225    -0.397    
    SLICE_X3Y161         FDCE (Hold_fdce_C_D)         0.047    -0.350    twin_controller_inst/status_buffer_reg[8][1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.011%)  route 0.117ns (53.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.618    -0.415    twin_controller_inst/clk_out1
    SLICE_X4Y164         FDCE                                         r  twin_controller_inst/sw_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y164         FDCE (Prop_fdce_C_Q)         0.100    -0.315 r  twin_controller_inst/sw_reg[56]/Q
                         net (fo=3, routed)           0.117    -0.197    twin_controller_inst/sw_reg[63]_0[52]
    SLICE_X3Y164         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.819    -0.624    twin_controller_inst/clk_out1
    SLICE_X3Y164         FDCE                                         r  twin_controller_inst/status_buffer_reg[13][0]/C
                         clock pessimism              0.243    -0.382    
    SLICE_X3Y164         FDCE (Hold_fdce_C_D)         0.033    -0.349    twin_controller_inst/status_buffer_reg[13][0]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.316%)  route 0.078ns (34.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.587    -0.446    twin_controller_inst/clk_out1
    SLICE_X10Y163        FDCE                                         r  twin_controller_inst/tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDCE (Prop_fdce_C_Q)         0.118    -0.328 r  twin_controller_inst/tx_data_reg[4]/Q
                         net (fo=1, routed)           0.078    -0.250    uart_inst/tx_shift_reg[8]_0[4]
    SLICE_X11Y163        LUT3 (Prop_lut3_I2_O)        0.028    -0.222 r  uart_inst/tx_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    uart_inst/tx_shift0_in[5]
    SLICE_X11Y163        FDPE                                         r  uart_inst/tx_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.787    -0.656    uart_inst/clk_out1
    SLICE_X11Y163        FDPE                                         r  uart_inst/tx_shift_reg[5]/C
                         clock pessimism              0.222    -0.435    
    SLICE_X11Y163        FDPE (Hold_fdpe_C_D)         0.060    -0.375    uart_inst/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.949%)  route 0.109ns (52.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.626ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.618    -0.415    twin_controller_inst/clk_out1
    SLICE_X7Y165         FDCE                                         r  twin_controller_inst/sw_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDCE (Prop_fdce_C_Q)         0.100    -0.315 r  twin_controller_inst/sw_reg[19]/Q
                         net (fo=3, routed)           0.109    -0.206    twin_controller_inst/sw_reg[63]_0[17]
    SLICE_X6Y165         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.817    -0.626    twin_controller_inst/clk_out1
    SLICE_X6Y165         FDCE                                         r  twin_controller_inst/status_buffer_reg[8][3]/C
                         clock pessimism              0.223    -0.404    
    SLICE_X6Y165         FDCE (Hold_fdce_C_D)         0.045    -0.359    twin_controller_inst/status_buffer_reg[8][3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y163    twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X0Y163    twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y164   twin_controller_inst/status_buffer_reg[17][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X11Y164   twin_controller_inst/status_buffer_reg[17][7]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X6Y165    twin_controller_inst/status_buffer_reg[1][3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X2Y166    twin_controller_inst/status_buffer_reg[1][4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X3Y164    twin_controller_inst/status_buffer_reg[5][1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X6Y165    twin_controller_inst/status_buffer_reg[5][5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y163    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y163    twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y163    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X0Y163    twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y164   twin_controller_inst/status_buffer_reg[17][3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y164   twin_controller_inst/status_buffer_reg[17][3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y164   twin_controller_inst/status_buffer_reg[17][7]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X11Y164   twin_controller_inst/status_buffer_reg[17][7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y165    twin_controller_inst/status_buffer_reg[1][3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X6Y165    twin_controller_inst/status_buffer_reg[1][3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y155   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y155   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y157   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y158   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y158   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y158   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X13Y158   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 0.972ns (6.045%)  route 15.109ns (93.955%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.554    13.717    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/D
    SLICE_X142Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.281    17.910    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/WCLK
    SLICE_X142Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.448    
                         clock uncertainty           -0.105    17.342    
    SLICE_X142Y299       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.890    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.919ns  (logic 0.972ns (6.106%)  route 14.947ns (93.894%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.393    13.556    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_25_25/D
    SLICE_X142Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.281    17.910    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_25_25/WCLK
    SLICE_X142Y296       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.448    
                         clock uncertainty           -0.105    17.342    
    SLICE_X142Y296       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.890    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_29184_29439_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.908ns  (logic 0.972ns (6.110%)  route 14.936ns (93.890%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.381    13.544    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_25_25/D
    SLICE_X136Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.281    17.910    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_25_25/WCLK
    SLICE_X136Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.448    
                         clock uncertainty           -0.105    17.342    
    SLICE_X136Y295       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.890    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.895ns  (logic 0.972ns (6.115%)  route 14.923ns (93.885%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.368    13.531    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_25_25/D
    SLICE_X136Y298       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.281    17.910    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_25_25/WCLK
    SLICE_X136Y298       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.448    
                         clock uncertainty           -0.105    17.342    
    SLICE_X136Y298       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.890    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23040_23295_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.890    
                         arrival time                         -13.531    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 0.972ns (6.045%)  route 15.109ns (93.955%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.554    13.717    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/D
    SLICE_X142Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.281    17.910    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/WCLK
    SLICE_X142Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_C/CLK
                         clock pessimism             -0.463    17.448    
                         clock uncertainty           -0.105    17.342    
    SLICE_X142Y299       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.266    17.076    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 0.972ns (6.045%)  route 15.109ns (93.955%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.554    13.717    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/D
    SLICE_X142Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.281    17.910    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/WCLK
    SLICE_X142Y299       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_B/CLK
                         clock pessimism             -0.463    17.448    
                         clock uncertainty           -0.105    17.342    
    SLICE_X142Y299       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.258    17.084    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_30720_30975_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         17.084    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.009ns  (logic 0.972ns (6.072%)  route 15.037ns (93.928%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.965ns = ( 18.035 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.482    13.645    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_25_25/D
    SLICE_X126Y305       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.406    18.035    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_25_25/WCLK
    SLICE_X126Y305       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.573    
                         clock uncertainty           -0.105    17.467    
    SLICE_X126Y305       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.015    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_26624_26879_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.008ns  (logic 0.972ns (6.072%)  route 15.036ns (93.928%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.482    13.645    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_25_25/D
    SLICE_X130Y304       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.407    18.036    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_25_25/WCLK
    SLICE_X130Y304       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.574    
                         clock uncertainty           -0.105    17.468    
    SLICE_X130Y304       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.016    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_21760_22015_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -13.645    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.986ns  (logic 0.972ns (6.080%)  route 15.014ns (93.920%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.964ns = ( 18.036 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.460    13.623    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_25_25/D
    SLICE_X130Y305       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.407    18.036    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_25_25/WCLK
    SLICE_X130Y305       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.574    
                         clock uncertainty           -0.105    17.468    
    SLICE_X130Y305       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    17.016    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_23552_23807_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.016    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_25_25/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        15.846ns  (logic 0.972ns (6.134%)  route 14.874ns (93.866%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 17.905 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[12]/Q
                         net (fo=5293, routed)        5.571     3.467    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[10]
    SLICE_X127Y301       MUXF7 (Prop_muxf7_S_O)       0.163     3.630 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33/O
                         net (fo=1, routed)           0.000     3.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_33_n_0
    SLICE_X127Y301       MUXF8 (Prop_muxf8_I0_O)      0.045     3.675 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12/O
                         net (fo=1, routed)           1.048     4.722    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_12_n_0
    SLICE_X131Y272       LUT6 (Prop_lut6_I1_O)        0.126     4.848 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.848    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_4_n_0
    SLICE_X131Y272       MUXF7 (Prop_muxf7_I1_O)      0.122     4.970 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.970    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0_i_1_n_0
    SLICE_X131Y272       MUXF8 (Prop_muxf8_I0_O)      0.045     5.015 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[25]_INST_0/O
                         net (fo=5, routed)           3.655     8.670    student_top_inst/Core_cpu/spo[25]
    SLICE_X17Y169        LUT6 (Prop_lut6_I0_O)        0.126     8.796 r  student_top_inst/Core_cpu/Mem_DRAM_i_82/O
                         net (fo=1, routed)           0.099     8.895    student_top_inst/Core_cpu/Mem_DRAM_i_82_n_1
    SLICE_X17Y169        LUT6 (Prop_lut6_I5_O)        0.043     8.938 f  student_top_inst/Core_cpu/Mem_DRAM_i_42/O
                         net (fo=1, routed)           0.182     9.120    student_top_inst/Core_cpu/Mem_DRAM_i_42_n_1
    SLICE_X19Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.163 r  student_top_inst/Core_cpu/Mem_DRAM_i_7/O
                         net (fo=1024, routed)        4.319    13.482    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_25_25/D
    SLICE_X130Y293       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_25_25/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.276    17.905    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_25_25/WCLK
    SLICE_X130Y293       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.463    17.443    
                         clock uncertainty           -0.105    17.337    
    SLICE_X130Y293       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.885    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.885    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  3.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/id_stage_pc_address_in_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.643    -0.390    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y143        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.100    -0.290 r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[19]/Q
                         net (fo=1, routed)           0.081    -0.209    student_top_inst/Core_cpu/ex_stage/ex_stage_pc_address_in_reg[31][19]
    SLICE_X10Y143        LUT2 (Prop_lut2_I0_O)        0.028    -0.181 r  student_top_inst/Core_cpu/ex_stage/ex_stage_pc_address_in[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    student_top_inst/Core_cpu/ex_stage_n_168
    SLICE_X10Y143        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.864    -0.579    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y143        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[19]/C
                         clock pessimism              0.201    -0.379    
    SLICE_X10Y143        FDCE (Hold_fdce_C_D)         0.087    -0.292    student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[19]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/if_stage_pc_address_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/id_stage_pc_address_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.636    -0.397    student_top_inst/Core_cpu/clk_out2
    SLICE_X17Y132        FDCE                                         r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDCE (Prop_fdce_C_Q)         0.100    -0.297 r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[0]/Q
                         net (fo=2, routed)           0.083    -0.214    student_top_inst/Core_cpu/if_stage/Q[0]
    SLICE_X16Y132        LUT4 (Prop_lut4_I2_O)        0.028    -0.186 r  student_top_inst/Core_cpu/if_stage/id_stage_pc_address_in[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    student_top_inst/Core_cpu/if_stage_n_39
    SLICE_X16Y132        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.855    -0.588    student_top_inst/Core_cpu/clk_out2
    SLICE_X16Y132        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[0]/C
                         clock pessimism              0.203    -0.386    
    SLICE_X16Y132        FDCE (Hold_fdce_C_D)         0.087    -0.299    student_top_inst/Core_cpu/id_stage_pc_address_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/mem_stage_rd_address_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/wb_stage_rd_address_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.615%)  route 0.062ns (38.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.394ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.639    -0.394    student_top_inst/Core_cpu/clk_out2
    SLICE_X9Y135         FDCE                                         r  student_top_inst/Core_cpu/mem_stage_rd_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y135         FDCE (Prop_fdce_C_Q)         0.100    -0.294 r  student_top_inst/Core_cpu/mem_stage_rd_address_reg[2]/Q
                         net (fo=3, routed)           0.062    -0.231    student_top_inst/Core_cpu/mem_stage_rd_address[2]
    SLICE_X9Y135         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_rd_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.859    -0.584    student_top_inst/Core_cpu/clk_out2
    SLICE_X9Y135         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_rd_address_reg[2]/C
                         clock pessimism              0.191    -0.394    
    SLICE_X9Y135         FDCE (Hold_fdce_C_D)         0.044    -0.350    student_top_inst/Core_cpu/wb_stage_rd_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/if_stage_pc_address_in_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/id_stage_pc_address_in_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.523%)  route 0.058ns (28.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.643    -0.390    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y144        FDCE                                         r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y144        FDCE (Prop_fdce_C_Q)         0.118    -0.272 r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[22]/Q
                         net (fo=2, routed)           0.058    -0.213    student_top_inst/Core_cpu/if_stage/Q[22]
    SLICE_X13Y144        LUT4 (Prop_lut4_I2_O)        0.028    -0.185 r  student_top_inst/Core_cpu/if_stage/id_stage_pc_address_in[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    student_top_inst/Core_cpu/if_stage_n_17
    SLICE_X13Y144        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.863    -0.580    student_top_inst/Core_cpu/clk_out2
    SLICE_X13Y144        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[22]/C
                         clock pessimism              0.202    -0.379    
    SLICE_X13Y144        FDCE (Hold_fdce_C_D)         0.061    -0.318    student_top_inst/Core_cpu/id_stage_pc_address_in_reg[22]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/if_stage_pc_address_in_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/id_stage_pc_address_in_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.146ns (70.892%)  route 0.060ns (29.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.391ns
    Clock Pessimism Removal (CPR):    -0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.642    -0.391    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y142        FDCE                                         r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y142        FDCE (Prop_fdce_C_Q)         0.118    -0.273 r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[16]/Q
                         net (fo=2, routed)           0.060    -0.213    student_top_inst/Core_cpu/if_stage/Q[16]
    SLICE_X11Y142        LUT4 (Prop_lut4_I2_O)        0.028    -0.185 r  student_top_inst/Core_cpu/if_stage/id_stage_pc_address_in[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    student_top_inst/Core_cpu/if_stage_n_23
    SLICE_X11Y142        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.863    -0.580    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y142        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[16]/C
                         clock pessimism              0.201    -0.380    
    SLICE_X11Y142        FDCE (Hold_fdce_C_D)         0.061    -0.319    student_top_inst/Core_cpu/id_stage_pc_address_in_reg[16]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/if_stage_pc_address_in_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.174%)  route 0.059ns (28.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.643    -0.390    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y143        FDCE                                         r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y143        FDCE (Prop_fdce_C_Q)         0.118    -0.272 r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[20]/Q
                         net (fo=2, routed)           0.059    -0.212    student_top_inst/Core_cpu/if_stage/Q[20]
    SLICE_X11Y143        LUT4 (Prop_lut4_I2_O)        0.028    -0.184 r  student_top_inst/Core_cpu/if_stage/id_stage_pc_address_in[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    student_top_inst/Core_cpu/if_stage_n_19
    SLICE_X11Y143        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.864    -0.579    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y143        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]/C
                         clock pessimism              0.201    -0.379    
    SLICE_X11Y143        FDCE (Hold_fdce_C_D)         0.060    -0.319    student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/id_stage_pc_address_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.129ns (51.255%)  route 0.123ns (48.745%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.582ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.640    -0.393    student_top_inst/Core_cpu/clk_out2
    SLICE_X17Y138        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDCE (Prop_fdce_C_Q)         0.100    -0.293 r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[8]/Q
                         net (fo=1, routed)           0.123    -0.170    student_top_inst/Core_cpu/ex_stage/ex_stage_pc_address_in_reg[31][8]
    SLICE_X18Y138        LUT2 (Prop_lut2_I0_O)        0.029    -0.141 r  student_top_inst/Core_cpu/ex_stage/ex_stage_pc_address_in[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    student_top_inst/Core_cpu/ex_stage_n_179
    SLICE_X18Y138        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.861    -0.582    student_top_inst/Core_cpu/clk_out2
    SLICE_X18Y138        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[8]/C
                         clock pessimism              0.204    -0.379    
    SLICE_X18Y138        FDCE (Hold_fdce_C_D)         0.096    -0.283    student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[8]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/if_stage_pc_address_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/id_stage_pc_address_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.400%)  route 0.113ns (43.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.588ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.637    -0.396    student_top_inst/Core_cpu/clk_out2
    SLICE_X16Y133        FDCE                                         r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y133        FDCE (Prop_fdce_C_Q)         0.118    -0.278 r  student_top_inst/Core_cpu/if_stage_pc_address_in_reg[1]/Q
                         net (fo=2, routed)           0.113    -0.165    student_top_inst/Core_cpu/if_stage/Q[1]
    SLICE_X14Y132        LUT4 (Prop_lut4_I2_O)        0.028    -0.137 r  student_top_inst/Core_cpu/if_stage/id_stage_pc_address_in[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    student_top_inst/Core_cpu/if_stage_n_38
    SLICE_X14Y132        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.855    -0.588    student_top_inst/Core_cpu/clk_out2
    SLICE_X14Y132        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[1]/C
                         clock pessimism              0.223    -0.366    
    SLICE_X14Y132        FDCE (Hold_fdce_C_D)         0.087    -0.279    student_top_inst/Core_cpu/id_stage_pc_address_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.129ns (51.491%)  route 0.122ns (48.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.201ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.643    -0.390    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y143        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y143        FDCE (Prop_fdce_C_Q)         0.100    -0.290 r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[20]/Q
                         net (fo=1, routed)           0.122    -0.168    student_top_inst/Core_cpu/ex_stage/ex_stage_pc_address_in_reg[31][20]
    SLICE_X10Y143        LUT2 (Prop_lut2_I0_O)        0.029    -0.139 r  student_top_inst/Core_cpu/ex_stage/ex_stage_pc_address_in[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    student_top_inst/Core_cpu/ex_stage_n_167
    SLICE_X10Y143        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.864    -0.579    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y143        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[20]/C
                         clock pessimism              0.201    -0.379    
    SLICE_X10Y143        FDCE (Hold_fdce_C_D)         0.096    -0.283    student_top_inst/Core_cpu/ex_stage_pc_address_in_reg[20]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/if_stage/pc_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/id_stage_pc_address_in_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.146ns (58.434%)  route 0.104ns (41.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.580ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    -0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.643    -0.390    student_top_inst/Core_cpu/if_stage/clk_out2
    SLICE_X14Y146        FDRE                                         r  student_top_inst/Core_cpu/if_stage/pc_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        FDRE (Prop_fdre_C_Q)         0.118    -0.272 r  student_top_inst/Core_cpu/if_stage/pc_reg_reg[30]/Q
                         net (fo=2, routed)           0.104    -0.168    student_top_inst/Core_cpu/if_stage/pc_reg_reg[30]
    SLICE_X12Y145        LUT4 (Prop_lut4_I1_O)        0.028    -0.140 r  student_top_inst/Core_cpu/if_stage/id_stage_pc_address_in[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    student_top_inst/Core_cpu/if_stage_n_9
    SLICE_X12Y145        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.863    -0.580    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y145        FDCE                                         r  student_top_inst/Core_cpu/id_stage_pc_address_in_reg[30]/C
                         clock pessimism              0.205    -0.376    
    SLICE_X12Y145        FDCE (Hold_fdce_C_D)         0.087    -0.289    student_top_inst/Core_cpu/id_stage_pc_address_in_reg[30]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X13Y136   student_top_inst/Core_cpu/ex_stage_funct3_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y130   student_top_inst/Core_cpu/ex_stage_funct7_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y130   student_top_inst/Core_cpu/ex_stage_funct7_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X17Y133   student_top_inst/Core_cpu/ex_stage_imm_reg[10]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y141   student_top_inst/Core_cpu/ex_stage_imm_reg[24]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X9Y134    student_top_inst/Core_cpu/ex_stage_imm_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X21Y141   student_top_inst/Core_cpu/ex_stage_imm_reg[31]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X16Y133   student_top_inst/Core_cpu/ex_stage_imm_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X8Y207    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X8Y207    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X46Y283   student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X8Y207    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            0.768         10.000      9.232      SLICE_X8Y207    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y3   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.721ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.370ns (8.139%)  route 4.176ns (91.861%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.212ns = ( 17.788 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          2.240     0.121    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.123     0.244 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.953     1.197    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_2_n_1
    SLICE_X9Y167         LUT6 (Prop_lut6_I5_O)        0.043     1.240 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.983     2.223    twin_controller_inst/virtual_seg_OBUF[2]
    SLICE_X11Y167        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.159    17.788    twin_controller_inst/clk_out1
    SLICE_X11Y167        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/C
                         clock pessimism             -0.598    17.191    
                         clock uncertainty           -0.225    16.965    
    SLICE_X11Y167        FDCE (Setup_fdce_C_D)       -0.022    16.943    twin_controller_inst/status_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.943    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                 14.721    

Slack (MET) :             14.760ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 0.395ns (8.580%)  route 4.209ns (91.420%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.209ns = ( 17.791 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.472    -2.361    student_top_inst/Core_cpu/clk_out2
    SLICE_X15Y144        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y144        FDCE (Prop_fdce_C_Q)         0.223    -2.138 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[14]/Q
                         net (fo=4401, routed)        2.612     0.473    student_top_inst/Core_cpu/mem_stage/Q[14]
    SLICE_X11Y160        LUT5 (Prop_lut5_I2_O)        0.043     0.516 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_6/O
                         net (fo=2, routed)           0.365     0.881    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_6_n_1
    SLICE_X10Y159        LUT2 (Prop_lut2_I1_O)        0.043     0.924 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_11/O
                         net (fo=3, routed)           0.284     1.208    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[29]
    SLICE_X11Y159        LUT6 (Prop_lut6_I0_O)        0.043     1.251 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_4/O
                         net (fo=33, routed)          0.948     2.199    student_top_inst/Core_cpu_n_24
    SLICE_X15Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.242 r  student_top_inst/start_i_1/O
                         net (fo=1, routed)           0.000     2.242    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X15Y161        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    17.791    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X15Y161        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.194    
                         clock uncertainty           -0.225    16.968    
    SLICE_X15Y161        FDRE (Setup_fdre_C_D)        0.034    17.002    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 14.760    

Slack (MET) :             14.900ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.469ns (10.558%)  route 3.973ns (89.442%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 17.843 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          2.240     0.121    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.131     0.252 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.980     1.232    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_1
    SLICE_X6Y166         LUT6 (Prop_lut6_I0_O)        0.134     1.366 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.753     2.119    twin_controller_inst/virtual_seg_OBUF[3]
    SLICE_X6Y166         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.214    17.843    twin_controller_inst/clk_out1
    SLICE_X6Y166         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/C
                         clock pessimism             -0.598    17.246    
                         clock uncertainty           -0.225    17.020    
    SLICE_X6Y166         FDCE (Setup_fdce_C_D)       -0.002    17.018    twin_controller_inst/status_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -2.119    
  -------------------------------------------------------------------
                         slack                                 14.900    

Slack (MET) :             14.921ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.469ns (10.620%)  route 3.947ns (89.380%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          2.240     0.121    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.131     0.252 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.166     1.418    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_1
    SLICE_X2Y166         LUT6 (Prop_lut6_I5_O)        0.134     1.552 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.541     2.093    twin_controller_inst/virtual_seg_OBUF[5]
    SLICE_X3Y164         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X3Y164         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][5]/C
                         clock pessimism             -0.598    17.249    
                         clock uncertainty           -0.225    17.023    
    SLICE_X3Y164         FDCE (Setup_fdce_C_D)       -0.009    17.014    twin_controller_inst/status_buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                         17.014    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 14.921    

Slack (MET) :             15.003ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 0.469ns (10.830%)  route 3.862ns (89.170%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 17.843 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          2.240     0.121    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.131     0.252 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.999     1.250    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_1
    SLICE_X2Y167         LUT6 (Prop_lut6_I1_O)        0.134     1.384 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.623     2.007    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X2Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.214    17.843    twin_controller_inst/clk_out1
    SLICE_X2Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism             -0.598    17.246    
                         clock uncertainty           -0.225    17.020    
    SLICE_X2Y167         FDCE (Setup_fdce_C_D)       -0.010    17.010    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         17.010    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 15.003    

Slack (MET) :             15.025ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.469ns (10.859%)  route 3.850ns (89.141%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 17.843 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          2.240     0.121    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X10Y164        LUT3 (Prop_lut3_I1_O)        0.131     0.252 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.003     1.254    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_4_n_1
    SLICE_X2Y167         LUT6 (Prop_lut6_I5_O)        0.134     1.388 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.608     1.996    twin_controller_inst/virtual_seg_OBUF[4]
    SLICE_X2Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.214    17.843    twin_controller_inst/clk_out1
    SLICE_X2Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/C
                         clock pessimism             -0.598    17.246    
                         clock uncertainty           -0.225    17.020    
    SLICE_X2Y167         FDCE (Setup_fdce_C_D)        0.000    17.020    twin_controller_inst/status_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         17.020    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                 15.025    

Slack (MET) :             15.093ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.370ns (8.708%)  route 3.879ns (91.292%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.156ns = ( 17.844 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.957    -0.162    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X8Y166         LUT3 (Prop_lut3_I1_O)        0.123    -0.039 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.956     0.917    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_1
    SLICE_X0Y167         LUT6 (Prop_lut6_I0_O)        0.043     0.960 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.965     1.925    twin_controller_inst/virtual_seg_OBUF[12]
    SLICE_X5Y165         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.215    17.844    twin_controller_inst/clk_out1
    SLICE_X5Y165         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/C
                         clock pessimism             -0.598    17.247    
                         clock uncertainty           -0.225    17.021    
    SLICE_X5Y165         FDCE (Setup_fdce_C_D)       -0.003    17.018    twin_controller_inst/status_buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 15.093    

Slack (MET) :             15.154ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.370ns (8.897%)  route 3.789ns (91.103%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.157ns = ( 17.843 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.957    -0.162    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X8Y166         LUT3 (Prop_lut3_I1_O)        0.123    -0.039 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.156     1.117    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_1
    SLICE_X0Y167         LUT6 (Prop_lut6_I5_O)        0.043     1.160 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.676     1.835    twin_controller_inst/virtual_seg_OBUF[14]
    SLICE_X0Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.214    17.843    twin_controller_inst/clk_out1
    SLICE_X0Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][7]/C
                         clock pessimism             -0.598    17.246    
                         clock uncertainty           -0.225    17.020    
    SLICE_X0Y167         FDCE (Setup_fdce_C_D)       -0.031    16.989    twin_controller_inst/status_buffer_reg[1][7]
  -------------------------------------------------------------------
                         required time                         16.989    
                         arrival time                          -1.835    
  -------------------------------------------------------------------
                         slack                                 15.154    

Slack (MET) :             15.182ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.370ns (8.837%)  route 3.817ns (91.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.637    -0.482    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X8Y161         LUT3 (Prop_lut3_I1_O)        0.123    -0.359 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           1.335     0.976    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_1
    SLICE_X4Y161         LUT6 (Prop_lut6_I1_O)        0.043     1.019 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[22]_inst_i_1/O
                         net (fo=2, routed)           0.844     1.863    twin_controller_inst/virtual_seg_OBUF[18]
    SLICE_X6Y162         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X6Y162         FDCE                                         r  twin_controller_inst/status_buffer_reg[2][6]/C
                         clock pessimism             -0.598    17.249    
                         clock uncertainty           -0.225    17.023    
    SLICE_X6Y162         FDCE (Setup_fdce_C_D)        0.022    17.045    twin_controller_inst/status_buffer_reg[2][6]
  -------------------------------------------------------------------
                         required time                         17.045    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 15.182    

Slack (MET) :             15.184ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.143ns  (logic 0.465ns (11.223%)  route 3.678ns (88.777%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 17.846 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.323ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.510    -2.323    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X0Y123         FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDCE (Prop_fdce_C_Q)         0.204    -2.119 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.635    -0.484    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X8Y161         LUT3 (Prop_lut3_I1_O)        0.127    -0.357 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           0.631     0.274    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_1
    SLICE_X4Y160         LUT6 (Prop_lut6_I1_O)        0.134     0.408 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[30]_inst_i_1/O
                         net (fo=2, routed)           1.412     1.820    twin_controller_inst/virtual_seg_OBUF[23]
    SLICE_X5Y162         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    17.846    twin_controller_inst/clk_out1
    SLICE_X5Y162         FDCE                                         r  twin_controller_inst/status_buffer_reg[3][6]/C
                         clock pessimism             -0.598    17.249    
                         clock uncertainty           -0.225    17.023    
    SLICE_X5Y162         FDCE (Setup_fdce_C_D)       -0.019    17.004    twin_controller_inst/status_buffer_reg[3][6]
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -1.820    
  -------------------------------------------------------------------
                         slack                                 15.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/seg_wdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.128ns (18.457%)  route 0.565ns (81.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.585    -0.448    student_top_inst/bridge_inst/clk_out2
    SLICE_X9Y167         FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.100    -0.348 r  student_top_inst/bridge_inst/seg_wdata_reg[12]/Q
                         net (fo=8, routed)           0.565     0.218    student_top_inst/bridge_inst/seg_driver/status_buffer_reg[2][0]
    SLICE_X0Y167         LUT6 (Prop_lut6_I4_O)        0.028     0.246 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.246    twin_controller_inst/virtual_seg_OBUF[9]
    SLICE_X0Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.816    -0.627    twin_controller_inst/clk_out1
    SLICE_X0Y167         FDCE                                         r  twin_controller_inst/status_buffer_reg[1][2]/C
                         clock pessimism              0.484    -0.144    
                         clock uncertainty            0.225     0.082    
    SLICE_X0Y167         FDCE (Hold_fdce_C_D)         0.060     0.142    twin_controller_inst/status_buffer_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.100ns (14.817%)  route 0.575ns (85.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y164        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/bridge_inst/LED_reg[26]/Q
                         net (fo=1, routed)           0.575     0.229    twin_controller_inst/virtual_led_OBUF[26]
    SLICE_X13Y165        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.785    -0.658    twin_controller_inst/clk_out1
    SLICE_X13Y165        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][2]/C
                         clock pessimism              0.484    -0.175    
                         clock uncertainty            0.225     0.051    
    SLICE_X13Y165        FDCE (Hold_fdce_C_D)         0.041     0.092    twin_controller_inst/status_buffer_reg[17][2]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.552%)  route 0.587ns (85.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y165        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/bridge_inst/LED_reg[25]/Q
                         net (fo=1, routed)           0.587     0.242    twin_controller_inst/virtual_led_OBUF[25]
    SLICE_X11Y164        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.787    -0.656    twin_controller_inst/clk_out1
    SLICE_X11Y164        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][1]/C
                         clock pessimism              0.484    -0.173    
                         clock uncertainty            0.225     0.053    
    SLICE_X11Y164        FDCE (Hold_fdce_C_D)         0.043     0.096    twin_controller_inst/status_buffer_reg[17][1]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.100ns (14.625%)  route 0.584ns (85.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.627ns
    Source Clock Delay      (SCD):    -0.416ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.617    -0.416    student_top_inst/bridge_inst/clk_out2
    SLICE_X5Y166         FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y166         FDRE (Prop_fdre_C_Q)         0.100    -0.316 r  student_top_inst/bridge_inst/LED_reg[11]/Q
                         net (fo=1, routed)           0.584     0.268    twin_controller_inst/virtual_led_OBUF[11]
    SLICE_X6Y166         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.816    -0.627    twin_controller_inst/clk_out1
    SLICE_X6Y166         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/C
                         clock pessimism              0.484    -0.144    
                         clock uncertainty            0.225     0.082    
    SLICE_X6Y166         FDCE (Hold_fdce_C_D)         0.040     0.122    twin_controller_inst/status_buffer_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.118ns (16.361%)  route 0.603ns (83.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X10Y165        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y165        FDRE (Prop_fdre_C_Q)         0.118    -0.328 r  student_top_inst/bridge_inst/LED_reg[14]/Q
                         net (fo=1, routed)           0.603     0.276    twin_controller_inst/virtual_led_OBUF[14]
    SLICE_X7Y162         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.819    -0.624    twin_controller_inst/clk_out1
    SLICE_X7Y162         FDCE                                         r  twin_controller_inst/status_buffer_reg[15][6]/C
                         clock pessimism              0.484    -0.141    
                         clock uncertainty            0.225     0.085    
    SLICE_X7Y162         FDCE (Hold_fdce_C_D)         0.043     0.128    twin_controller_inst/status_buffer_reg[15][6]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.608%)  route 0.585ns (85.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.584    -0.449    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y168        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y168        FDRE (Prop_fdre_C_Q)         0.100    -0.349 r  student_top_inst/bridge_inst/LED_reg[28]/Q
                         net (fo=1, routed)           0.585     0.236    twin_controller_inst/virtual_led_OBUF[28]
    SLICE_X13Y166        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.784    -0.659    twin_controller_inst/clk_out1
    SLICE_X13Y166        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][4]/C
                         clock pessimism              0.484    -0.176    
                         clock uncertainty            0.225     0.050    
    SLICE_X13Y166        FDCE (Hold_fdce_C_D)         0.038     0.088    twin_controller_inst/status_buffer_reg[17][4]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.100ns (14.557%)  route 0.587ns (85.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X15Y164        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y164        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/bridge_inst/LED_reg[21]/Q
                         net (fo=1, routed)           0.587     0.241    twin_controller_inst/virtual_led_OBUF[21]
    SLICE_X15Y163        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.786    -0.657    twin_controller_inst/clk_out1
    SLICE_X15Y163        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][5]/C
                         clock pessimism              0.484    -0.174    
                         clock uncertainty            0.225     0.052    
    SLICE_X15Y163        FDCE (Hold_fdce_C_D)         0.040     0.092    twin_controller_inst/status_buffer_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.091ns (13.971%)  route 0.560ns (86.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y165        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDRE (Prop_fdre_C_Q)         0.091    -0.355 r  student_top_inst/bridge_inst/LED_reg[7]/Q
                         net (fo=1, routed)           0.560     0.206    twin_controller_inst/virtual_led_OBUF[7]
    SLICE_X11Y162        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.788    -0.655    twin_controller_inst/clk_out1
    SLICE_X11Y162        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][7]/C
                         clock pessimism              0.484    -0.172    
                         clock uncertainty            0.225     0.054    
    SLICE_X11Y162        FDCE (Hold_fdce_C_D)         0.000     0.054    twin_controller_inst/status_buffer_reg[14][7]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[17][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.100ns (14.482%)  route 0.590ns (85.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X13Y163        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/bridge_inst/LED_reg[29]/Q
                         net (fo=1, routed)           0.590     0.245    twin_controller_inst/virtual_led_OBUF[29]
    SLICE_X15Y163        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.786    -0.657    twin_controller_inst/clk_out1
    SLICE_X15Y163        FDCE                                         r  twin_controller_inst/status_buffer_reg[17][5]/C
                         clock pessimism              0.484    -0.174    
                         clock uncertainty            0.225     0.052    
    SLICE_X15Y163        FDCE (Hold_fdce_C_D)         0.041     0.093    twin_controller_inst/status_buffer_reg[17][5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.100ns (14.462%)  route 0.591ns (85.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.446ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.587    -0.446    student_top_inst/bridge_inst/clk_out2
    SLICE_X11Y165        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDRE (Prop_fdre_C_Q)         0.100    -0.346 r  student_top_inst/bridge_inst/LED_reg[1]/Q
                         net (fo=1, routed)           0.591     0.246    twin_controller_inst/virtual_led_OBUF[1]
    SLICE_X11Y164        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.787    -0.656    twin_controller_inst/clk_out1
    SLICE_X11Y164        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][1]/C
                         clock pessimism              0.484    -0.173    
                         clock uncertainty            0.225     0.053    
    SLICE_X11Y164        FDCE (Hold_fdce_C_D)         0.040     0.093    twin_controller_inst/status_buffer_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.153    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.799ns  (logic 3.539ns (45.378%)  route 4.260ns (54.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.345    -2.488    uart_inst/clk_out1
    SLICE_X4Y167         FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDPE (Prop_fdpe_C_Q)         0.223    -2.265 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           4.260     1.994    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     5.310 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.310    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.544ns  (logic 0.217ns (14.056%)  route 1.327ns (85.944%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.815    -0.628    twin_controller_inst/clk_out1
    SLICE_X2Y168         FDCE                                         r  twin_controller_inst/sw_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y168         FDCE (Prop_fdce_C_Q)         0.147    -0.481 r  twin_controller_inst/sw_reg[48]/Q
                         net (fo=3, routed)           0.457    -0.025    student_top_inst/Core_cpu/mem_stage/virtual_sw[40]
    SLICE_X4Y163         LUT6 (Prop_lut6_I1_O)        0.035     0.010 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_2/O
                         net (fo=1, routed)           0.377     0.388    student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_2_n_1
    SLICE_X9Y164         LUT6 (Prop_lut6_I1_O)        0.035     0.423 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1/O
                         net (fo=1, routed)           0.493     0.915    student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1_n_1
    SLICE_X9Y147         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.229ns (15.271%)  route 1.271ns (84.729%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.817    -0.626    twin_controller_inst/clk_out1
    SLICE_X0Y166         FDCE                                         r  twin_controller_inst/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDCE (Prop_fdce_C_Q)         0.124    -0.502 r  twin_controller_inst/key_reg[0]/Q
                         net (fo=3, routed)           0.302    -0.201    student_top_inst/Core_cpu/mem_stage/D[0]
    SLICE_X1Y166         LUT6 (Prop_lut6_I2_O)        0.035    -0.166 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_4/O
                         net (fo=1, routed)           0.271     0.105    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_4_n_1
    SLICE_X7Y165         LUT6 (Prop_lut6_I1_O)        0.035     0.140 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_2/O
                         net (fo=1, routed)           0.474     0.614    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_2_n_1
    SLICE_X13Y162        LUT6 (Prop_lut6_I0_O)        0.035     0.649 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.224     0.873    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1_n_1
    SLICE_X13Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.496ns  (logic 0.229ns (15.307%)  route 1.267ns (84.693%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.820    -0.623    twin_controller_inst/clk_out1
    SLICE_X0Y162         FDCE                                         r  twin_controller_inst/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDCE (Prop_fdce_C_Q)         0.124    -0.499 r  twin_controller_inst/key_reg[4]/Q
                         net (fo=3, routed)           0.487    -0.013    student_top_inst/Core_cpu/mem_stage/D[2]
    SLICE_X1Y162         LUT6 (Prop_lut6_I2_O)        0.035     0.022 f  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_4/O
                         net (fo=1, routed)           0.148     0.170    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_4_n_1
    SLICE_X5Y162         LUT6 (Prop_lut6_I1_O)        0.035     0.205 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_2/O
                         net (fo=1, routed)           0.401     0.606    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_2_n_1
    SLICE_X14Y162        LUT6 (Prop_lut6_I0_O)        0.035     0.641 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_1/O
                         net (fo=1, routed)           0.231     0.873    student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]_i_1_n_1
    SLICE_X12Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/key_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.229ns (16.659%)  route 1.146ns (83.341%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.819    -0.624    twin_controller_inst/clk_out1
    SLICE_X4Y162         FDCE                                         r  twin_controller_inst/key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y162         FDCE (Prop_fdce_C_Q)         0.124    -0.500 r  twin_controller_inst/key_reg[3]/Q
                         net (fo=3, routed)           0.325    -0.175    twin_controller_inst/virtual_key[3]
    SLICE_X7Y163         LUT6 (Prop_lut6_I1_O)        0.035    -0.140 f  twin_controller_inst/mem_result_reg[3]_i_6/O
                         net (fo=1, routed)           0.378     0.238    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1_1
    SLICE_X9Y163         LUT5 (Prop_lut5_I3_O)        0.035     0.273 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_3/O
                         net (fo=1, routed)           0.255     0.528    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_3_n_1
    SLICE_X11Y161        LUT6 (Prop_lut6_I3_O)        0.035     0.563 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1/O
                         net (fo=1, routed)           0.187     0.750    student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.348ns  (logic 0.217ns (16.095%)  route 1.131ns (83.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.821    -0.622    twin_controller_inst/clk_out1
    SLICE_X6Y161         FDCE                                         r  twin_controller_inst/sw_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y161         FDCE (Prop_fdce_C_Q)         0.147    -0.475 r  twin_controller_inst/sw_reg[55]/Q
                         net (fo=3, routed)           0.669     0.193    student_top_inst/Core_cpu/mem_stage/virtual_sw[47]
    SLICE_X8Y160         LUT6 (Prop_lut6_I0_O)        0.035     0.228 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]_i_2/O
                         net (fo=1, routed)           0.280     0.508    student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]_i_2_n_1
    SLICE_X8Y159         LUT6 (Prop_lut6_I1_O)        0.035     0.543 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]_i_1/O
                         net (fo=1, routed)           0.183     0.726    student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]_i_1_n_1
    SLICE_X8Y158         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.380ns  (logic 0.252ns (18.255%)  route 1.128ns (81.745%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.786    -0.657    twin_controller_inst/clk_out1
    SLICE_X8Y165         FDCE                                         r  twin_controller_inst/sw_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDCE (Prop_fdce_C_Q)         0.147    -0.510 r  twin_controller_inst/sw_reg[10]/Q
                         net (fo=3, routed)           0.297    -0.214    student_top_inst/Core_cpu/mem_stage/virtual_sw[6]
    SLICE_X8Y165         LUT6 (Prop_lut6_I1_O)        0.035    -0.179 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_8/O
                         net (fo=1, routed)           0.280     0.101    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_8_n_1
    SLICE_X11Y165        LUT5 (Prop_lut5_I1_O)        0.035     0.136 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_4/O
                         net (fo=1, routed)           0.325     0.461    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_4_n_1
    SLICE_X13Y164        LUT5 (Prop_lut5_I2_O)        0.035     0.496 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_1/O
                         net (fo=1, routed)           0.227     0.723    student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]_i_1_n_1
    SLICE_X13Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.345ns  (logic 0.229ns (17.032%)  route 1.116ns (82.968%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.817    -0.626    twin_controller_inst/clk_out1
    SLICE_X4Y165         FDCE                                         r  twin_controller_inst/sw_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y165         FDCE (Prop_fdce_C_Q)         0.124    -0.502 r  twin_controller_inst/sw_reg[37]/Q
                         net (fo=3, routed)           0.294    -0.208    student_top_inst/Core_cpu/mem_stage/virtual_sw[31]
    SLICE_X7Y165         LUT6 (Prop_lut6_I5_O)        0.035    -0.173 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_4/O
                         net (fo=1, routed)           0.398     0.225    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_4_n_1
    SLICE_X8Y163         LUT6 (Prop_lut6_I0_O)        0.035     0.260 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_2/O
                         net (fo=1, routed)           0.173     0.432    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_2_n_1
    SLICE_X11Y163        LUT6 (Prop_lut6_I1_O)        0.035     0.467 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_1/O
                         net (fo=1, routed)           0.251     0.718    student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]_i_1_n_1
    SLICE_X10Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.333ns  (logic 0.229ns (17.176%)  route 1.104ns (82.824%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.819    -0.624    twin_controller_inst/clk_out1
    SLICE_X1Y164         FDCE                                         r  twin_controller_inst/sw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y164         FDCE (Prop_fdce_C_Q)         0.124    -0.500 r  twin_controller_inst/sw_reg[1]/Q
                         net (fo=3, routed)           0.296    -0.204    twin_controller_inst/virtual_sw[1]
    SLICE_X2Y163         LUT6 (Prop_lut6_I2_O)        0.035    -0.169 f  twin_controller_inst/mem_result_reg[1]_i_5/O
                         net (fo=1, routed)           0.437     0.268    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1_1
    SLICE_X9Y163         LUT5 (Prop_lut5_I3_O)        0.035     0.303 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_3/O
                         net (fo=1, routed)           0.244     0.548    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_3_n_1
    SLICE_X12Y160        LUT6 (Prop_lut6_I3_O)        0.035     0.583 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.126     0.709    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1_n_1
    SLICE_X12Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.305ns  (logic 0.229ns (17.541%)  route 1.076ns (82.459%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.818    -0.625    twin_controller_inst/clk_out1
    SLICE_X5Y163         FDCE                                         r  twin_controller_inst/sw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y163         FDCE (Prop_fdce_C_Q)         0.124    -0.501 r  twin_controller_inst/sw_reg[7]/Q
                         net (fo=3, routed)           0.416    -0.085    twin_controller_inst/virtual_sw[7]
    SLICE_X5Y162         LUT6 (Prop_lut6_I0_O)        0.035    -0.050 f  twin_controller_inst/mem_result_reg[7]_i_9/O
                         net (fo=1, routed)           0.315     0.265    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1_1
    SLICE_X11Y164        LUT5 (Prop_lut5_I3_O)        0.035     0.300 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_3/O
                         net (fo=1, routed)           0.232     0.532    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_3_n_1
    SLICE_X13Y167        LUT6 (Prop_lut6_I1_O)        0.035     0.567 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1/O
                         net (fo=1, routed)           0.114     0.680    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1_n_1
    SLICE_X13Y167        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.706ns  (logic 0.242ns (34.259%)  route 0.464ns (65.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    -2.209    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y161        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.206    -2.003 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/Q
                         net (fo=2, routed)           0.281    -1.721    student_top_inst/Core_cpu/mem_stage/cnt_rdata[1]
    SLICE_X12Y160        LUT6 (Prop_lut6_I1_O)        0.036    -1.685 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1/O
                         net (fo=1, routed)           0.183    -1.502    student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]_i_1_n_1
    SLICE_X12Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.709ns  (logic 0.242ns (34.142%)  route 0.467ns (65.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    -2.209    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y161        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.206    -2.003 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.284    -1.719    student_top_inst/Core_cpu/mem_stage/cnt_rdata[2]
    SLICE_X12Y160        LUT6 (Prop_lut6_I2_O)        0.036    -1.683 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1/O
                         net (fo=1, routed)           0.183    -1.500    student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]_i_1_n_1
    SLICE_X12Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.818ns  (logic 0.250ns (30.579%)  route 0.568ns (69.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    -2.154    twin_controller_inst/clk_out1
    SLICE_X4Y163         FDCE                                         r  twin_controller_inst/sw_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y163         FDCE (Prop_fdce_C_Q)         0.178    -1.976 r  twin_controller_inst/sw_reg[49]/Q
                         net (fo=3, routed)           0.171    -1.804    student_top_inst/Core_cpu/mem_stage/virtual_sw[41]
    SLICE_X5Y162         LUT6 (Prop_lut6_I5_O)        0.036    -1.768 f  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_2/O
                         net (fo=1, routed)           0.159    -1.610    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_2_n_1
    SLICE_X6Y162         LUT5 (Prop_lut5_I0_O)        0.036    -1.574 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1/O
                         net (fo=1, routed)           0.238    -1.336    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1_n_1
    SLICE_X6Y160         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.880ns  (logic 0.242ns (27.489%)  route 0.638ns (72.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    -2.209    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y162        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.206    -2.003 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[6]/Q
                         net (fo=2, routed)           0.404    -1.599    student_top_inst/Core_cpu/mem_stage/cnt_rdata[6]
    SLICE_X13Y162        LUT6 (Prop_lut6_I1_O)        0.036    -1.563 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1/O
                         net (fo=1, routed)           0.234    -1.328    student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]_i_1_n_1
    SLICE_X13Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.929ns  (logic 0.242ns (26.052%)  route 0.687ns (73.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    -2.209    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y161        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y161        FDRE (Prop_fdre_C_Q)         0.206    -2.003 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[0]/Q
                         net (fo=2, routed)           0.379    -1.623    student_top_inst/Core_cpu/mem_stage/cnt_rdata[0]
    SLICE_X13Y162        LUT6 (Prop_lut6_I2_O)        0.036    -1.587 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1/O
                         net (fo=1, routed)           0.308    -1.280    student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]_i_1_n_1
    SLICE_X13Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.931ns  (logic 0.278ns (29.856%)  route 0.653ns (70.144%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.161    -2.210    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y164        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y164        FDRE (Prop_fdre_C_Q)         0.206    -2.004 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[12]/Q
                         net (fo=2, routed)           0.134    -1.869    student_top_inst/Core_cpu/mem_stage/cnt_rdata[12]
    SLICE_X13Y164        LUT5 (Prop_lut5_I4_O)        0.036    -1.833 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_3/O
                         net (fo=1, routed)           0.242    -1.591    student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_3_n_1
    SLICE_X10Y165        LUT6 (Prop_lut6_I3_O)        0.036    -1.555 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_1/O
                         net (fo=1, routed)           0.277    -1.278    student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]_i_1_n_1
    SLICE_X10Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.888ns  (logic 0.250ns (28.149%)  route 0.638ns (71.851%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.217    -2.154    twin_controller_inst/clk_out1
    SLICE_X7Y161         FDCE                                         r  twin_controller_inst/sw_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y161         FDCE (Prop_fdce_C_Q)         0.178    -1.976 r  twin_controller_inst/sw_reg[54]/Q
                         net (fo=3, routed)           0.420    -1.556    student_top_inst/Core_cpu/mem_stage/virtual_sw[46]
    SLICE_X8Y161         LUT6 (Prop_lut6_I5_O)        0.036    -1.520 f  student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]_i_2/O
                         net (fo=1, routed)           0.218    -1.301    student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]_i_2_n_1
    SLICE_X10Y160        LUT5 (Prop_lut5_I0_O)        0.036    -1.265 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -1.265    student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 twin_controller_inst/sw_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.907ns  (logic 0.250ns (27.558%)  route 0.657ns (72.442%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.213    -2.158    twin_controller_inst/clk_out1
    SLICE_X7Y167         FDCE                                         r  twin_controller_inst/sw_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y167         FDCE (Prop_fdce_C_Q)         0.178    -1.980 r  twin_controller_inst/sw_reg[53]/Q
                         net (fo=3, routed)           0.489    -1.491    student_top_inst/Core_cpu/mem_stage/virtual_sw[45]
    SLICE_X8Y161         LUT6 (Prop_lut6_I1_O)        0.036    -1.455 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_2/O
                         net (fo=1, routed)           0.168    -1.286    student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_2_n_1
    SLICE_X10Y160        LUT6 (Prop_lut6_I1_O)        0.036    -1.250 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -1.250    student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.988ns  (logic 0.278ns (28.150%)  route 0.710ns (71.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.160    -2.211    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y165        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDRE (Prop_fdre_C_Q)         0.206    -2.005 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[18]/Q
                         net (fo=2, routed)           0.226    -1.779    student_top_inst/bridge_inst/dram_driver_inst/cnt_rdata[1]
    SLICE_X13Y165        LUT6 (Prop_lut6_I5_O)        0.036    -1.743 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[18]_i_3/O
                         net (fo=1, routed)           0.484    -1.259    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[18]_1
    SLICE_X10Y160        LUT6 (Prop_lut6_I3_O)        0.036    -1.223 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.223    student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.998ns  (logic 0.242ns (24.243%)  route 0.756ns (75.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.162    -2.209    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X12Y162        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.206    -2.003 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/Q
                         net (fo=2, routed)           0.596    -1.407    student_top_inst/Core_cpu/mem_stage/cnt_rdata[7]
    SLICE_X13Y167        LUT6 (Prop_lut6_I2_O)        0.036    -1.371 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1/O
                         net (fo=1, routed)           0.161    -1.210    student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]_i_1_n_1
    SLICE_X13Y167        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.225ns  (logic 1.001ns (7.037%)  route 13.224ns (92.963%))
  Logic Levels:           10  (LUT6=6 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.166     9.634    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.677 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.845    10.523    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X13Y165        LUT6 (Prop_lut6_I0_O)        0.043    10.566 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[16]_i_3/O
                         net (fo=1, routed)           0.452    11.018    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[16]_1
    SLICE_X9Y164         LUT6 (Prop_lut6_I3_O)        0.043    11.061 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1/O
                         net (fo=1, routed)           0.801    11.862    student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]_i_1_n_1
    SLICE_X9Y147         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.050ns  (logic 1.001ns (7.124%)  route 13.049ns (92.876%))
  Logic Levels:           10  (LUT6=6 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.166     9.634    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.677 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.765    10.442    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X13Y170        LUT6 (Prop_lut6_I0_O)        0.043    10.485 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[28]_i_3/O
                         net (fo=1, routed)           0.858    11.343    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[28]_1
    SLICE_X7Y159         LUT6 (Prop_lut6_I3_O)        0.043    11.386 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1/O
                         net (fo=1, routed)           0.301    11.687    student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1_n_1
    SLICE_X7Y159         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.931ns  (logic 1.001ns (7.185%)  route 12.930ns (92.815%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.297     9.765    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X14Y169        LUT2 (Prop_lut2_I0_O)        0.043     9.808 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.642    10.450    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X14Y164        LUT5 (Prop_lut5_I0_O)        0.043    10.493 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_3/O
                         net (fo=1, routed)           0.293    10.786    student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_3_n_1
    SLICE_X9Y164         LUT6 (Prop_lut6_I3_O)        0.043    10.829 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_1/O
                         net (fo=1, routed)           0.739    11.568    student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]_i_1_n_1
    SLICE_X9Y149         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.831ns  (logic 1.001ns (7.237%)  route 12.830ns (92.763%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.297     9.765    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X14Y169        LUT2 (Prop_lut2_I0_O)        0.043     9.808 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.750    10.558    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X13Y166        LUT5 (Prop_lut5_I2_O)        0.043    10.601 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_3/O
                         net (fo=1, routed)           0.403    11.004    student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_3_n_1
    SLICE_X7Y166         LUT5 (Prop_lut5_I2_O)        0.043    11.047 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_1/O
                         net (fo=1, routed)           0.421    11.468    student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]_i_1_n_1
    SLICE_X6Y160         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.830ns  (logic 1.001ns (7.238%)  route 12.829ns (92.762%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.297     9.765    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X14Y169        LUT2 (Prop_lut2_I0_O)        0.043     9.808 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.531    10.339    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X13Y165        LUT5 (Prop_lut5_I0_O)        0.043    10.382 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_3/O
                         net (fo=1, routed)           0.520    10.903    student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_3_n_1
    SLICE_X11Y165        LUT6 (Prop_lut6_I3_O)        0.043    10.946 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_1/O
                         net (fo=1, routed)           0.521    11.466    student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]_i_1_n_1
    SLICE_X13Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.758ns  (logic 1.001ns (7.276%)  route 12.757ns (92.724%))
  Logic Levels:           10  (LUT6=6 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.166     9.634    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.677 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.845    10.523    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X13Y165        LUT6 (Prop_lut6_I0_O)        0.043    10.566 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[19]_i_3/O
                         net (fo=1, routed)           0.504    11.070    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[19]_1
    SLICE_X11Y162        LUT6 (Prop_lut6_I3_O)        0.043    11.113 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1/O
                         net (fo=1, routed)           0.282    11.395    student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1_n_1
    SLICE_X10Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.727ns  (logic 1.001ns (7.292%)  route 12.726ns (92.708%))
  Logic Levels:           10  (LUT6=6 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.166     9.634    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.677 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.734    10.411    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]
    SLICE_X13Y167        LUT6 (Prop_lut6_I0_O)        0.043    10.454 r  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[25]_i_3/O
                         net (fo=1, routed)           0.577    11.032    student_top_inst/Core_cpu/mem_stage/wb_stage_mem_result_reg[25]_1
    SLICE_X6Y160         LUT6 (Prop_lut6_I3_O)        0.043    11.075 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]_i_1/O
                         net (fo=1, routed)           0.289    11.364    student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]_i_1_n_1
    SLICE_X5Y157         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.664ns  (logic 1.001ns (7.326%)  route 12.663ns (92.674%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.297     9.765    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X14Y169        LUT2 (Prop_lut2_I0_O)        0.043     9.808 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[15]_i_4/O
                         net (fo=8, routed)           0.485    10.293    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_0
    SLICE_X13Y164        LUT5 (Prop_lut5_I2_O)        0.043    10.336 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_3/O
                         net (fo=1, routed)           0.422    10.759    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_3_n_1
    SLICE_X11Y165        LUT5 (Prop_lut5_I2_O)        0.043    10.802 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1/O
                         net (fo=1, routed)           0.499    11.300    student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]_i_1_n_1
    SLICE_X11Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.654ns  (logic 1.001ns (7.331%)  route 12.653ns (92.669%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.166     9.634    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.677 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.656    10.333    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1_0
    SLICE_X13Y170        LUT5 (Prop_lut5_I0_O)        0.043    10.376 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_5/O
                         net (fo=1, routed)           0.594    10.970    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_5_n_1
    SLICE_X11Y160        LUT6 (Prop_lut6_I3_O)        0.043    11.013 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1/O
                         net (fo=1, routed)           0.277    11.290    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1_n_1
    SLICE_X11Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.628ns  (logic 1.001ns (7.345%)  route 12.627ns (92.655%))
  Logic Levels:           10  (LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.470    -2.363    student_top_inst/Core_cpu/clk_out2
    SLICE_X12Y141        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDCE (Prop_fdce_C_Q)         0.259    -2.104 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[10]/Q
                         net (fo=6317, routed)        6.015     3.911    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/a[8]
    SLICE_X105Y304       LUT6 (Prop_lut6_I4_O)        0.043     3.954 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78/O
                         net (fo=1, routed)           0.000     3.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_78_n_0
    SLICE_X105Y304       MUXF7 (Prop_muxf7_I1_O)      0.108     4.062 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     4.062    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_34_n_0
    SLICE_X105Y304       MUXF8 (Prop_muxf8_I1_O)      0.043     4.105 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12/O
                         net (fo=1, routed)           1.042     5.147    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_12_n_0
    SLICE_X91Y291        LUT6 (Prop_lut6_I1_O)        0.126     5.273 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     5.273    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X91Y291        MUXF7 (Prop_muxf7_I1_O)      0.122     5.395 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X91Y291        MUXF8 (Prop_muxf8_I0_O)      0.045     5.440 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=4, routed)           3.903     9.343    student_top_inst/bridge_inst/dram_driver_inst/spo[7]
    SLICE_X15Y169        LUT6 (Prop_lut6_I2_O)        0.126     9.469 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[7]_i_8/O
                         net (fo=3, routed)           0.166     9.634    student_top_inst/bridge_inst/dram_driver_inst/mem_stage_alu_result_reg[1]_2
    SLICE_X15Y169        LUT6 (Prop_lut6_I0_O)        0.043     9.677 f  student_top_inst/bridge_inst/dram_driver_inst/mem_result_reg[31]_i_12/O
                         net (fo=16, routed)          0.352    10.029    student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]_i_1_0
    SLICE_X12Y169        LUT6 (Prop_lut6_I2_O)        0.043    10.072 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_3/O
                         net (fo=1, routed)           0.783    10.855    student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_3_n_1
    SLICE_X7Y160         LUT5 (Prop_lut5_I2_O)        0.043    10.898 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_1/O
                         net (fo=1, routed)           0.367    11.265    student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_1_n_1
    SLICE_X7Y159         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.609ns  (logic 0.214ns (35.140%)  route 0.395ns (64.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.165    -2.206    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y158        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDCE (Prop_fdce_C_Q)         0.178    -2.028 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[21]/Q
                         net (fo=4, routed)           0.395    -1.633    student_top_inst/Core_cpu/mem_stage/Q[21]
    SLICE_X10Y160        LUT6 (Prop_lut6_I4_O)        0.036    -1.597 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    -1.597    student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.626ns  (logic 0.242ns (38.659%)  route 0.384ns (61.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.165    -2.206    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y158        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y158        FDCE (Prop_fdce_C_Q)         0.206    -2.000 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[18]/Q
                         net (fo=3, routed)           0.384    -1.616    student_top_inst/Core_cpu/mem_stage/Q[18]
    SLICE_X10Y160        LUT6 (Prop_lut6_I4_O)        0.036    -1.580 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -1.580    student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.628ns  (logic 0.214ns (34.072%)  route 0.414ns (65.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.165    -2.206    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y158        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDCE (Prop_fdce_C_Q)         0.178    -2.028 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[31]/Q
                         net (fo=4, routed)           0.184    -1.844    student_top_inst/Core_cpu/mem_stage/Q[31]
    SLICE_X11Y160        LUT6 (Prop_lut6_I4_O)        0.036    -1.808 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1/O
                         net (fo=1, routed)           0.230    -1.577    student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]_i_1_n_1
    SLICE_X11Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.769ns  (logic 0.214ns (27.839%)  route 0.555ns (72.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.164    -2.207    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y160        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y160        FDCE (Prop_fdce_C_Q)         0.178    -2.029 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[19]/Q
                         net (fo=3, routed)           0.320    -1.708    student_top_inst/Core_cpu/mem_stage/Q[19]
    SLICE_X11Y162        LUT6 (Prop_lut6_I4_O)        0.036    -1.672 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1/O
                         net (fo=1, routed)           0.234    -1.438    student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]_i_1_n_1
    SLICE_X10Y159        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.787ns  (logic 0.242ns (30.742%)  route 0.545ns (69.258%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.165    -2.206    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y158        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y158        FDCE (Prop_fdce_C_Q)         0.206    -2.000 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[22]/Q
                         net (fo=3, routed)           0.545    -1.454    student_top_inst/Core_cpu/mem_stage/Q[22]
    SLICE_X10Y160        LUT5 (Prop_lut5_I3_O)        0.036    -1.418 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -1.418    student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]_i_1_n_1
    SLICE_X10Y160        LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.743ns  (logic 0.214ns (28.787%)  route 0.529ns (71.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.220    -2.151    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y157         FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDCE (Prop_fdce_C_Q)         0.178    -1.973 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[28]/Q
                         net (fo=2, routed)           0.279    -1.693    student_top_inst/Core_cpu/mem_stage/Q[28]
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.036    -1.657 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1/O
                         net (fo=1, routed)           0.250    -1.407    student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]_i_1_n_1
    SLICE_X7Y159         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.775ns  (logic 0.264ns (34.082%)  route 0.511ns (65.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.220    -2.151    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y157         FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDCE (Prop_fdce_C_Q)         0.162    -1.989 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[27]/Q
                         net (fo=2, routed)           0.345    -1.644    student_top_inst/Core_cpu/mem_stage/Q[27]
    SLICE_X7Y160         LUT6 (Prop_lut6_I4_O)        0.102    -1.542 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]_i_1/O
                         net (fo=1, routed)           0.166    -1.376    student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]_i_1_n_1
    SLICE_X6Y160         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.791ns  (logic 0.264ns (33.369%)  route 0.527ns (66.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.219    -2.152    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y158         FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y158         FDCE (Prop_fdce_C_Q)         0.162    -1.990 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[23]/Q
                         net (fo=2, routed)           0.281    -1.708    student_top_inst/Core_cpu/mem_stage/Q[23]
    SLICE_X8Y159         LUT6 (Prop_lut6_I4_O)        0.102    -1.606 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]_i_1/O
                         net (fo=1, routed)           0.246    -1.360    student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]_i_1_n_1
    SLICE_X8Y158         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.214ns (23.913%)  route 0.681ns (76.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.165    -2.206    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y158        FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDCE (Prop_fdce_C_Q)         0.178    -2.028 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[20]/Q
                         net (fo=4, routed)           0.376    -1.652    student_top_inst/Core_cpu/mem_stage/Q[20]
    SLICE_X7Y160         LUT5 (Prop_lut5_I3_O)        0.036    -1.616 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_1/O
                         net (fo=1, routed)           0.305    -1.311    student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]_i_1_n_1
    SLICE_X7Y159         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage_alu_result_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.242ns (27.032%)  route 0.653ns (72.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.219    -2.152    student_top_inst/Core_cpu/clk_out2
    SLICE_X6Y159         FDCE                                         r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y159         FDCE (Prop_fdce_C_Q)         0.206    -1.946 r  student_top_inst/Core_cpu/mem_stage_alu_result_reg[29]/Q
                         net (fo=2, routed)           0.396    -1.550    student_top_inst/Core_cpu/mem_stage/Q[29]
    SLICE_X7Y159         LUT5 (Prop_lut5_I3_O)        0.036    -1.514 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]_i_1/O
                         net (fo=1, routed)           0.257    -1.256    student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]_i_1_n_1
    SLICE_X7Y159         LDCE                                         r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.958ns  (logic 1.533ns (38.735%)  route 2.425ns (61.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.425     3.958    uart_inst/i_uart_rx_IBUF
    SLICE_X0Y171         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.210    -2.161    uart_inst/clk_out1
    SLICE_X0Y171         FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.458ns (26.420%)  route 1.275ns (73.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.275     1.732    uart_inst/i_uart_rx_IBUF
    SLICE_X0Y171         FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.812    -0.631    uart_inst/clk_out1
    SLICE_X0Y171         FDPE                                         r  uart_inst/rx_d0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_pll

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.428ns  (logic 0.416ns (17.134%)  route 2.012ns (82.866%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G
    SLICE_X12Y160        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/Q
                         net (fo=3, routed)           1.296     1.626    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][1]
    SLICE_X10Y137        LUT5 (Prop_lut5_I0_O)        0.043     1.669 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[1]_i_2/O
                         net (fo=1, routed)           0.415     2.084    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[1]
    SLICE_X11Y140        LUT5 (Prop_lut5_I3_O)        0.043     2.127 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[1]_i_1/O
                         net (fo=1, routed)           0.301     2.428    student_top_inst/Core_cpu/ex_stage_n_122
    SLICE_X11Y141        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.335    -2.036    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y141        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[1]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.248ns  (logic 0.416ns (18.507%)  route 1.832ns (81.493%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/G
    SLICE_X6Y160         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[14]/Q
                         net (fo=3, routed)           1.076     1.406    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][14]
    SLICE_X7Y137         LUT5 (Prop_lut5_I0_O)        0.043     1.449 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[14]_i_2/O
                         net (fo=1, routed)           0.756     2.205    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[14]
    SLICE_X8Y145         LUT5 (Prop_lut5_I3_O)        0.043     2.248 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[14]_i_1/O
                         net (fo=1, routed)           0.000     2.248    student_top_inst/Core_cpu/ex_stage_n_109
    SLICE_X8Y145         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.336    -2.035    student_top_inst/Core_cpu/clk_out2
    SLICE_X8Y145         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[14]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.159ns  (logic 0.416ns (19.265%)  route 1.743ns (80.735%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G
    SLICE_X10Y160        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/Q
                         net (fo=3, routed)           0.958     1.288    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][18]
    SLICE_X7Y137         LUT5 (Prop_lut5_I0_O)        0.043     1.331 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[18]_i_2/O
                         net (fo=1, routed)           0.786     2.116    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[18]
    SLICE_X7Y148         LUT5 (Prop_lut5_I3_O)        0.043     2.159 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[18]_i_1/O
                         net (fo=1, routed)           0.000     2.159    student_top_inst/Core_cpu/ex_stage_n_105
    SLICE_X7Y148         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.391    -1.980    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y148         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[18]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.143ns  (logic 0.416ns (19.410%)  route 1.727ns (80.590%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/G
    SLICE_X6Y160         LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[17]/Q
                         net (fo=3, routed)           0.991     1.321    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][17]
    SLICE_X7Y138         LUT5 (Prop_lut5_I0_O)        0.043     1.364 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[17]_i_2/O
                         net (fo=1, routed)           0.736     2.100    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[17]
    SLICE_X8Y143         LUT5 (Prop_lut5_I3_O)        0.043     2.143 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[17]_i_1/O
                         net (fo=1, routed)           0.000     2.143    student_top_inst/Core_cpu/ex_stage_n_138
    SLICE_X8Y143         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.335    -2.036    student_top_inst/Core_cpu/clk_out2
    SLICE_X8Y143         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[17]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.379ns (18.456%)  route 1.675ns (81.544%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/G
    SLICE_X11Y159        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[8]/Q
                         net (fo=3, routed)           1.320     1.613    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][8]
    SLICE_X11Y136        LUT5 (Prop_lut5_I0_O)        0.043     1.656 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[8]_i_2/O
                         net (fo=1, routed)           0.355     2.011    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[8]
    SLICE_X11Y136        LUT5 (Prop_lut5_I3_O)        0.043     2.054 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.054    student_top_inst/Core_cpu/ex_stage_n_115
    SLICE_X11Y136        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.333    -2.038    student_top_inst/Core_cpu/clk_out2
    SLICE_X11Y136        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[8]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.046ns  (logic 0.379ns (18.525%)  route 1.667ns (81.475%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/G
    SLICE_X13Y159        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[15]/Q
                         net (fo=3, routed)           1.137     1.430    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][15]
    SLICE_X13Y135        LUT5 (Prop_lut5_I0_O)        0.043     1.473 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[15]_i_2/O
                         net (fo=1, routed)           0.530     2.003    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[15]
    SLICE_X10Y139        LUT5 (Prop_lut5_I3_O)        0.043     2.046 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.046    student_top_inst/Core_cpu/ex_stage_n_140
    SLICE_X10Y139        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.334    -2.037    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y139        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[15]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.045ns  (logic 0.379ns (18.537%)  route 1.666ns (81.463%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/G
    SLICE_X13Y159        LDCE (EnToQ_ldce_G_Q)        0.293     0.293 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[10]/Q
                         net (fo=3, routed)           1.204     1.497    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][10]
    SLICE_X14Y135        LUT5 (Prop_lut5_I0_O)        0.043     1.540 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[10]_i_2/O
                         net (fo=1, routed)           0.462     2.002    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[10]
    SLICE_X10Y136        LUT5 (Prop_lut5_I3_O)        0.043     2.045 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.045    student_top_inst/Core_cpu/ex_stage_n_145
    SLICE_X10Y136        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.333    -2.038    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y136        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[10]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs2_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.995ns  (logic 0.416ns (20.855%)  route 1.579ns (79.145%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y159        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/G
    SLICE_X10Y159        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[12]/Q
                         net (fo=3, routed)           1.150     1.480    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][12]
    SLICE_X10Y135        LUT5 (Prop_lut5_I0_O)        0.043     1.523 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs2_data[12]_i_2/O
                         net (fo=1, routed)           0.429     1.952    student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data_reg[12]
    SLICE_X10Y141        LUT5 (Prop_lut5_I3_O)        0.043     1.995 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs2_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.995    student_top_inst/Core_cpu/ex_stage_n_111
    SLICE_X10Y141        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.335    -2.036    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y141        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs2_data_reg[12]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.965ns  (logic 0.416ns (21.166%)  route 1.549ns (78.834%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/G
    SLICE_X10Y160        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[18]/Q
                         net (fo=3, routed)           0.873     1.203    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][18]
    SLICE_X5Y139         LUT5 (Prop_lut5_I0_O)        0.043     1.246 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[18]_i_2/O
                         net (fo=1, routed)           0.676     1.922    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[18]
    SLICE_X7Y148         LUT5 (Prop_lut5_I3_O)        0.043     1.965 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.965    student_top_inst/Core_cpu/ex_stage_n_137
    SLICE_X7Y148         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.391    -1.980    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y148         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[18]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.954ns  (logic 0.416ns (21.290%)  route 1.538ns (78.710%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y160        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/G
    SLICE_X12Y160        LDCE (EnToQ_ldce_G_Q)        0.330     0.330 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[1]/Q
                         net (fo=3, routed)           1.292     1.622    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][1]
    SLICE_X10Y137        LUT5 (Prop_lut5_I0_O)        0.043     1.665 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[1]_i_2/O
                         net (fo=1, routed)           0.246     1.911    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[1]
    SLICE_X10Y137        LUT5 (Prop_lut5_I3_O)        0.043     1.954 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.954    student_top_inst/Core_cpu/ex_stage_n_154
    SLICE_X10Y137        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       1.333    -2.038    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y137        FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.936%)  route 0.151ns (54.064%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/G
    SLICE_X11Y159        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[31]/Q
                         net (fo=3, routed)           0.151     0.279    student_top_inst/Core_cpu/mem_stage_mem_result[31]
    SLICE_X10Y156        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.792    -0.651    student_top_inst/Core_cpu/clk_out2
    SLICE_X10Y156        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[31]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.850%)  route 0.157ns (55.150%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
    SLICE_X5Y157         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/Q
                         net (fo=3, routed)           0.157     0.285    student_top_inst/Core_cpu/mem_stage_mem_result[30]
    SLICE_X5Y156         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.823    -0.620    student_top_inst/Core_cpu/clk_out2
    SLICE_X5Y156         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[30]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.551%)  route 0.180ns (58.449%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/G
    SLICE_X9Y149         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[13]/Q
                         net (fo=3, routed)           0.180     0.308    student_top_inst/Core_cpu/mem_stage_mem_result[13]
    SLICE_X9Y141         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.863    -0.580    student_top_inst/Core_cpu/clk_out2
    SLICE_X9Y141         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[13]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.178%)  route 0.183ns (58.822%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y159        LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/G
    SLICE_X13Y159        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[6]/Q
                         net (fo=3, routed)           0.183     0.311    student_top_inst/Core_cpu/mem_stage_mem_result[6]
    SLICE_X15Y154        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.791    -0.652    student_top_inst/Core_cpu/clk_out2
    SLICE_X15Y154        FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[6]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/ex_stage_rs1_data_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.184ns (54.945%)  route 0.151ns (45.055%))
  Logic Levels:           3  (LDCE=1 LUT5=2)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y157         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/G
    SLICE_X5Y157         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[30]/Q
                         net (fo=3, routed)           0.101     0.229    student_top_inst/Core_cpu/mem_stage/mem_stage_alu_result_reg[31][30]
    SLICE_X5Y156         LUT5 (Prop_lut5_I0_O)        0.028     0.257 r  student_top_inst/Core_cpu/mem_stage/ex_stage_rs1_data[30]_i_2/O
                         net (fo=1, routed)           0.050     0.307    student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data_reg[30]
    SLICE_X5Y156         LUT5 (Prop_lut5_I3_O)        0.028     0.335 r  student_top_inst/Core_cpu/ex_stage/ex_stage_rs1_data[30]_i_1/O
                         net (fo=1, routed)           0.000     0.335    student_top_inst/Core_cpu/ex_stage_n_125
    SLICE_X5Y156         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.823    -0.620    student_top_inst/Core_cpu/clk_out2
    SLICE_X5Y156         FDCE                                         r  student_top_inst/Core_cpu/ex_stage_rs1_data_reg[30]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.131%)  route 0.217ns (62.869%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/G
    SLICE_X7Y159         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[29]/Q
                         net (fo=3, routed)           0.217     0.345    student_top_inst/Core_cpu/mem_stage_mem_result[29]
    SLICE_X5Y155         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.823    -0.620    student_top_inst/Core_cpu/clk_out2
    SLICE_X5Y155         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[29]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.143ns (41.205%)  route 0.204ns (58.795%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y160         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]/G
    SLICE_X6Y160         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[27]/Q
                         net (fo=3, routed)           0.204     0.347    student_top_inst/Core_cpu/mem_stage_mem_result[27]
    SLICE_X7Y157         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.822    -0.621    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y157         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[27]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.756%)  route 0.220ns (63.244%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/G
    SLICE_X7Y159         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[20]/Q
                         net (fo=3, routed)           0.220     0.348    student_top_inst/Core_cpu/mem_stage_mem_result[20]
    SLICE_X7Y150         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.824    -0.619    student_top_inst/Core_cpu/clk_out2
    SLICE_X7Y150         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[20]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.160%)  route 0.236ns (64.840%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/G
    SLICE_X7Y159         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[26]/Q
                         net (fo=3, routed)           0.236     0.364    student_top_inst/Core_cpu/mem_stage_mem_result[26]
    SLICE_X5Y154         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.823    -0.620    student_top_inst/Core_cpu/clk_out2
    SLICE_X5Y154         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[26]/C

Slack:                    inf
  Source:                 student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            student_top_inst/Core_cpu/wb_stage_mem_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.026%)  route 0.237ns (64.974%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y159         LDCE                         0.000     0.000 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/G
    SLICE_X7Y159         LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  student_top_inst/Core_cpu/mem_stage/mem_result_reg[28]/Q
                         net (fo=3, routed)           0.237     0.365    student_top_inst/Core_cpu/mem_stage_mem_result[28]
    SLICE_X5Y154         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=34263, routed)       0.823    -0.620    student_top_inst/Core_cpu/clk_out2
    SLICE_X5Y154         FDCE                                         r  student_top_inst/Core_cpu/wb_stage_mem_result_reg[28]/C





