#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 28 16:39:35 2023
# Process ID: 14920
# Current directory: D:/mipsCpu/singleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33448 D:\mipsCpu\singleCPU\singleCPU.xpr
# Log file: D:/mipsCpu/singleCPU/vivado.log
# Journal file: D:/mipsCpu/singleCPU\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/mipsCpu/singleCPU/singleCPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'.oupdate_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 16:48:04 2023...
compile_order -fileset sources_1
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v
update_compile_order -fileset sources_1
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [filemgmt 56-12] File 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Operation 0:
  op1: 12153524
  op2: c0895e81
  ALUOpCode: 9
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 1:
  op1: b1f05663
  op2: 06b97b0d
  ALUOpCode: 5
  reset: 0
  ALUResult: b7492d6e
  zeroFlag: 1
Operation 2:
  op1: b2c28465
  op2: 89375212
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 3:
  op1: 06d7cd0d
  op2: 3b23f176
  ALUOpCode: 5
  reset: 0
  ALUResult: 3df43c7b
  zeroFlag: x
Operation 4:
  op1: 76d457ed
  op2: 462df78c
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 5:
  op1: e33724c6
  op2: e2f784c5
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 6:
  op1: 72aff7e5
  op2: bbd27277
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 7:
  op1: 47ecdb8f
  op2: 793069f2
  ALUOpCode: e
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 8:
  op1: f4007ae8
  op2: e2ca4ec5
  ALUOpCode: 4
  reset: 0
  ALUResult: f6ca7eed
  zeroFlag: 1
Operation 9:
  op1: de8e28bd
  op2: 96ab582d
  ALUOpCode: d
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
$finish called at time : 100 ns : File "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 761.418 ; gain = 16.430
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 849.488 ; gain = 86.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
ERROR: [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 896.645 ; gain = 133.184
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 896.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
ERROR: [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 908.648 ; gain = 12.004
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 908.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
ERROR: [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 912.371 ; gain = 3.723
---------------------------------------------------------------------------------
RTL Elaboration failed
20 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 912.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 921.523 ; gain = 9.152
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [filemgmt 56-12] File 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [filemgmt 56-12] File 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [filemgmt 56-12] File 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v' cannot be added to the project because it already exists in the project, skipping this file
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [filemgmt 56-12] File 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v' cannot be added to the project because it already exists in the project, skipping this file
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v] -no_script -reset -force -quiet
remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet
remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
WARNING: [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:160]
ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1008.727 ; gain = 20.102
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1008.727 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1010.402 ; gain = 1.676
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1016.559 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1016.707 ; gain = 0.148
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [filemgmt 56-12] File 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v' cannot be added to the project because it already exists in the project, skipping this file
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Operation 0:
  op1: 12153524
  op2: c0895e81
  ALUOpCode: 9
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 1:
  op1: b1f05663
  op2: 06b97b0d
  ALUOpCode: 5
  reset: 0
  ALUResult: b7492d6e
  zeroFlag: 1
Operation 2:
  op1: b2c28465
  op2: 89375212
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 3:
  op1: 06d7cd0d
  op2: 3b23f176
  ALUOpCode: 5
  reset: 0
  ALUResult: 3df43c7b
  zeroFlag: x
Operation 4:
  op1: 76d457ed
  op2: 462df78c
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 5:
  op1: e33724c6
  op2: e2f784c5
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 6:
  op1: 72aff7e5
  op2: bbd27277
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 7:
  op1: 47ecdb8f
  op2: 793069f2
  ALUOpCode: e
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 8:
  op1: f4007ae8
  op2: e2ca4ec5
  ALUOpCode: 4
  reset: 0
  ALUResult: f6ca7eed
  zeroFlag: 1
Operation 9:
  op1: de8e28bd
  op2: 96ab582d
  ALUOpCode: d
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
$finish called at time : 100 ns : File "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.160 ; gain = 3.254
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.770 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1026.820 ; gain = 2.051
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet
remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
close [ open D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v w ]
add_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
ERROR: [Synth 8-439] module 'pcadd_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:191]
WARNING: [Synth 8-6104] Input port 'inst' has an internal driver [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:193]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:196]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 1st driver pin 'iCache_inst/doutb[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 2nd driver pin 'inst[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 1st driver pin 'iCache_inst/doutb[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 2nd driver pin 'inst[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 1st driver pin 'iCache_inst/doutb[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 2nd driver pin 'inst[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 1st driver pin 'iCache_inst/doutb[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 2nd driver pin 'inst[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 1st driver pin 'iCache_inst/doutb[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 2nd driver pin 'inst[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 1st driver pin 'iCache_inst/doutb[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 2nd driver pin 'inst[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 1st driver pin 'iCache_inst/doutb[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 2nd driver pin 'inst[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 1st driver pin 'iCache_inst/doutb[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 2nd driver pin 'inst[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 1st driver pin 'iCache_inst/doutb[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 2nd driver pin 'inst[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 1st driver pin 'iCache_inst/doutb[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 2nd driver pin 'inst[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 1st driver pin 'iCache_inst/doutb[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 2nd driver pin 'inst[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 1st driver pin 'iCache_inst/doutb[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 2nd driver pin 'inst[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 1st driver pin 'iCache_inst/doutb[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 1st driver pin 'iCache_inst/doutb[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 2nd driver pin 'inst[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 1st driver pin 'iCache_inst/doutb[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 2nd driver pin 'inst[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 1st driver pin 'iCache_inst/doutb[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 2nd driver pin 'inst[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 1st driver pin 'iCache_inst/doutb[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 2nd driver pin 'inst[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 1st driver pin 'iCache_inst/doutb[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 2nd driver pin 'inst[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 1st driver pin 'iCache_inst/doutb[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 2nd driver pin 'inst[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 1st driver pin 'iCache_inst/doutb[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 2nd driver pin 'inst[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 1st driver pin 'iCache_inst/doutb[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 2nd driver pin 'inst[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 1st driver pin 'iCache_inst/doutb[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 2nd driver pin 'inst[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 1st driver pin 'iCache_inst/doutb[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 2nd driver pin 'inst[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 1st driver pin 'iCache_inst/doutb[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 2nd driver pin 'inst[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 1st driver pin 'iCache_inst/doutb[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 2nd driver pin 'inst[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 1st driver pin 'iCache_inst/doutb[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 2nd driver pin 'inst[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 1st driver pin 'iCache_inst/doutb[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 2nd driver pin 'inst[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 1st driver pin 'iCache_inst/doutb[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 2nd driver pin 'inst[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 1st driver pin 'iCache_inst/doutb[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 2nd driver pin 'inst[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 1st driver pin 'iCache_inst/doutb[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 2nd driver pin 'inst[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 1st driver pin 'iCache_inst/doutb[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 2nd driver pin 'inst[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[31] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[30] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[29] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[28] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[27] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[26] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[25] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[24] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[23] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[22] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[21] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[20] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[19] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[18] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[17] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[16] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[15] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[14] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[13] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[12] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[11] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[10] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[9] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[8] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[7] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[6] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1446.820 ; gain = 355.809
44 Infos, 75 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1446.820 ; gain = 355.809
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_design
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
can't use empty string as operand of "*"
set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_ips iCache]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:191]
WARNING: [Synth 8-6104] Input port 'inst' has an internal driver [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:193]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:196]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.645 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 1st driver pin 'iCache_inst/doutb[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 2nd driver pin 'inst[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 1st driver pin 'iCache_inst/doutb[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 2nd driver pin 'inst[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 1st driver pin 'iCache_inst/doutb[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 2nd driver pin 'inst[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 1st driver pin 'iCache_inst/doutb[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 2nd driver pin 'inst[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 1st driver pin 'iCache_inst/doutb[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 2nd driver pin 'inst[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 1st driver pin 'iCache_inst/doutb[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 2nd driver pin 'inst[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 1st driver pin 'iCache_inst/doutb[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 2nd driver pin 'inst[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 1st driver pin 'iCache_inst/doutb[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 2nd driver pin 'inst[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 1st driver pin 'iCache_inst/doutb[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 2nd driver pin 'inst[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 1st driver pin 'iCache_inst/doutb[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 2nd driver pin 'inst[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 1st driver pin 'iCache_inst/doutb[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 2nd driver pin 'inst[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 1st driver pin 'iCache_inst/doutb[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 2nd driver pin 'inst[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 1st driver pin 'iCache_inst/doutb[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 1st driver pin 'iCache_inst/doutb[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 2nd driver pin 'inst[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 1st driver pin 'iCache_inst/doutb[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 2nd driver pin 'inst[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 1st driver pin 'iCache_inst/doutb[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 2nd driver pin 'inst[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 1st driver pin 'iCache_inst/doutb[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 2nd driver pin 'inst[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 1st driver pin 'iCache_inst/doutb[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 2nd driver pin 'inst[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 1st driver pin 'iCache_inst/doutb[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 2nd driver pin 'inst[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 1st driver pin 'iCache_inst/doutb[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 2nd driver pin 'inst[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 1st driver pin 'iCache_inst/doutb[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 2nd driver pin 'inst[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 1st driver pin 'iCache_inst/doutb[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 2nd driver pin 'inst[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 1st driver pin 'iCache_inst/doutb[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 2nd driver pin 'inst[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 1st driver pin 'iCache_inst/doutb[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 2nd driver pin 'inst[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 1st driver pin 'iCache_inst/doutb[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 2nd driver pin 'inst[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 1st driver pin 'iCache_inst/doutb[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 2nd driver pin 'inst[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 1st driver pin 'iCache_inst/doutb[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 2nd driver pin 'inst[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 1st driver pin 'iCache_inst/doutb[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 2nd driver pin 'inst[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 1st driver pin 'iCache_inst/doutb[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 2nd driver pin 'inst[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 1st driver pin 'iCache_inst/doutb[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 2nd driver pin 'inst[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 1st driver pin 'iCache_inst/doutb[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 2nd driver pin 'inst[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[31] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[30] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[29] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[28] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[27] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[26] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[25] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[24] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[23] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[22] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[21] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[20] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[19] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[18] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[17] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[16] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[15] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[14] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[13] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[12] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[11] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[10] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[9] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[8] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[7] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[6] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.645 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.645 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1524.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.789 ; gain = 281.145
43 Infos, 75 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.789 ; gain = 281.145
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:149]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:156]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:161]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:191]
WARNING: [Synth 8-6104] Input port 'inst' has an internal driver [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:193]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:196]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.531 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 1st driver pin 'iCache_inst/doutb[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 2nd driver pin 'inst[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 1st driver pin 'iCache_inst/doutb[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 2nd driver pin 'inst[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 1st driver pin 'iCache_inst/doutb[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 2nd driver pin 'inst[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 1st driver pin 'iCache_inst/doutb[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 2nd driver pin 'inst[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 1st driver pin 'iCache_inst/doutb[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 2nd driver pin 'inst[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 1st driver pin 'iCache_inst/doutb[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 2nd driver pin 'inst[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 1st driver pin 'iCache_inst/doutb[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 2nd driver pin 'inst[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 1st driver pin 'iCache_inst/doutb[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 2nd driver pin 'inst[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 1st driver pin 'iCache_inst/doutb[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 2nd driver pin 'inst[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 1st driver pin 'iCache_inst/doutb[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 2nd driver pin 'inst[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 1st driver pin 'iCache_inst/doutb[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 2nd driver pin 'inst[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 1st driver pin 'iCache_inst/doutb[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 2nd driver pin 'inst[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 1st driver pin 'iCache_inst/doutb[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 1st driver pin 'iCache_inst/doutb[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 2nd driver pin 'inst[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 1st driver pin 'iCache_inst/doutb[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 2nd driver pin 'inst[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 1st driver pin 'iCache_inst/doutb[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 2nd driver pin 'inst[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 1st driver pin 'iCache_inst/doutb[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 2nd driver pin 'inst[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 1st driver pin 'iCache_inst/doutb[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 2nd driver pin 'inst[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 1st driver pin 'iCache_inst/doutb[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 2nd driver pin 'inst[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 1st driver pin 'iCache_inst/doutb[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 2nd driver pin 'inst[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 1st driver pin 'iCache_inst/doutb[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 2nd driver pin 'inst[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 1st driver pin 'iCache_inst/doutb[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 2nd driver pin 'inst[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 1st driver pin 'iCache_inst/doutb[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 2nd driver pin 'inst[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 1st driver pin 'iCache_inst/doutb[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 2nd driver pin 'inst[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 1st driver pin 'iCache_inst/doutb[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 2nd driver pin 'inst[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 1st driver pin 'iCache_inst/doutb[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 2nd driver pin 'inst[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 1st driver pin 'iCache_inst/doutb[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 2nd driver pin 'inst[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 1st driver pin 'iCache_inst/doutb[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 2nd driver pin 'inst[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 1st driver pin 'iCache_inst/doutb[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 2nd driver pin 'inst[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 1st driver pin 'iCache_inst/doutb[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 2nd driver pin 'inst[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 1st driver pin 'iCache_inst/doutb[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:189]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 2nd driver pin 'inst[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:83]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[31] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[30] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[29] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[28] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[27] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[26] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[25] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[24] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[23] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[22] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[21] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[20] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[19] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[18] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[17] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[16] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[15] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[14] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[13] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[12] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[11] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[10] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[9] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[8] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[7] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[6] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
WARNING: [Synth 8-3295] tying undriven pin RegFile_inst:writeData[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:97]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.531 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.531 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1984.844 ; gain = 84.312
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:150]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:162]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:165]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:192]
WARNING: [Synth 8-6104] Input port 'inst' has an internal driver [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:194]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 1st driver pin 'iCache_inst/doutb[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 2nd driver pin 'inst[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 1st driver pin 'iCache_inst/doutb[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 2nd driver pin 'inst[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 1st driver pin 'iCache_inst/doutb[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 2nd driver pin 'inst[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 1st driver pin 'iCache_inst/doutb[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 2nd driver pin 'inst[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 1st driver pin 'iCache_inst/doutb[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 2nd driver pin 'inst[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 1st driver pin 'iCache_inst/doutb[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 2nd driver pin 'inst[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 1st driver pin 'iCache_inst/doutb[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 2nd driver pin 'inst[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 1st driver pin 'iCache_inst/doutb[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 2nd driver pin 'inst[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 1st driver pin 'iCache_inst/doutb[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 2nd driver pin 'inst[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 1st driver pin 'iCache_inst/doutb[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 2nd driver pin 'inst[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 1st driver pin 'iCache_inst/doutb[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 2nd driver pin 'inst[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 1st driver pin 'iCache_inst/doutb[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 2nd driver pin 'inst[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 1st driver pin 'iCache_inst/doutb[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 1st driver pin 'iCache_inst/doutb[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 2nd driver pin 'inst[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 1st driver pin 'iCache_inst/doutb[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 2nd driver pin 'inst[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 1st driver pin 'iCache_inst/doutb[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 2nd driver pin 'inst[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 1st driver pin 'iCache_inst/doutb[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 2nd driver pin 'inst[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 1st driver pin 'iCache_inst/doutb[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 2nd driver pin 'inst[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 1st driver pin 'iCache_inst/doutb[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 2nd driver pin 'inst[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 1st driver pin 'iCache_inst/doutb[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 2nd driver pin 'inst[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 1st driver pin 'iCache_inst/doutb[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 2nd driver pin 'inst[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 1st driver pin 'iCache_inst/doutb[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 2nd driver pin 'inst[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 1st driver pin 'iCache_inst/doutb[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 2nd driver pin 'inst[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 1st driver pin 'iCache_inst/doutb[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 2nd driver pin 'inst[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 1st driver pin 'iCache_inst/doutb[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 2nd driver pin 'inst[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 1st driver pin 'iCache_inst/doutb[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 2nd driver pin 'inst[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 1st driver pin 'iCache_inst/doutb[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 2nd driver pin 'inst[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 1st driver pin 'iCache_inst/doutb[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 2nd driver pin 'inst[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 1st driver pin 'iCache_inst/doutb[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 2nd driver pin 'inst[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 1st driver pin 'iCache_inst/doutb[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 2nd driver pin 'inst[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 1st driver pin 'iCache_inst/doutb[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 2nd driver pin 'inst[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1990.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1990.516 ; gain = 0.000
43 Infos, 43 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1990.516 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:150]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:162]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:165]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:192]
WARNING: [Synth 8-6104] Input port 'inst' has an internal driver [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:194]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 1st driver pin 'iCache_inst/doutb[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 2nd driver pin 'inst[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 1st driver pin 'iCache_inst/doutb[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 2nd driver pin 'inst[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 1st driver pin 'iCache_inst/doutb[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 2nd driver pin 'inst[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 1st driver pin 'iCache_inst/doutb[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 2nd driver pin 'inst[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 1st driver pin 'iCache_inst/doutb[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 2nd driver pin 'inst[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 1st driver pin 'iCache_inst/doutb[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 2nd driver pin 'inst[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 1st driver pin 'iCache_inst/doutb[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 2nd driver pin 'inst[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 1st driver pin 'iCache_inst/doutb[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 2nd driver pin 'inst[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 1st driver pin 'iCache_inst/doutb[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 2nd driver pin 'inst[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 1st driver pin 'iCache_inst/doutb[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 2nd driver pin 'inst[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 1st driver pin 'iCache_inst/doutb[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 2nd driver pin 'inst[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 1st driver pin 'iCache_inst/doutb[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 2nd driver pin 'inst[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 1st driver pin 'iCache_inst/doutb[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 1st driver pin 'iCache_inst/doutb[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 2nd driver pin 'inst[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 1st driver pin 'iCache_inst/doutb[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 2nd driver pin 'inst[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 1st driver pin 'iCache_inst/doutb[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 2nd driver pin 'inst[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 1st driver pin 'iCache_inst/doutb[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 2nd driver pin 'inst[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 1st driver pin 'iCache_inst/doutb[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 2nd driver pin 'inst[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 1st driver pin 'iCache_inst/doutb[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 2nd driver pin 'inst[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 1st driver pin 'iCache_inst/doutb[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 2nd driver pin 'inst[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 1st driver pin 'iCache_inst/doutb[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 2nd driver pin 'inst[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 1st driver pin 'iCache_inst/doutb[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 2nd driver pin 'inst[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 1st driver pin 'iCache_inst/doutb[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 2nd driver pin 'inst[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 1st driver pin 'iCache_inst/doutb[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 2nd driver pin 'inst[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 1st driver pin 'iCache_inst/doutb[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 2nd driver pin 'inst[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 1st driver pin 'iCache_inst/doutb[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 2nd driver pin 'inst[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 1st driver pin 'iCache_inst/doutb[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 2nd driver pin 'inst[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 1st driver pin 'iCache_inst/doutb[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 2nd driver pin 'inst[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 1st driver pin 'iCache_inst/doutb[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 2nd driver pin 'inst[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 1st driver pin 'iCache_inst/doutb[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 2nd driver pin 'inst[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 1st driver pin 'iCache_inst/doutb[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 2nd driver pin 'inst[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1990.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.703 ; gain = 224.188
43 Infos, 43 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.703 ; gain = 224.188
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:150]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:162]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:165]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:192]
WARNING: [Synth 8-6104] Input port 'inst' has an internal driver [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:194]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:197]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:38]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[31]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[30]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[29]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[28]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[27]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[26]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[25]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[24]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[23]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[22]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[21]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[20]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[19]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[18]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[17]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[16]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[15]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[14]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[13]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[12]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[11]
WARNING: [Synth 8-3331] design toplevel has unconnected port inst_addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 1st driver pin 'iCache_inst/doutb[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[30] with 2nd driver pin 'inst[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 1st driver pin 'iCache_inst/doutb[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[29] with 2nd driver pin 'inst[29]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 1st driver pin 'iCache_inst/doutb[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[28] with 2nd driver pin 'inst[28]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 1st driver pin 'iCache_inst/doutb[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[27] with 2nd driver pin 'inst[27]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 1st driver pin 'iCache_inst/doutb[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[26] with 2nd driver pin 'inst[26]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 1st driver pin 'iCache_inst/doutb[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[25] with 2nd driver pin 'inst[25]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 1st driver pin 'iCache_inst/doutb[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[24] with 2nd driver pin 'inst[24]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 1st driver pin 'iCache_inst/doutb[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[23] with 2nd driver pin 'inst[23]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 1st driver pin 'iCache_inst/doutb[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[22] with 2nd driver pin 'inst[22]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 1st driver pin 'iCache_inst/doutb[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[21] with 2nd driver pin 'inst[21]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 1st driver pin 'iCache_inst/doutb[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[20] with 2nd driver pin 'inst[20]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 1st driver pin 'iCache_inst/doutb[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[19] with 2nd driver pin 'inst[19]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 1st driver pin 'iCache_inst/doutb[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 1st driver pin 'iCache_inst/doutb[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[17] with 2nd driver pin 'inst[17]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 1st driver pin 'iCache_inst/doutb[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[16] with 2nd driver pin 'inst[16]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 1st driver pin 'iCache_inst/doutb[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[15] with 2nd driver pin 'inst[15]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 1st driver pin 'iCache_inst/doutb[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[14] with 2nd driver pin 'inst[14]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 1st driver pin 'iCache_inst/doutb[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[13] with 2nd driver pin 'inst[13]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 1st driver pin 'iCache_inst/doutb[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[12] with 2nd driver pin 'inst[12]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 1st driver pin 'iCache_inst/doutb[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[11] with 2nd driver pin 'inst[11]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 1st driver pin 'iCache_inst/doutb[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[10] with 2nd driver pin 'inst[10]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 1st driver pin 'iCache_inst/doutb[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[9] with 2nd driver pin 'inst[9]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 1st driver pin 'iCache_inst/doutb[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[8] with 2nd driver pin 'inst[8]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 1st driver pin 'iCache_inst/doutb[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[7] with 2nd driver pin 'inst[7]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 1st driver pin 'iCache_inst/doutb[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[6] with 2nd driver pin 'inst[6]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 1st driver pin 'iCache_inst/doutb[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[5] with 2nd driver pin 'inst[5]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 1st driver pin 'iCache_inst/doutb[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[4] with 2nd driver pin 'inst[4]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 1st driver pin 'iCache_inst/doutb[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[3] with 2nd driver pin 'inst[3]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 1st driver pin 'iCache_inst/doutb[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[2] with 2nd driver pin 'inst[2]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 1st driver pin 'iCache_inst/doutb[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[1] with 2nd driver pin 'inst[1]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 1st driver pin 'iCache_inst/doutb[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin inst[0] with 2nd driver pin 'inst[0]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       32|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:84]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2216.473 ; gain = 0.000
43 Infos, 43 Warnings, 64 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2216.473 ; gain = 0.000
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'toplevel' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: toplevel
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:167]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:193]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:200]
WARNING: [Synth 8-3848] Net inst_addr in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:40]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.434 ; gain = 37.961
43 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.434 ; gain = 37.961
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2280.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
WARNING: [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
WARNING: [Synth 8-151] case item 6'b000101 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22]
INFO: [Synth 8-6157] synthesizing module 'IR' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6155] done synthesizing module 'IR' (3#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (4#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:21]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'SUB' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
WARNING: [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]
WARNING: [Synth 8-6014] Unused sequential element b_31_16_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:38]
INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21]
INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (6) of module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22]
WARNING: [Synth 8-350] instance 'pc_4_inst' of module 'pcadd_4' requires 3 connections, but only 2 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:167]
INFO: [Synth 8-6157] synthesizing module 'add_32' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_32' (13#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (14#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'iCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'iCache' (15#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/iCache_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'iCache' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [Synth 8-350] instance 'iCache_inst' of module 'iCache' requires 9 connections, but only 4 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:193]
INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6]
WARNING: [Synth 8-350] instance 'dCache_inst' of module 'dCache' requires 9 connections, but only 8 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:200]
WARNING: [Synth 8-3848] Net Func in module/entity toplevel does not have driver. [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:40]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]
WARNING: [Synth 8-3331] design pcadd_4 has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.391 ; gain = 14.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[5] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[4] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[3] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[2] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[1] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
WARNING: [Synth 8-3295] tying undriven pin ControlUnit_inst:Func[0] to constant 0 [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:86]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.703 ; gain = 16.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.703 ; gain = 16.305
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.820 ; gain = 33.730
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v w ]
add_files -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Operation 0:
  op1: 12153524
  op2: c0895e81
  ALUOpCode: 9
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 1:
  op1: b1f05663
  op2: 06b97b0d
  ALUOpCode: 5
  reset: 0
  ALUResult: b7492d6e
  zeroFlag: 1
Operation 2:
  op1: b2c28465
  op2: 89375212
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 3:
  op1: 06d7cd0d
  op2: 3b23f176
  ALUOpCode: 5
  reset: 0
  ALUResult: 3df43c7b
  zeroFlag: x
Operation 4:
  op1: 76d457ed
  op2: 462df78c
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 5:
  op1: e33724c6
  op2: e2f784c5
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 6:
  op1: 72aff7e5
  op2: bbd27277
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 7:
  op1: 47ecdb8f
  op2: 793069f2
  ALUOpCode: e
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 8:
  op1: f4007ae8
  op2: e2ca4ec5
  ALUOpCode: 4
  reset: 0
  ALUResult: f6ca7eed
  zeroFlag: 1
Operation 9:
  op1: de8e28bd
  op2: 96ab582d
  ALUOpCode: d
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
$finish called at time : 100 ns : File "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Operation 0:
  op1: 12153524
  op2: c0895e81
  ALUOpCode: 9
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 1:
  op1: b1f05663
  op2: 06b97b0d
  ALUOpCode: 5
  reset: 0
  ALUResult: b7492d6e
  zeroFlag: 1
Operation 2:
  op1: b2c28465
  op2: 89375212
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 3:
  op1: 06d7cd0d
  op2: 3b23f176
  ALUOpCode: 5
  reset: 0
  ALUResult: 3df43c7b
  zeroFlag: x
Operation 4:
  op1: 76d457ed
  op2: 462df78c
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 5:
  op1: e33724c6
  op2: e2f784c5
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 6:
  op1: 72aff7e5
  op2: bbd27277
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 7:
  op1: 47ecdb8f
  op2: 793069f2
  ALUOpCode: e
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 8:
  op1: f4007ae8
  op2: e2ca4ec5
  ALUOpCode: 4
  reset: 0
  ALUResult: f6ca7eed
  zeroFlag: 1
Operation 9:
  op1: de8e28bd
  op2: 96ab582d
  ALUOpCode: d
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
$finish called at time : 100 ns : File "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Operation 0:
  op1: 12153524
  op2: c0895e81
  ALUOpCode: 9
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 1:
  op1: b1f05663
  op2: 06b97b0d
  ALUOpCode: 5
  reset: 0
  ALUResult: b7492d6e
  zeroFlag: 1
Operation 2:
  op1: b2c28465
  op2: 89375212
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 3:
  op1: 06d7cd0d
  op2: 3b23f176
  ALUOpCode: 5
  reset: 0
  ALUResult: 3df43c7b
  zeroFlag: x
Operation 4:
  op1: 76d457ed
  op2: 462df78c
  ALUOpCode: 1
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: x
Operation 5:
  op1: e33724c6
  op2: e2f784c5
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 6:
  op1: 72aff7e5
  op2: bbd27277
  ALUOpCode: a
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 7:
  op1: 47ecdb8f
  op2: 793069f2
  ALUOpCode: e
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
Operation 8:
  op1: f4007ae8
  op2: e2ca4ec5
  ALUOpCode: 4
  reset: 0
  ALUResult: f6ca7eed
  zeroFlag: 1
Operation 9:
  op1: de8e28bd
  op2: 96ab582d
  ALUOpCode: d
  reset: 0
  ALUResult: xxxxxxxx
  zeroFlag: 1
$finish called at time : 100 ns : File "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ControlUnit
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:45]
ERROR: [VRFC 10-2989] 'rst_n' is not declared [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:50]
ERROR: [VRFC 10-2865] module 'tb_ControlUnit' ignored due to previous errors [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.820 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
close_project
open_project D:/mipsCpu/singleCPU/singleCPU.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v
WARNING: [Vivado 12-818] No files matched 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ControlUnit
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:45]
ERROR: [VRFC 10-2989] 'rst_n' is not declared [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:50]
ERROR: [VRFC 10-2865] module 'tb_ControlUnit' ignored due to previous errors [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/mipsCpu/singleCPU/singleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ControlUnit
ERROR: [VRFC 10-2989] 'clk' is not declared [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:45]
ERROR: [VRFC 10-2989] 'rst_n' is not declared [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:50]
ERROR: [VRFC 10-2865] module 'tb_ControlUnit' ignored due to previous errors [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v
remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v
WARNING: [Vivado 12-818] No files matched 'D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v'
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ControlUnit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ControlUnit_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_r_type
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ControlUnit_behav xil_defaultlib.tb_ControlUnit xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_ControlUnit in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project D:/mipsCpu/singleCPU/singleCPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_type' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_type_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_r_type_behav xil_defaultlib.tb_r_type xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb_r_type
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_type_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xsim.dir/tb_r_type_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 31 23:57:45 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_type_behav -key {Behavioral:sim_1:Functional:tb_r_type} -tclbatch {tb_r_type.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_r_type.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_r_type.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_r_type.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_type_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_type' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_r_type_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_r_type_behav xil_defaultlib.tb_r_type xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb_r_type
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_r_type_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_r_type_behav -key {Behavioral:sim_1:Functional:tb_r_type} -tclbatch {tb_r_type.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_r_type.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_r_type.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_r_type.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_type_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.820 ; gain = 0.000
run all
run 10 us
run 10 us
run 10 us
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'inst_addr' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:37]
ERROR: [VRFC 10-3180] cannot find port 'inst_en' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'inst' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'inst_addr' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:37]
ERROR: [VRFC 10-3180] cannot find port 'inst_en' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:36]
ERROR: [VRFC 10-3180] cannot find port 'inst' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:32]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'inst_en' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Apr  1 00:15:20 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rs= 0, rt= 0, rd= 0
Op= 0, Func= z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rs= 0, rt= 0, rd= 0
Op= 0, Func= z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.820 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rs= 0, rt= 0, rd= 0
Op= 0, Func= z
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'Rt' is not declared under prefix 'dut' [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:60]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'Rt' is not declared under prefix 'dut' [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:59]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/sim/dCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/sim/iCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iCache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leftShift_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toplevel
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data0' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:157]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:158]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'op1' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'NextPC' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:181]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addrb' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:195]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:152]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.SUB
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.and_2
Compiling module xil_defaultlib.mux2_6
Compiling module xil_defaultlib.leftShift_2
Compiling module xil_defaultlib.pcadd_4
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.iCache
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="kin...
Compiling module xil_defaultlib.dCache
Compiling module xil_defaultlib.toplevel
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.820 ; gain = 0.000
