{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603465589033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603465589033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 10:06:28 2020 " "Processing started: Fri Oct 23 10:06:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603465589033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603465589033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_8_Section_1 -c Lab_8_Section_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_8_Section_1 -c Lab_8_Section_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603465589033 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603465590494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_8_section_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab_8_section_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_8_Section_1 " "Found entity 1: Lab_8_Section_1" {  } { { "Lab_8_Section_1.bdf" "" { Schematic "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_8/Section_1/Lab_8_Section_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603465590633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603465590633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_8_Section_1 " "Elaborating entity \"Lab_8_Section_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603465590717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst " "Elaborating entity \"7474\" for hierarchy \"7474:inst\"" {  } { { "Lab_8_Section_1.bdf" "inst" { Schematic "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_8/Section_1/Lab_8_Section_1.bdf" { { 168 688 808 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603465590865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst " "Elaborated megafunction instantiation \"7474:inst\"" {  } { { "Lab_8_Section_1.bdf" "" { Schematic "Z:/Documents/School/Fall_2020/CSE_2441-TA/Labs/Lab_8/Section_1/Lab_8_Section_1.bdf" { { 168 688 808 328 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603465590880 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst\|9 7474:inst\|9~_emulated 7474:inst\|9~1 " "Register \"7474:inst\|9\" is converted into an equivalent circuit using register \"7474:inst\|9~_emulated\" and latch \"7474:inst\|9~1\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1603465591464 "|Lab_8_Section_1|7474:inst|9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst\|10 7474:inst\|10~_emulated 7474:inst\|9~1 " "Register \"7474:inst\|10\" is converted into an equivalent circuit using register \"7474:inst\|10~_emulated\" and latch \"7474:inst\|9~1\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1603465591464 "|Lab_8_Section_1|7474:inst|10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst1\|9 7474:inst1\|9~_emulated 7474:inst\|9~1 " "Register \"7474:inst1\|9\" is converted into an equivalent circuit using register \"7474:inst1\|9~_emulated\" and latch \"7474:inst\|9~1\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1603465591464 "|Lab_8_Section_1|7474:inst1|9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "7474:inst1\|10 7474:inst1\|10~_emulated 7474:inst\|9~1 " "Register \"7474:inst1\|10\" is converted into an equivalent circuit using register \"7474:inst1\|10~_emulated\" and latch \"7474:inst\|9~1\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1603465591464 "|Lab_8_Section_1|7474:inst1|10"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1603465591464 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603465592168 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603465592168 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603465592437 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603465592437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603465592437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603465592437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603465592522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 10:06:32 2020 " "Processing ended: Fri Oct 23 10:06:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603465592522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603465592522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603465592522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603465592522 ""}
