TimeQuest Timing Analyzer report for register_array
Sun Jan 15 19:49:45 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; register_array                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 127.91 MHz ; 127.91 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -4.123 ; -99.472       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.169 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.631 ; -1.631                ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.123 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.358      ;
; -3.432 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.150      ;
; -3.409 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.500        ; 2.743      ; 4.272      ;
; -3.325 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.746      ; 3.806      ;
; -3.313 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.362      ;
; -3.244 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 0.000      ; 1.864      ;
; -3.033 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.567      ; 4.507      ;
; -3.014 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.299      ;
; -2.964 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.371      ;
; -2.956 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.337      ;
; -2.955 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 2.471      ;
; -2.950 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.383      ;
; -2.909 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 2.743      ; 4.272      ;
; -2.896 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.282      ;
; -2.825 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.746      ; 3.806      ;
; -2.799 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.576      ; 3.924      ;
; -2.787 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.320      ;
; -2.786 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.295      ;
; -2.729 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 0.000      ; 2.519      ;
; -2.692 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.253      ;
; -2.678 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.461      ;
; -2.668 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.453      ;
; -2.621 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.896      ;
; -2.601 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.500        ; 2.723      ; 4.614      ;
; -2.599 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.053      ;
; -2.586 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.905      ;
; -2.582 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.537      ; 3.337      ;
; -2.573 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.323      ;
; -2.542 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.210      ;
; -2.533 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.567      ; 4.507      ;
; -2.510 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.004      ;
; -2.498 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.174      ;
; -2.497 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.209      ;
; -2.488 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.164      ;
; -2.480 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.179      ;
; -2.477 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.373      ;
; -2.468 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.740      ; 4.221      ;
; -2.449 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.150      ;
; -2.448 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.543      ; 3.945      ;
; -2.400 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.566      ; 4.154      ;
; -2.390 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.565      ; 3.836      ;
; -2.387 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.734      ; 4.115      ;
; -2.386 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.334      ;
; -2.382 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.901      ;
; -2.376 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.320      ;
; -2.372 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.564      ; 3.869      ;
; -2.331 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 2.019      ;
; -2.308 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.821      ;
; -2.304 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 2.241      ;
; -2.300 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.723      ; 3.798      ;
; -2.299 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.576      ; 3.924      ;
; -2.268 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.556      ; 3.710      ;
; -2.257 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.730      ; 3.806      ;
; -2.240 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.982      ;
; -2.236 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.725      ; 3.977      ;
; -2.231 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 1.791      ;
; -2.200 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.567      ; 3.966      ;
; -2.185 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.752      ; 3.946      ;
; -2.145 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.729      ; 3.934      ;
; -2.130 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.573      ; 3.904      ;
; -2.126 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.748      ; 3.935      ;
; -2.102 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.731      ; 4.075      ;
; -2.101 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 2.723      ; 4.614      ;
; -2.082 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.537      ; 3.337      ;
; -2.056 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 2.730      ; 3.805      ;
; -2.000 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.568      ; 3.736      ;
; -1.984 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.746      ; 3.763      ;
; -1.968 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.740      ; 4.221      ;
; -1.949 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.735      ; 3.469      ;
; -1.948 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.543      ; 3.945      ;
; -1.944 ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 0.000      ; 1.498      ;
; -1.918 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.565      ; 3.879      ;
; -1.902 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.743      ; 3.928      ;
; -1.900 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.566      ; 4.154      ;
; -1.890 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.565      ; 3.836      ;
; -1.887 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.734      ; 4.115      ;
; -1.884 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.746      ; 3.915      ;
; -1.876 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.573      ; 3.897      ;
; -1.872 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.564      ; 3.869      ;
; -1.828 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.589      ; 3.593      ;
; -1.800 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.723      ; 3.798      ;
; -1.795 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.724      ; 3.769      ;
; -1.768 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.556      ; 3.710      ;
; -1.757 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.730      ; 3.806      ;
; -1.736 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.725      ; 3.977      ;
; -1.700 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.567      ; 3.966      ;
; -1.685 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.752      ; 3.946      ;
; -1.645 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.729      ; 3.934      ;
; -1.630 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.573      ; 3.904      ;
; -1.626 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.748      ; 3.935      ;
; -1.602 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.731      ; 4.075      ;
; -1.596 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.589      ; 3.397      ;
; -1.595 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.590      ; 3.361      ;
; -1.567 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.589      ; 3.600      ;
; -1.556 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 2.730      ; 3.805      ;
; -1.500 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.568      ; 3.736      ;
; -1.484 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.746      ; 3.763      ;
; -1.449 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.735      ; 3.469      ;
; -1.418 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.565      ; 3.879      ;
; -1.410 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.543      ; 3.390      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.169 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.723      ; 2.892      ;
; 0.178 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.730      ; 2.908      ;
; 0.180 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.730      ; 2.910      ;
; 0.198 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.729      ; 2.927      ;
; 0.202 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.731      ; 2.933      ;
; 0.213 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 2.723      ; 2.936      ;
; 0.437 ; clk                                                                              ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 2.734      ; 3.171      ;
; 0.524 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.740      ; 3.264      ;
; 0.531 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.566      ; 3.097      ;
; 0.535 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.567      ; 3.102      ;
; 0.538 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.543      ; 3.081      ;
; 0.669 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.723      ; 2.892      ;
; 0.675 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 2.734      ; 3.409      ;
; 0.678 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.730      ; 2.908      ;
; 0.680 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.730      ; 2.910      ;
; 0.682 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 2.743      ; 3.425      ;
; 0.698 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.729      ; 2.927      ;
; 0.702 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.731      ; 2.933      ;
; 0.713 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; -0.500       ; 2.723      ; 2.936      ;
; 0.734 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.735      ; 3.469      ;
; 0.771 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.590      ; 3.361      ;
; 0.800 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.537      ; 3.337      ;
; 0.808 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.589      ; 3.397      ;
; 0.847 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.543      ; 3.390      ;
; 0.937 ; clk                                                                              ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; -0.500       ; 2.734      ; 3.171      ;
; 1.004 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.589      ; 3.593      ;
; 1.005 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.005      ;
; 1.011 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.589      ; 3.600      ;
; 1.014 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.014      ;
; 1.016 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.016      ;
; 1.017 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.746      ; 3.763      ;
; 1.024 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.024      ;
; 1.024 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.740      ; 3.264      ;
; 1.031 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.566      ; 3.097      ;
; 1.035 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.567      ; 3.102      ;
; 1.038 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.543      ; 3.081      ;
; 1.045 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.724      ; 3.769      ;
; 1.060 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.746      ; 3.806      ;
; 1.154 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.556      ; 3.710      ;
; 1.168 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.568      ; 3.736      ;
; 1.169 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.746      ; 3.915      ;
; 1.174 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.174      ;
; 1.175 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.175      ;
; 1.175 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 2.734      ; 3.409      ;
; 1.182 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; -0.500       ; 2.743      ; 3.425      ;
; 1.185 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.743      ; 3.928      ;
; 1.187 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.748      ; 3.935      ;
; 1.194 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.752      ; 3.946      ;
; 1.203 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.203      ;
; 1.234 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.735      ; 3.469      ;
; 1.252 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.725      ; 3.977      ;
; 1.271 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.565      ; 3.836      ;
; 1.271 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.590      ; 3.361      ;
; 1.272 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.272      ;
; 1.300 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.537      ; 3.337      ;
; 1.305 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.564      ; 3.869      ;
; 1.308 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.589      ; 3.397      ;
; 1.314 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.565      ; 3.879      ;
; 1.324 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.573      ; 3.897      ;
; 1.331 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.573      ; 3.904      ;
; 1.347 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.543      ; 3.390      ;
; 1.348 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.576      ; 3.924      ;
; 1.368 ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 0.000      ; 1.368      ;
; 1.392 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.392      ;
; 1.399 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.567      ; 3.966      ;
; 1.404 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.404      ;
; 1.504 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.589      ; 3.593      ;
; 1.511 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.589      ; 3.600      ;
; 1.517 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.746      ; 3.763      ;
; 1.526 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.526      ;
; 1.545 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.724      ; 3.769      ;
; 1.560 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.746      ; 3.806      ;
; 1.583 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 1.583      ;
; 1.654 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.556      ; 3.710      ;
; 1.668 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.568      ; 3.736      ;
; 1.669 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.746      ; 3.915      ;
; 1.685 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.743      ; 3.928      ;
; 1.687 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.748      ; 3.935      ;
; 1.694 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.752      ; 3.946      ;
; 1.717 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.717      ;
; 1.752 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.725      ; 3.977      ;
; 1.771 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 2.565      ; 3.836      ;
; 1.805 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.564      ; 3.869      ;
; 1.814 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.565      ; 3.879      ;
; 1.824 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.573      ; 3.897      ;
; 1.831 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.831      ;
; 1.831 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.573      ; 3.904      ;
; 1.832 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.832      ;
; 1.845 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.845      ;
; 1.847 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 1.847      ;
; 1.848 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.576      ; 3.924      ;
; 1.868 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.868      ;
; 1.895 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.895      ;
; 1.899 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.567      ; 3.966      ;
; 1.964 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.964      ;
; 1.973 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.973      ;
; 2.018 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 2.018      ;
; 2.031 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.031      ;
; 2.045 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.045      ;
; 2.076 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 2.076      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; LINK_register|ms_jk_ff_0|nand_5|output~1|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; LINK_register|ms_jk_ff_0|nand_5|output~1|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_1|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_1|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_6|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_6|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_5|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_5|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_9|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_9|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_0|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_0|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_10|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_10|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_11|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_11|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_2|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_2|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_3|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_3|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_7|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_7|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_8|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_8|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_link_output      ; clk        ; 7.321  ; 7.321  ; Rise       ; clk             ;
; LINK_LOAD            ; clk        ; 7.714  ; 7.714  ; Rise       ; clk             ;
; MA_CLR_HI            ; clk        ; 8.181  ; 8.181  ; Rise       ; clk             ;
; MA_CLR_LO            ; clk        ; 9.529  ; 9.529  ; Rise       ; clk             ;
; MA_LOAD_HI           ; clk        ; 8.785  ; 8.785  ; Rise       ; clk             ;
; MA_LOAD_LO           ; clk        ; 9.283  ; 9.283  ; Rise       ; clk             ;
; MD_CLR               ; clk        ; 9.152  ; 9.152  ; Rise       ; clk             ;
; MD_IN_SEL            ; clk        ; 8.783  ; 8.783  ; Rise       ; clk             ;
; MD_LOAD              ; clk        ; 8.162  ; 8.162  ; Rise       ; clk             ;
; PC_CLR_HI            ; clk        ; 8.228  ; 8.228  ; Rise       ; clk             ;
; PC_CLR_LO            ; clk        ; 6.931  ; 6.931  ; Rise       ; clk             ;
; PC_LOAD_HI           ; clk        ; 8.741  ; 8.741  ; Rise       ; clk             ;
; PC_LOAD_LO           ; clk        ; 7.136  ; 7.136  ; Rise       ; clk             ;
; clk                  ; clk        ; 3.909  ; 3.909  ; Rise       ; clk             ;
; mem_data_bus_in[*]   ; clk        ; 9.758  ; 9.758  ; Rise       ; clk             ;
;  mem_data_bus_in[0]  ; clk        ; 7.497  ; 7.497  ; Rise       ; clk             ;
;  mem_data_bus_in[1]  ; clk        ; 8.687  ; 8.687  ; Rise       ; clk             ;
;  mem_data_bus_in[2]  ; clk        ; 7.459  ; 7.459  ; Rise       ; clk             ;
;  mem_data_bus_in[3]  ; clk        ; 6.930  ; 6.930  ; Rise       ; clk             ;
;  mem_data_bus_in[4]  ; clk        ; 8.115  ; 8.115  ; Rise       ; clk             ;
;  mem_data_bus_in[5]  ; clk        ; 7.512  ; 7.512  ; Rise       ; clk             ;
;  mem_data_bus_in[6]  ; clk        ; 9.758  ; 9.758  ; Rise       ; clk             ;
;  mem_data_bus_in[7]  ; clk        ; 7.499  ; 7.499  ; Rise       ; clk             ;
;  mem_data_bus_in[8]  ; clk        ; 7.608  ; 7.608  ; Rise       ; clk             ;
;  mem_data_bus_in[9]  ; clk        ; 2.567  ; 2.567  ; Rise       ; clk             ;
;  mem_data_bus_in[10] ; clk        ; 2.017  ; 2.017  ; Rise       ; clk             ;
;  mem_data_bus_in[11] ; clk        ; 8.150  ; 8.150  ; Rise       ; clk             ;
; not_reset            ; clk        ; 10.010 ; 10.010 ; Rise       ; clk             ;
; top_bus[*]           ; clk        ; 9.688  ; 9.688  ; Rise       ; clk             ;
;  top_bus[0]          ; clk        ; 8.034  ; 8.034  ; Rise       ; clk             ;
;  top_bus[1]          ; clk        ; 9.688  ; 9.688  ; Rise       ; clk             ;
;  top_bus[2]          ; clk        ; 8.137  ; 8.137  ; Rise       ; clk             ;
;  top_bus[3]          ; clk        ; 7.224  ; 7.224  ; Rise       ; clk             ;
;  top_bus[4]          ; clk        ; 7.958  ; 7.958  ; Rise       ; clk             ;
;  top_bus[5]          ; clk        ; 8.703  ; 8.703  ; Rise       ; clk             ;
;  top_bus[6]          ; clk        ; 9.048  ; 9.048  ; Rise       ; clk             ;
;  top_bus[7]          ; clk        ; 8.407  ; 8.407  ; Rise       ; clk             ;
;  top_bus[8]          ; clk        ; 8.263  ; 8.263  ; Rise       ; clk             ;
;  top_bus[9]          ; clk        ; 8.229  ; 8.229  ; Rise       ; clk             ;
;  top_bus[10]         ; clk        ; 3.755  ; 3.755  ; Rise       ; clk             ;
;  top_bus[11]         ; clk        ; 8.633  ; 8.633  ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_link_output      ; clk        ; -5.875 ; -5.875 ; Rise       ; clk             ;
; LINK_LOAD            ; clk        ; -6.268 ; -6.268 ; Rise       ; clk             ;
; MA_CLR_HI            ; clk        ; -6.246 ; -6.246 ; Rise       ; clk             ;
; MA_CLR_LO            ; clk        ; -6.764 ; -6.764 ; Rise       ; clk             ;
; MA_LOAD_HI           ; clk        ; -6.739 ; -6.739 ; Rise       ; clk             ;
; MA_LOAD_LO           ; clk        ; -6.234 ; -6.234 ; Rise       ; clk             ;
; MD_CLR               ; clk        ; -6.318 ; -6.318 ; Rise       ; clk             ;
; MD_IN_SEL            ; clk        ; -5.741 ; -5.741 ; Rise       ; clk             ;
; MD_LOAD              ; clk        ; -5.269 ; -5.269 ; Rise       ; clk             ;
; PC_CLR_HI            ; clk        ; -5.864 ; -5.864 ; Rise       ; clk             ;
; PC_CLR_LO            ; clk        ; -5.586 ; -5.586 ; Rise       ; clk             ;
; PC_LOAD_HI           ; clk        ; -6.028 ; -6.028 ; Rise       ; clk             ;
; PC_LOAD_LO           ; clk        ; -5.195 ; -5.195 ; Rise       ; clk             ;
; clk                  ; clk        ; -0.169 ; -0.169 ; Rise       ; clk             ;
; mem_data_bus_in[*]   ; clk        ; -0.807 ; -0.807 ; Rise       ; clk             ;
;  mem_data_bus_in[0]  ; clk        ; -6.010 ; -6.010 ; Rise       ; clk             ;
;  mem_data_bus_in[1]  ; clk        ; -7.375 ; -7.375 ; Rise       ; clk             ;
;  mem_data_bus_in[2]  ; clk        ; -6.019 ; -6.019 ; Rise       ; clk             ;
;  mem_data_bus_in[3]  ; clk        ; -5.672 ; -5.672 ; Rise       ; clk             ;
;  mem_data_bus_in[4]  ; clk        ; -6.522 ; -6.522 ; Rise       ; clk             ;
;  mem_data_bus_in[5]  ; clk        ; -5.787 ; -5.787 ; Rise       ; clk             ;
;  mem_data_bus_in[6]  ; clk        ; -8.212 ; -8.212 ; Rise       ; clk             ;
;  mem_data_bus_in[7]  ; clk        ; -6.018 ; -6.018 ; Rise       ; clk             ;
;  mem_data_bus_in[8]  ; clk        ; -5.927 ; -5.927 ; Rise       ; clk             ;
;  mem_data_bus_in[9]  ; clk        ; -1.061 ; -1.061 ; Rise       ; clk             ;
;  mem_data_bus_in[10] ; clk        ; -0.807 ; -0.807 ; Rise       ; clk             ;
;  mem_data_bus_in[11] ; clk        ; -5.770 ; -5.770 ; Rise       ; clk             ;
; not_reset            ; clk        ; -5.216 ; -5.216 ; Rise       ; clk             ;
; top_bus[*]           ; clk        ; -1.013 ; -1.013 ; Rise       ; clk             ;
;  top_bus[0]          ; clk        ; -6.000 ; -6.000 ; Rise       ; clk             ;
;  top_bus[1]          ; clk        ; -6.897 ; -6.897 ; Rise       ; clk             ;
;  top_bus[2]          ; clk        ; -6.333 ; -6.333 ; Rise       ; clk             ;
;  top_bus[3]          ; clk        ; -5.828 ; -5.828 ; Rise       ; clk             ;
;  top_bus[4]          ; clk        ; -5.727 ; -5.727 ; Rise       ; clk             ;
;  top_bus[5]          ; clk        ; -6.323 ; -6.323 ; Rise       ; clk             ;
;  top_bus[6]          ; clk        ; -6.451 ; -6.451 ; Rise       ; clk             ;
;  top_bus[7]          ; clk        ; -6.385 ; -6.385 ; Rise       ; clk             ;
;  top_bus[8]          ; clk        ; -5.996 ; -5.996 ; Rise       ; clk             ;
;  top_bus[9]          ; clk        ; -6.029 ; -6.029 ; Rise       ; clk             ;
;  top_bus[10]         ; clk        ; -1.013 ; -1.013 ; Rise       ; clk             ;
;  top_bus[11]         ; clk        ; -6.106 ; -6.106 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+--------------------------+------------+--------+--------+------------+-----------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------------+------------+--------+--------+------------+-----------------+
; LINK_VALUE               ; clk        ; 8.840  ; 8.840  ; Rise       ; clk             ;
; mem_addr_bus_out[*]      ; clk        ; 9.034  ; 9.034  ; Rise       ; clk             ;
;  mem_addr_bus_out[0]     ; clk        ; 7.670  ; 7.670  ; Rise       ; clk             ;
;  mem_addr_bus_out[1]     ; clk        ; 9.034  ; 9.034  ; Rise       ; clk             ;
;  mem_addr_bus_out[2]     ; clk        ; 8.242  ; 8.242  ; Rise       ; clk             ;
;  mem_addr_bus_out[3]     ; clk        ; 8.518  ; 8.518  ; Rise       ; clk             ;
;  mem_addr_bus_out[4]     ; clk        ; 7.824  ; 7.824  ; Rise       ; clk             ;
;  mem_addr_bus_out[5]     ; clk        ; 7.390  ; 7.390  ; Rise       ; clk             ;
;  mem_addr_bus_out[6]     ; clk        ; 7.348  ; 7.348  ; Rise       ; clk             ;
;  mem_addr_bus_out[7]     ; clk        ; 8.349  ; 8.349  ; Rise       ; clk             ;
;  mem_addr_bus_out[8]     ; clk        ; 6.991  ; 6.991  ; Rise       ; clk             ;
;  mem_addr_bus_out[9]     ; clk        ; 8.064  ; 8.064  ; Rise       ; clk             ;
;  mem_addr_bus_out[10]    ; clk        ; 8.018  ; 8.018  ; Rise       ; clk             ;
;  mem_addr_bus_out[11]    ; clk        ; 6.982  ; 6.982  ; Rise       ; clk             ;
; mem_data_bus_out[*]      ; clk        ; 8.644  ; 8.644  ; Rise       ; clk             ;
;  mem_data_bus_out[0]     ; clk        ; 7.377  ; 7.377  ; Rise       ; clk             ;
;  mem_data_bus_out[1]     ; clk        ; 8.018  ; 8.018  ; Rise       ; clk             ;
;  mem_data_bus_out[2]     ; clk        ; 8.049  ; 8.049  ; Rise       ; clk             ;
;  mem_data_bus_out[3]     ; clk        ; 6.977  ; 6.977  ; Rise       ; clk             ;
;  mem_data_bus_out[4]     ; clk        ; 7.986  ; 7.986  ; Rise       ; clk             ;
;  mem_data_bus_out[5]     ; clk        ; 6.974  ; 6.974  ; Rise       ; clk             ;
;  mem_data_bus_out[6]     ; clk        ; 6.743  ; 6.743  ; Rise       ; clk             ;
;  mem_data_bus_out[7]     ; clk        ; 6.927  ; 6.927  ; Rise       ; clk             ;
;  mem_data_bus_out[8]     ; clk        ; 7.035  ; 7.035  ; Rise       ; clk             ;
;  mem_data_bus_out[9]     ; clk        ; 6.995  ; 6.995  ; Rise       ; clk             ;
;  mem_data_bus_out[10]    ; clk        ; 6.968  ; 6.968  ; Rise       ; clk             ;
;  mem_data_bus_out[11]    ; clk        ; 8.644  ; 8.644  ; Rise       ; clk             ;
; register_output_bus[*]   ; clk        ; 11.378 ; 11.378 ; Rise       ; clk             ;
;  register_output_bus[0]  ; clk        ; 10.950 ; 10.950 ; Rise       ; clk             ;
;  register_output_bus[1]  ; clk        ; 10.776 ; 10.776 ; Rise       ; clk             ;
;  register_output_bus[2]  ; clk        ; 11.247 ; 11.247 ; Rise       ; clk             ;
;  register_output_bus[3]  ; clk        ; 9.209  ; 9.209  ; Rise       ; clk             ;
;  register_output_bus[4]  ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
;  register_output_bus[5]  ; clk        ; 11.211 ; 11.211 ; Rise       ; clk             ;
;  register_output_bus[6]  ; clk        ; 10.505 ; 10.505 ; Rise       ; clk             ;
;  register_output_bus[7]  ; clk        ; 11.378 ; 11.378 ; Rise       ; clk             ;
;  register_output_bus[8]  ; clk        ; 9.412  ; 9.412  ; Rise       ; clk             ;
;  register_output_bus[9]  ; clk        ; 10.877 ; 10.877 ; Rise       ; clk             ;
;  register_output_bus[10] ; clk        ; 10.638 ; 10.638 ; Rise       ; clk             ;
;  register_output_bus[11] ; clk        ; 10.576 ; 10.576 ; Rise       ; clk             ;
+--------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; LINK_VALUE               ; clk        ; 8.840 ; 8.840 ; Rise       ; clk             ;
; mem_addr_bus_out[*]      ; clk        ; 6.982 ; 6.982 ; Rise       ; clk             ;
;  mem_addr_bus_out[0]     ; clk        ; 7.670 ; 7.670 ; Rise       ; clk             ;
;  mem_addr_bus_out[1]     ; clk        ; 9.034 ; 9.034 ; Rise       ; clk             ;
;  mem_addr_bus_out[2]     ; clk        ; 8.242 ; 8.242 ; Rise       ; clk             ;
;  mem_addr_bus_out[3]     ; clk        ; 8.518 ; 8.518 ; Rise       ; clk             ;
;  mem_addr_bus_out[4]     ; clk        ; 7.824 ; 7.824 ; Rise       ; clk             ;
;  mem_addr_bus_out[5]     ; clk        ; 7.390 ; 7.390 ; Rise       ; clk             ;
;  mem_addr_bus_out[6]     ; clk        ; 7.348 ; 7.348 ; Rise       ; clk             ;
;  mem_addr_bus_out[7]     ; clk        ; 8.349 ; 8.349 ; Rise       ; clk             ;
;  mem_addr_bus_out[8]     ; clk        ; 6.991 ; 6.991 ; Rise       ; clk             ;
;  mem_addr_bus_out[9]     ; clk        ; 8.064 ; 8.064 ; Rise       ; clk             ;
;  mem_addr_bus_out[10]    ; clk        ; 8.018 ; 8.018 ; Rise       ; clk             ;
;  mem_addr_bus_out[11]    ; clk        ; 6.982 ; 6.982 ; Rise       ; clk             ;
; mem_data_bus_out[*]      ; clk        ; 6.743 ; 6.743 ; Rise       ; clk             ;
;  mem_data_bus_out[0]     ; clk        ; 7.377 ; 7.377 ; Rise       ; clk             ;
;  mem_data_bus_out[1]     ; clk        ; 8.018 ; 8.018 ; Rise       ; clk             ;
;  mem_data_bus_out[2]     ; clk        ; 8.049 ; 8.049 ; Rise       ; clk             ;
;  mem_data_bus_out[3]     ; clk        ; 6.977 ; 6.977 ; Rise       ; clk             ;
;  mem_data_bus_out[4]     ; clk        ; 7.986 ; 7.986 ; Rise       ; clk             ;
;  mem_data_bus_out[5]     ; clk        ; 6.974 ; 6.974 ; Rise       ; clk             ;
;  mem_data_bus_out[6]     ; clk        ; 6.743 ; 6.743 ; Rise       ; clk             ;
;  mem_data_bus_out[7]     ; clk        ; 6.927 ; 6.927 ; Rise       ; clk             ;
;  mem_data_bus_out[8]     ; clk        ; 7.035 ; 7.035 ; Rise       ; clk             ;
;  mem_data_bus_out[9]     ; clk        ; 6.995 ; 6.995 ; Rise       ; clk             ;
;  mem_data_bus_out[10]    ; clk        ; 6.968 ; 6.968 ; Rise       ; clk             ;
;  mem_data_bus_out[11]    ; clk        ; 8.644 ; 8.644 ; Rise       ; clk             ;
; register_output_bus[*]   ; clk        ; 7.673 ; 7.673 ; Rise       ; clk             ;
;  register_output_bus[0]  ; clk        ; 9.424 ; 9.424 ; Rise       ; clk             ;
;  register_output_bus[1]  ; clk        ; 9.182 ; 9.182 ; Rise       ; clk             ;
;  register_output_bus[2]  ; clk        ; 9.494 ; 9.494 ; Rise       ; clk             ;
;  register_output_bus[3]  ; clk        ; 8.525 ; 8.525 ; Rise       ; clk             ;
;  register_output_bus[4]  ; clk        ; 8.843 ; 8.843 ; Rise       ; clk             ;
;  register_output_bus[5]  ; clk        ; 9.590 ; 9.590 ; Rise       ; clk             ;
;  register_output_bus[6]  ; clk        ; 9.813 ; 9.813 ; Rise       ; clk             ;
;  register_output_bus[7]  ; clk        ; 9.477 ; 9.477 ; Rise       ; clk             ;
;  register_output_bus[8]  ; clk        ; 7.673 ; 7.673 ; Rise       ; clk             ;
;  register_output_bus[9]  ; clk        ; 9.563 ; 9.563 ; Rise       ; clk             ;
;  register_output_bus[10] ; clk        ; 8.994 ; 8.994 ; Rise       ; clk             ;
;  register_output_bus[11] ; clk        ; 9.930 ; 9.930 ; Rise       ; clk             ;
+--------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+------------+-------------------------+--------+--------+--------+--------+
; Input Port ; Output Port             ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------------------+--------+--------+--------+--------+
; MA_BUS_SEL ; register_output_bus[0]  ; 10.132 ; 9.279  ; 9.279  ; 10.132 ;
; MA_BUS_SEL ; register_output_bus[1]  ; 9.363  ; 9.363  ; 9.363  ; 9.363  ;
; MA_BUS_SEL ; register_output_bus[2]  ; 10.070 ; 10.070 ; 10.070 ; 10.070 ;
; MA_BUS_SEL ; register_output_bus[3]  ; 8.788  ; 8.639  ; 8.639  ; 8.788  ;
; MA_BUS_SEL ; register_output_bus[4]  ; 9.715  ; 9.715  ; 9.715  ; 9.715  ;
; MA_BUS_SEL ; register_output_bus[5]  ; 9.992  ; 9.741  ; 9.741  ; 9.992  ;
; MA_BUS_SEL ; register_output_bus[6]  ; 9.877  ; 9.449  ; 9.449  ; 9.877  ;
; MA_BUS_SEL ; register_output_bus[7]  ; 10.794 ; 9.860  ; 9.860  ; 10.794 ;
; MA_BUS_SEL ; register_output_bus[8]  ; 8.676  ; 8.676  ; 8.676  ; 8.676  ;
; MA_BUS_SEL ; register_output_bus[9]  ; 9.732  ; 9.732  ; 9.732  ; 9.732  ;
; MA_BUS_SEL ; register_output_bus[10] ; 9.437  ; 9.383  ; 9.383  ; 9.437  ;
; MA_BUS_SEL ; register_output_bus[11] ; 9.723  ; 9.723  ; 9.723  ; 9.723  ;
; MD_BUS_SEL ; register_output_bus[0]  ; 10.091 ; 9.416  ; 9.416  ; 10.091 ;
; MD_BUS_SEL ; register_output_bus[1]  ; 9.217  ; 8.952  ; 8.952  ; 9.217  ;
; MD_BUS_SEL ; register_output_bus[2]  ; 9.916  ; 9.652  ; 9.652  ; 9.916  ;
; MD_BUS_SEL ; register_output_bus[3]  ; 8.747  ; 8.341  ; 8.341  ; 8.747  ;
; MD_BUS_SEL ; register_output_bus[4]  ; 9.523  ; 9.273  ; 9.273  ; 9.523  ;
; MD_BUS_SEL ; register_output_bus[5]  ; 9.951  ; 9.330  ; 9.330  ; 9.951  ;
; MD_BUS_SEL ; register_output_bus[6]  ; 9.836  ; 9.500  ; 9.500  ; 9.836  ;
; MD_BUS_SEL ; register_output_bus[7]  ; 10.753 ; 9.421  ; 9.421  ; 10.753 ;
; MD_BUS_SEL ; register_output_bus[8]  ; 8.586  ; 8.349  ; 8.349  ; 8.586  ;
; MD_BUS_SEL ; register_output_bus[9]  ; 9.185  ; 9.319  ; 9.319  ; 9.185  ;
; MD_BUS_SEL ; register_output_bus[10] ; 9.396  ; 9.524  ; 9.524  ; 9.396  ;
; MD_BUS_SEL ; register_output_bus[11] ; 9.164  ; 9.312  ; 9.312  ; 9.164  ;
; PC_BUS_SEL ; register_output_bus[0]  ; 13.060 ;        ;        ; 13.060 ;
; PC_BUS_SEL ; register_output_bus[1]  ; 12.759 ;        ;        ; 12.759 ;
; PC_BUS_SEL ; register_output_bus[2]  ; 13.465 ;        ;        ; 13.465 ;
; PC_BUS_SEL ; register_output_bus[3]  ; 12.169 ;        ;        ; 12.169 ;
; PC_BUS_SEL ; register_output_bus[4]  ; 13.068 ;        ;        ; 13.068 ;
; PC_BUS_SEL ; register_output_bus[5]  ; 13.497 ;        ;        ; 13.497 ;
; PC_BUS_SEL ; register_output_bus[6]  ; 13.376 ;        ;        ; 13.376 ;
; PC_BUS_SEL ; register_output_bus[7]  ; 13.968 ;        ;        ; 13.968 ;
; PC_BUS_SEL ; register_output_bus[8]  ; 12.176 ;        ;        ; 12.176 ;
; PC_BUS_SEL ; register_output_bus[9]  ; 13.128 ;        ;        ; 13.128 ;
; PC_BUS_SEL ; register_output_bus[10] ; 12.945 ;        ;        ; 12.945 ;
; PC_BUS_SEL ; register_output_bus[11] ; 13.114 ;        ;        ; 13.114 ;
+------------+-------------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+------------+-------------------------+--------+--------+--------+--------+
; Input Port ; Output Port             ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------------------+--------+--------+--------+--------+
; MA_BUS_SEL ; register_output_bus[0]  ; 9.279  ; 9.279  ; 9.279  ; 9.279  ;
; MA_BUS_SEL ; register_output_bus[1]  ; 9.258  ; 9.363  ; 9.363  ; 9.258  ;
; MA_BUS_SEL ; register_output_bus[2]  ; 9.957  ; 10.070 ; 10.070 ; 9.957  ;
; MA_BUS_SEL ; register_output_bus[3]  ; 8.639  ; 8.639  ; 8.639  ; 8.639  ;
; MA_BUS_SEL ; register_output_bus[4]  ; 9.564  ; 9.715  ; 9.715  ; 9.564  ;
; MA_BUS_SEL ; register_output_bus[5]  ; 9.741  ; 9.741  ; 9.741  ; 9.741  ;
; MA_BUS_SEL ; register_output_bus[6]  ; 9.449  ; 9.449  ; 9.449  ; 9.449  ;
; MA_BUS_SEL ; register_output_bus[7]  ; 9.860  ; 9.860  ; 9.860  ; 9.860  ;
; MA_BUS_SEL ; register_output_bus[8]  ; 8.627  ; 8.676  ; 8.676  ; 8.627  ;
; MA_BUS_SEL ; register_output_bus[9]  ; 9.226  ; 9.732  ; 9.732  ; 9.226  ;
; MA_BUS_SEL ; register_output_bus[10] ; 9.383  ; 9.383  ; 9.383  ; 9.383  ;
; MA_BUS_SEL ; register_output_bus[11] ; 9.205  ; 9.723  ; 9.723  ; 9.205  ;
; MD_BUS_SEL ; register_output_bus[0]  ; 10.091 ; 9.416  ; 9.416  ; 10.091 ;
; MD_BUS_SEL ; register_output_bus[1]  ; 9.217  ; 8.952  ; 8.952  ; 9.217  ;
; MD_BUS_SEL ; register_output_bus[2]  ; 9.916  ; 9.652  ; 9.652  ; 9.916  ;
; MD_BUS_SEL ; register_output_bus[3]  ; 8.747  ; 8.341  ; 8.341  ; 8.747  ;
; MD_BUS_SEL ; register_output_bus[4]  ; 9.523  ; 9.273  ; 9.273  ; 9.523  ;
; MD_BUS_SEL ; register_output_bus[5]  ; 9.951  ; 9.330  ; 9.330  ; 9.951  ;
; MD_BUS_SEL ; register_output_bus[6]  ; 9.836  ; 9.500  ; 9.500  ; 9.836  ;
; MD_BUS_SEL ; register_output_bus[7]  ; 10.753 ; 9.421  ; 9.421  ; 10.753 ;
; MD_BUS_SEL ; register_output_bus[8]  ; 8.586  ; 8.349  ; 8.349  ; 8.586  ;
; MD_BUS_SEL ; register_output_bus[9]  ; 9.185  ; 9.319  ; 9.319  ; 9.185  ;
; MD_BUS_SEL ; register_output_bus[10] ; 9.396  ; 9.524  ; 9.524  ; 9.396  ;
; MD_BUS_SEL ; register_output_bus[11] ; 9.164  ; 9.312  ; 9.312  ; 9.164  ;
; PC_BUS_SEL ; register_output_bus[0]  ; 13.060 ;        ;        ; 13.060 ;
; PC_BUS_SEL ; register_output_bus[1]  ; 12.759 ;        ;        ; 12.759 ;
; PC_BUS_SEL ; register_output_bus[2]  ; 13.465 ;        ;        ; 13.465 ;
; PC_BUS_SEL ; register_output_bus[3]  ; 12.169 ;        ;        ; 12.169 ;
; PC_BUS_SEL ; register_output_bus[4]  ; 13.068 ;        ;        ; 13.068 ;
; PC_BUS_SEL ; register_output_bus[5]  ; 13.497 ;        ;        ; 13.497 ;
; PC_BUS_SEL ; register_output_bus[6]  ; 13.376 ;        ;        ; 13.376 ;
; PC_BUS_SEL ; register_output_bus[7]  ; 13.968 ;        ;        ; 13.968 ;
; PC_BUS_SEL ; register_output_bus[8]  ; 12.176 ;        ;        ; 12.176 ;
; PC_BUS_SEL ; register_output_bus[9]  ; 13.128 ;        ;        ; 13.128 ;
; PC_BUS_SEL ; register_output_bus[10] ; 12.945 ;        ;        ; 12.945 ;
; PC_BUS_SEL ; register_output_bus[11] ; 13.114 ;        ;        ; 13.114 ;
+------------+-------------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.744 ; -8.405        ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -0.154 ; -0.979        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.380 ; -1.380                ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.744 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.764      ;
; -0.616 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.309      ; 1.445      ;
; -0.561 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.500        ; 1.304      ; 1.592      ;
; -0.446 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.696      ;
; -0.437 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.244      ; 1.668      ;
; -0.403 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.767      ;
; -0.379 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; -0.368 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.254      ; 1.486      ;
; -0.314 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.228      ; 1.292      ;
; -0.308 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.500        ; 1.291      ; 1.716      ;
; -0.303 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.796      ;
; -0.293 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.747      ;
; -0.290 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.759      ;
; -0.283 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.770      ;
; -0.279 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.756      ;
; -0.265 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.000      ; 0.799      ;
; -0.252 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.301      ; 1.585      ;
; -0.250 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.231      ; 1.484      ;
; -0.239 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.241      ; 1.473      ;
; -0.238 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.241      ; 1.456      ;
; -0.232 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.243      ; 1.549      ;
; -0.219 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.299      ; 1.540      ;
; -0.217 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.240      ; 1.426      ;
; -0.216 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.746      ;
; -0.215 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.756      ;
; -0.214 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.831      ;
; -0.189 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.292      ; 1.428      ;
; -0.185 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.798      ;
; -0.183 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.726      ;
; -0.179 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.794      ;
; -0.176 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.248      ; 1.498      ;
; -0.176 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.294      ; 1.504      ;
; -0.167 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.296      ; 1.431      ;
; -0.162 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.665      ;
; -0.160 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.251      ; 1.491      ;
; -0.159 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.606      ;
; -0.153 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.761      ;
; -0.151 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.309      ; 1.490      ;
; -0.147 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.295      ; 1.483      ;
; -0.146 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.720      ;
; -0.142 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.610      ;
; -0.139 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.297      ; 1.541      ;
; -0.138 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.720      ;
; -0.136 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.307      ; 1.486      ;
; -0.130 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.704      ;
; -0.128 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.772      ;
; -0.127 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.703      ;
; -0.125 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.647      ;
; -0.119 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.697      ;
; -0.116 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.309      ; 1.445      ;
; -0.114 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.694      ;
; -0.110 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.249      ; 1.433      ;
; -0.097 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.500        ; 1.296      ; 1.428      ;
; -0.092 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.752      ;
; -0.090 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.242      ; 1.476      ;
; -0.088 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.746      ;
; -0.081 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.309      ; 1.431      ;
; -0.079 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.653      ;
; -0.079 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 0.737      ;
; -0.078 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.300      ; 1.332      ;
; -0.073 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.608      ;
; -0.067 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.599      ;
; -0.065 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.305      ; 1.483      ;
; -0.062 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.251      ; 1.473      ;
; -0.061 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 1.304      ; 1.592      ;
; -0.053 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.308      ; 1.476      ;
; -0.049 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.654      ;
; -0.046 ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 0.000      ; 0.587      ;
; -0.040 ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.261      ; 1.379      ;
; -0.036 ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.292      ; 1.436      ;
; 0.017  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.260      ; 1.325      ;
; 0.029  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.262      ; 1.309      ;
; 0.039  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.260      ; 1.379      ;
; 0.045  ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 0.000      ; 0.487      ;
; 0.063  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.244      ; 1.668      ;
; 0.066  ; clk                                                                              ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.500        ; 1.299      ; 1.265      ;
; 0.077  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 1.230      ; 1.311      ;
; 0.132  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.254      ; 1.486      ;
; 0.186  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.228      ; 1.292      ;
; 0.192  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 1.000        ; 1.291      ; 1.716      ;
; 0.248  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.301      ; 1.585      ;
; 0.250  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.231      ; 1.484      ;
; 0.261  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.241      ; 1.473      ;
; 0.262  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.241      ; 1.456      ;
; 0.268  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.243      ; 1.549      ;
; 0.281  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.299      ; 1.540      ;
; 0.283  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.240      ; 1.426      ;
; 0.311  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.292      ; 1.428      ;
; 0.324  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.294      ; 1.504      ;
; 0.324  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.248      ; 1.498      ;
; 0.333  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.296      ; 1.431      ;
; 0.340  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.251      ; 1.491      ;
; 0.349  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.309      ; 1.490      ;
; 0.353  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.295      ; 1.483      ;
; 0.361  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.297      ; 1.541      ;
; 0.364  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.307      ; 1.486      ;
; 0.390  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.249      ; 1.433      ;
; 0.403  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 1.000        ; 1.296      ; 1.428      ;
; 0.410  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.242      ; 1.476      ;
; 0.419  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 1.309      ; 1.431      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.154 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.292      ; 1.138      ;
; -0.148 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.296      ; 1.148      ;
; -0.147 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.296      ; 1.149      ;
; -0.130 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.295      ; 1.165      ;
; -0.128 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.297      ; 1.169      ;
; -0.123 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 1.291      ; 1.168      ;
; -0.036 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.301      ; 1.265      ;
; -0.034 ; clk                                                                              ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 1.299      ; 1.265      ;
; -0.029 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.231      ; 1.202      ;
; -0.026 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.243      ; 1.217      ;
; -0.024 ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.244      ; 1.220      ;
; 0.011  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 1.299      ; 1.310      ;
; 0.016  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 1.304      ; 1.320      ;
; 0.032  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.300      ; 1.332      ;
; 0.047  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.262      ; 1.309      ;
; 0.064  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.228      ; 1.292      ;
; 0.065  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.260      ; 1.325      ;
; 0.081  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.230      ; 1.311      ;
; 0.118  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.261      ; 1.379      ;
; 0.119  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.260      ; 1.379      ;
; 0.122  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.309      ; 1.431      ;
; 0.136  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.309      ; 1.445      ;
; 0.144  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.292      ; 1.436      ;
; 0.168  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.308      ; 1.476      ;
; 0.178  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.305      ; 1.483      ;
; 0.179  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.307      ; 1.486      ;
; 0.181  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.309      ; 1.490      ;
; 0.184  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.249      ; 1.433      ;
; 0.186  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.240      ; 1.426      ;
; 0.210  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.294      ; 1.504      ;
; 0.215  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 1.241      ; 1.456      ;
; 0.222  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.251      ; 1.473      ;
; 0.232  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.254      ; 1.486      ;
; 0.232  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.241      ; 1.473      ;
; 0.234  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.242      ; 1.476      ;
; 0.240  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.251      ; 1.491      ;
; 0.250  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 1.248      ; 1.498      ;
; 0.326  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.326      ;
; 0.332  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.332      ;
; 0.333  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.333      ;
; 0.340  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.340      ;
; 0.346  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.292      ; 1.138      ;
; 0.352  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.296      ; 1.148      ;
; 0.353  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.296      ; 1.149      ;
; 0.370  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.295      ; 1.165      ;
; 0.372  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.297      ; 1.169      ;
; 0.377  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; -0.500       ; 1.291      ; 1.168      ;
; 0.379  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.379      ;
; 0.381  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.381      ;
; 0.392  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.416  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.416      ;
; 0.448  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.448      ;
; 0.451  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.451      ;
; 0.456  ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; 0.000        ; 0.000      ; 0.456      ;
; 0.464  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.301      ; 1.265      ;
; 0.466  ; clk                                                                              ; register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1       ; clk          ; clk         ; -0.500       ; 1.299      ; 1.265      ;
; 0.471  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.231      ; 1.202      ;
; 0.474  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.243      ; 1.217      ;
; 0.476  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.244      ; 1.220      ;
; 0.486  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.486      ;
; 0.508  ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1        ; clk          ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.511  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1        ; clk          ; clk         ; -0.500       ; 1.299      ; 1.310      ;
; 0.516  ; clk                                                                              ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1       ; clk          ; clk         ; -0.500       ; 1.304      ; 1.320      ;
; 0.532  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.300      ; 1.332      ;
; 0.547  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.262      ; 1.309      ;
; 0.564  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.228      ; 1.292      ;
; 0.565  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.260      ; 1.325      ;
; 0.579  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.579      ;
; 0.581  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.230      ; 1.311      ;
; 0.586  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.586      ;
; 0.593  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.593      ;
; 0.594  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.594      ;
; 0.598  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.598      ;
; 0.604  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.604      ;
; 0.618  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.261      ; 1.379      ;
; 0.619  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.619      ;
; 0.619  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.260      ; 1.379      ;
; 0.622  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.309      ; 1.431      ;
; 0.635  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.635      ;
; 0.636  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.309      ; 1.445      ;
; 0.640  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.640      ;
; 0.644  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.292      ; 1.436      ;
; 0.649  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.649      ;
; 0.650  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.650      ;
; 0.660  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.668  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.308      ; 1.476      ;
; 0.674  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.674      ;
; 0.676  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.676      ;
; 0.678  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.305      ; 1.483      ;
; 0.679  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.307      ; 1.486      ;
; 0.681  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.309      ; 1.490      ;
; 0.682  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.682      ;
; 0.684  ; clk                                                                              ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.249      ; 1.433      ;
; 0.685  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.685      ;
; 0.686  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 1.240      ; 1.426      ;
; 0.692  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.692      ;
; 0.694  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.702  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.702      ;
; 0.704  ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.710  ; clk                                                                              ; register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 1.294      ; 1.504      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; LINK_register|ms_jk_ff_0|nand_5|output~1|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; LINK_register|ms_jk_ff_0|nand_5|output~1|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_1|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_1|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_6|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_6|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MA_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MA_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_0|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_10|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_11|nand_5|output~1|datac                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_2|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_3|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_5|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_5|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_7|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_8|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MD_register|ms_jk_ff_9|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MD_register|ms_jk_ff_9|nand_5|output~1|datac                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_0|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_0|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_10|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_10|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_11|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_11|nand_5|output~1|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_1|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_2|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_2|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_3|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_3|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_4|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_5|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_6|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_7|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_7|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_8|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_8|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; PC_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; PC_register|ms_jk_ff_9|nand_5|output~1|datad                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ALU_link_output      ; clk        ; 3.131 ; 3.131 ; Rise       ; clk             ;
; LINK_LOAD            ; clk        ; 3.266 ; 3.266 ; Rise       ; clk             ;
; MA_CLR_HI            ; clk        ; 3.462 ; 3.462 ; Rise       ; clk             ;
; MA_CLR_LO            ; clk        ; 3.948 ; 3.948 ; Rise       ; clk             ;
; MA_LOAD_HI           ; clk        ; 3.667 ; 3.667 ; Rise       ; clk             ;
; MA_LOAD_LO           ; clk        ; 3.837 ; 3.837 ; Rise       ; clk             ;
; MD_CLR               ; clk        ; 3.766 ; 3.766 ; Rise       ; clk             ;
; MD_IN_SEL            ; clk        ; 3.627 ; 3.627 ; Rise       ; clk             ;
; MD_LOAD              ; clk        ; 3.390 ; 3.390 ; Rise       ; clk             ;
; PC_CLR_HI            ; clk        ; 3.397 ; 3.397 ; Rise       ; clk             ;
; PC_CLR_LO            ; clk        ; 2.943 ; 2.943 ; Rise       ; clk             ;
; PC_LOAD_HI           ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
; PC_LOAD_LO           ; clk        ; 3.017 ; 3.017 ; Rise       ; clk             ;
; clk                  ; clk        ; 1.116 ; 1.116 ; Rise       ; clk             ;
; mem_data_bus_in[*]   ; clk        ; 3.983 ; 3.983 ; Rise       ; clk             ;
;  mem_data_bus_in[0]  ; clk        ; 3.181 ; 3.181 ; Rise       ; clk             ;
;  mem_data_bus_in[1]  ; clk        ; 3.607 ; 3.607 ; Rise       ; clk             ;
;  mem_data_bus_in[2]  ; clk        ; 3.151 ; 3.151 ; Rise       ; clk             ;
;  mem_data_bus_in[3]  ; clk        ; 2.981 ; 2.981 ; Rise       ; clk             ;
;  mem_data_bus_in[4]  ; clk        ; 3.372 ; 3.372 ; Rise       ; clk             ;
;  mem_data_bus_in[5]  ; clk        ; 3.186 ; 3.186 ; Rise       ; clk             ;
;  mem_data_bus_in[6]  ; clk        ; 3.983 ; 3.983 ; Rise       ; clk             ;
;  mem_data_bus_in[7]  ; clk        ; 3.198 ; 3.198 ; Rise       ; clk             ;
;  mem_data_bus_in[8]  ; clk        ; 3.221 ; 3.221 ; Rise       ; clk             ;
;  mem_data_bus_in[9]  ; clk        ; 0.595 ; 0.595 ; Rise       ; clk             ;
;  mem_data_bus_in[10] ; clk        ; 0.427 ; 0.427 ; Rise       ; clk             ;
;  mem_data_bus_in[11] ; clk        ; 3.382 ; 3.382 ; Rise       ; clk             ;
; not_reset            ; clk        ; 4.027 ; 4.027 ; Rise       ; clk             ;
; top_bus[*]           ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
;  top_bus[0]          ; clk        ; 3.322 ; 3.322 ; Rise       ; clk             ;
;  top_bus[1]          ; clk        ; 3.997 ; 3.997 ; Rise       ; clk             ;
;  top_bus[2]          ; clk        ; 3.330 ; 3.330 ; Rise       ; clk             ;
;  top_bus[3]          ; clk        ; 3.047 ; 3.047 ; Rise       ; clk             ;
;  top_bus[4]          ; clk        ; 3.304 ; 3.304 ; Rise       ; clk             ;
;  top_bus[5]          ; clk        ; 3.630 ; 3.630 ; Rise       ; clk             ;
;  top_bus[6]          ; clk        ; 3.679 ; 3.679 ; Rise       ; clk             ;
;  top_bus[7]          ; clk        ; 3.481 ; 3.481 ; Rise       ; clk             ;
;  top_bus[8]          ; clk        ; 3.444 ; 3.444 ; Rise       ; clk             ;
;  top_bus[9]          ; clk        ; 3.464 ; 3.464 ; Rise       ; clk             ;
;  top_bus[10]         ; clk        ; 1.029 ; 1.029 ; Rise       ; clk             ;
;  top_bus[11]         ; clk        ; 3.580 ; 3.580 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_link_output      ; clk        ; -2.663 ; -2.663 ; Rise       ; clk             ;
; LINK_LOAD            ; clk        ; -2.798 ; -2.798 ; Rise       ; clk             ;
; MA_CLR_HI            ; clk        ; -2.822 ; -2.822 ; Rise       ; clk             ;
; MA_CLR_LO            ; clk        ; -2.968 ; -2.968 ; Rise       ; clk             ;
; MA_LOAD_HI           ; clk        ; -2.978 ; -2.978 ; Rise       ; clk             ;
; MA_LOAD_LO           ; clk        ; -2.771 ; -2.771 ; Rise       ; clk             ;
; MD_CLR               ; clk        ; -2.837 ; -2.837 ; Rise       ; clk             ;
; MD_IN_SEL            ; clk        ; -2.637 ; -2.637 ; Rise       ; clk             ;
; MD_LOAD              ; clk        ; -2.447 ; -2.447 ; Rise       ; clk             ;
; PC_CLR_HI            ; clk        ; -2.609 ; -2.609 ; Rise       ; clk             ;
; PC_CLR_LO            ; clk        ; -2.498 ; -2.498 ; Rise       ; clk             ;
; PC_LOAD_HI           ; clk        ; -2.674 ; -2.674 ; Rise       ; clk             ;
; PC_LOAD_LO           ; clk        ; -2.380 ; -2.380 ; Rise       ; clk             ;
; clk                  ; clk        ; 0.154  ; 0.154  ; Rise       ; clk             ;
; mem_data_bus_in[*]   ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  mem_data_bus_in[0]  ; clk        ; -2.713 ; -2.713 ; Rise       ; clk             ;
;  mem_data_bus_in[1]  ; clk        ; -3.181 ; -3.181 ; Rise       ; clk             ;
;  mem_data_bus_in[2]  ; clk        ; -2.692 ; -2.692 ; Rise       ; clk             ;
;  mem_data_bus_in[3]  ; clk        ; -2.586 ; -2.586 ; Rise       ; clk             ;
;  mem_data_bus_in[4]  ; clk        ; -2.859 ; -2.859 ; Rise       ; clk             ;
;  mem_data_bus_in[5]  ; clk        ; -2.633 ; -2.633 ; Rise       ; clk             ;
;  mem_data_bus_in[6]  ; clk        ; -3.486 ; -3.486 ; Rise       ; clk             ;
;  mem_data_bus_in[7]  ; clk        ; -2.733 ; -2.733 ; Rise       ; clk             ;
;  mem_data_bus_in[8]  ; clk        ; -2.689 ; -2.689 ; Rise       ; clk             ;
;  mem_data_bus_in[9]  ; clk        ; -0.117 ; -0.117 ; Rise       ; clk             ;
;  mem_data_bus_in[10] ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  mem_data_bus_in[11] ; clk        ; -2.609 ; -2.609 ; Rise       ; clk             ;
; not_reset            ; clk        ; -2.435 ; -2.435 ; Rise       ; clk             ;
; top_bus[*]           ; clk        ; -0.113 ; -0.113 ; Rise       ; clk             ;
;  top_bus[0]          ; clk        ; -2.665 ; -2.665 ; Rise       ; clk             ;
;  top_bus[1]          ; clk        ; -3.006 ; -3.006 ; Rise       ; clk             ;
;  top_bus[2]          ; clk        ; -2.753 ; -2.753 ; Rise       ; clk             ;
;  top_bus[3]          ; clk        ; -2.615 ; -2.615 ; Rise       ; clk             ;
;  top_bus[4]          ; clk        ; -2.578 ; -2.578 ; Rise       ; clk             ;
;  top_bus[5]          ; clk        ; -2.832 ; -2.832 ; Rise       ; clk             ;
;  top_bus[6]          ; clk        ; -2.828 ; -2.828 ; Rise       ; clk             ;
;  top_bus[7]          ; clk        ; -2.805 ; -2.805 ; Rise       ; clk             ;
;  top_bus[8]          ; clk        ; -2.723 ; -2.723 ; Rise       ; clk             ;
;  top_bus[9]          ; clk        ; -2.715 ; -2.715 ; Rise       ; clk             ;
;  top_bus[10]         ; clk        ; -0.113 ; -0.113 ; Rise       ; clk             ;
;  top_bus[11]         ; clk        ; -2.770 ; -2.770 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; LINK_VALUE               ; clk        ; 3.856 ; 3.856 ; Rise       ; clk             ;
; mem_addr_bus_out[*]      ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  mem_addr_bus_out[0]     ; clk        ; 3.448 ; 3.448 ; Rise       ; clk             ;
;  mem_addr_bus_out[1]     ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  mem_addr_bus_out[2]     ; clk        ; 3.645 ; 3.645 ; Rise       ; clk             ;
;  mem_addr_bus_out[3]     ; clk        ; 3.795 ; 3.795 ; Rise       ; clk             ;
;  mem_addr_bus_out[4]     ; clk        ; 3.458 ; 3.458 ; Rise       ; clk             ;
;  mem_addr_bus_out[5]     ; clk        ; 3.325 ; 3.325 ; Rise       ; clk             ;
;  mem_addr_bus_out[6]     ; clk        ; 3.329 ; 3.329 ; Rise       ; clk             ;
;  mem_addr_bus_out[7]     ; clk        ; 3.642 ; 3.642 ; Rise       ; clk             ;
;  mem_addr_bus_out[8]     ; clk        ; 3.190 ; 3.190 ; Rise       ; clk             ;
;  mem_addr_bus_out[9]     ; clk        ; 3.584 ; 3.584 ; Rise       ; clk             ;
;  mem_addr_bus_out[10]    ; clk        ; 3.529 ; 3.529 ; Rise       ; clk             ;
;  mem_addr_bus_out[11]    ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
; mem_data_bus_out[*]      ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
;  mem_data_bus_out[0]     ; clk        ; 3.344 ; 3.344 ; Rise       ; clk             ;
;  mem_data_bus_out[1]     ; clk        ; 3.613 ; 3.613 ; Rise       ; clk             ;
;  mem_data_bus_out[2]     ; clk        ; 3.660 ; 3.660 ; Rise       ; clk             ;
;  mem_data_bus_out[3]     ; clk        ; 3.185 ; 3.185 ; Rise       ; clk             ;
;  mem_data_bus_out[4]     ; clk        ; 3.587 ; 3.587 ; Rise       ; clk             ;
;  mem_data_bus_out[5]     ; clk        ; 3.184 ; 3.184 ; Rise       ; clk             ;
;  mem_data_bus_out[6]     ; clk        ; 3.102 ; 3.102 ; Rise       ; clk             ;
;  mem_data_bus_out[7]     ; clk        ; 3.180 ; 3.180 ; Rise       ; clk             ;
;  mem_data_bus_out[8]     ; clk        ; 3.203 ; 3.203 ; Rise       ; clk             ;
;  mem_data_bus_out[9]     ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  mem_data_bus_out[10]    ; clk        ; 3.237 ; 3.237 ; Rise       ; clk             ;
;  mem_data_bus_out[11]    ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
; register_output_bus[*]   ; clk        ; 4.690 ; 4.690 ; Rise       ; clk             ;
;  register_output_bus[0]  ; clk        ; 4.568 ; 4.568 ; Rise       ; clk             ;
;  register_output_bus[1]  ; clk        ; 4.493 ; 4.493 ; Rise       ; clk             ;
;  register_output_bus[2]  ; clk        ; 4.572 ; 4.572 ; Rise       ; clk             ;
;  register_output_bus[3]  ; clk        ; 3.924 ; 3.924 ; Rise       ; clk             ;
;  register_output_bus[4]  ; clk        ; 4.581 ; 4.581 ; Rise       ; clk             ;
;  register_output_bus[5]  ; clk        ; 4.568 ; 4.568 ; Rise       ; clk             ;
;  register_output_bus[6]  ; clk        ; 4.367 ; 4.367 ; Rise       ; clk             ;
;  register_output_bus[7]  ; clk        ; 4.690 ; 4.690 ; Rise       ; clk             ;
;  register_output_bus[8]  ; clk        ; 3.972 ; 3.972 ; Rise       ; clk             ;
;  register_output_bus[9]  ; clk        ; 4.460 ; 4.460 ; Rise       ; clk             ;
;  register_output_bus[10] ; clk        ; 4.446 ; 4.446 ; Rise       ; clk             ;
;  register_output_bus[11] ; clk        ; 4.323 ; 4.323 ; Rise       ; clk             ;
+--------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; LINK_VALUE               ; clk        ; 3.856 ; 3.856 ; Rise       ; clk             ;
; mem_addr_bus_out[*]      ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
;  mem_addr_bus_out[0]     ; clk        ; 3.448 ; 3.448 ; Rise       ; clk             ;
;  mem_addr_bus_out[1]     ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  mem_addr_bus_out[2]     ; clk        ; 3.645 ; 3.645 ; Rise       ; clk             ;
;  mem_addr_bus_out[3]     ; clk        ; 3.795 ; 3.795 ; Rise       ; clk             ;
;  mem_addr_bus_out[4]     ; clk        ; 3.458 ; 3.458 ; Rise       ; clk             ;
;  mem_addr_bus_out[5]     ; clk        ; 3.325 ; 3.325 ; Rise       ; clk             ;
;  mem_addr_bus_out[6]     ; clk        ; 3.329 ; 3.329 ; Rise       ; clk             ;
;  mem_addr_bus_out[7]     ; clk        ; 3.642 ; 3.642 ; Rise       ; clk             ;
;  mem_addr_bus_out[8]     ; clk        ; 3.190 ; 3.190 ; Rise       ; clk             ;
;  mem_addr_bus_out[9]     ; clk        ; 3.584 ; 3.584 ; Rise       ; clk             ;
;  mem_addr_bus_out[10]    ; clk        ; 3.529 ; 3.529 ; Rise       ; clk             ;
;  mem_addr_bus_out[11]    ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
; mem_data_bus_out[*]      ; clk        ; 3.102 ; 3.102 ; Rise       ; clk             ;
;  mem_data_bus_out[0]     ; clk        ; 3.344 ; 3.344 ; Rise       ; clk             ;
;  mem_data_bus_out[1]     ; clk        ; 3.613 ; 3.613 ; Rise       ; clk             ;
;  mem_data_bus_out[2]     ; clk        ; 3.660 ; 3.660 ; Rise       ; clk             ;
;  mem_data_bus_out[3]     ; clk        ; 3.185 ; 3.185 ; Rise       ; clk             ;
;  mem_data_bus_out[4]     ; clk        ; 3.587 ; 3.587 ; Rise       ; clk             ;
;  mem_data_bus_out[5]     ; clk        ; 3.184 ; 3.184 ; Rise       ; clk             ;
;  mem_data_bus_out[6]     ; clk        ; 3.102 ; 3.102 ; Rise       ; clk             ;
;  mem_data_bus_out[7]     ; clk        ; 3.180 ; 3.180 ; Rise       ; clk             ;
;  mem_data_bus_out[8]     ; clk        ; 3.203 ; 3.203 ; Rise       ; clk             ;
;  mem_data_bus_out[9]     ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  mem_data_bus_out[10]    ; clk        ; 3.237 ; 3.237 ; Rise       ; clk             ;
;  mem_data_bus_out[11]    ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
; register_output_bus[*]   ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  register_output_bus[0]  ; clk        ; 4.060 ; 4.060 ; Rise       ; clk             ;
;  register_output_bus[1]  ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  register_output_bus[2]  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  register_output_bus[3]  ; clk        ; 3.714 ; 3.714 ; Rise       ; clk             ;
;  register_output_bus[4]  ; clk        ; 3.760 ; 3.760 ; Rise       ; clk             ;
;  register_output_bus[5]  ; clk        ; 4.021 ; 4.021 ; Rise       ; clk             ;
;  register_output_bus[6]  ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  register_output_bus[7]  ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
;  register_output_bus[8]  ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  register_output_bus[9]  ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
;  register_output_bus[10] ; clk        ; 3.910 ; 3.910 ; Rise       ; clk             ;
;  register_output_bus[11] ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
+--------------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------+
; Propagation Delay                                                    ;
+------------+-------------------------+-------+-------+-------+-------+
; Input Port ; Output Port             ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------------------+-------+-------+-------+-------+
; MA_BUS_SEL ; register_output_bus[0]  ; 4.169 ; 3.880 ; 3.880 ; 4.169 ;
; MA_BUS_SEL ; register_output_bus[1]  ; 3.841 ; 3.841 ; 3.841 ; 3.841 ;
; MA_BUS_SEL ; register_output_bus[2]  ; 4.065 ; 4.065 ; 4.065 ; 4.065 ;
; MA_BUS_SEL ; register_output_bus[3]  ; 3.671 ; 3.613 ; 3.613 ; 3.671 ;
; MA_BUS_SEL ; register_output_bus[4]  ; 3.918 ; 3.918 ; 3.918 ; 3.918 ;
; MA_BUS_SEL ; register_output_bus[5]  ; 4.044 ; 3.967 ; 3.967 ; 4.044 ;
; MA_BUS_SEL ; register_output_bus[6]  ; 4.028 ; 3.893 ; 3.893 ; 4.028 ;
; MA_BUS_SEL ; register_output_bus[7]  ; 4.367 ; 4.051 ; 4.051 ; 4.367 ;
; MA_BUS_SEL ; register_output_bus[8]  ; 3.613 ; 3.610 ; 3.610 ; 3.613 ;
; MA_BUS_SEL ; register_output_bus[9]  ; 3.972 ; 3.972 ; 3.972 ; 3.972 ;
; MA_BUS_SEL ; register_output_bus[10] ; 3.942 ; 3.914 ; 3.914 ; 3.942 ;
; MA_BUS_SEL ; register_output_bus[11] ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; MD_BUS_SEL ; register_output_bus[0]  ; 4.200 ; 3.920 ; 3.920 ; 4.200 ;
; MD_BUS_SEL ; register_output_bus[1]  ; 3.839 ; 3.719 ; 3.719 ; 3.839 ;
; MD_BUS_SEL ; register_output_bus[2]  ; 4.057 ; 3.937 ; 3.937 ; 4.057 ;
; MD_BUS_SEL ; register_output_bus[3]  ; 3.702 ; 3.508 ; 3.508 ; 3.702 ;
; MD_BUS_SEL ; register_output_bus[4]  ; 3.906 ; 3.797 ; 3.797 ; 3.906 ;
; MD_BUS_SEL ; register_output_bus[5]  ; 4.075 ; 3.844 ; 3.844 ; 4.075 ;
; MD_BUS_SEL ; register_output_bus[6]  ; 4.059 ; 3.925 ; 3.925 ; 4.059 ;
; MD_BUS_SEL ; register_output_bus[7]  ; 4.398 ; 3.907 ; 3.907 ; 4.398 ;
; MD_BUS_SEL ; register_output_bus[8]  ; 3.644 ; 3.504 ; 3.504 ; 3.644 ;
; MD_BUS_SEL ; register_output_bus[9]  ; 3.851 ; 3.847 ; 3.847 ; 3.851 ;
; MD_BUS_SEL ; register_output_bus[10] ; 3.973 ; 3.956 ; 3.956 ; 3.973 ;
; MD_BUS_SEL ; register_output_bus[11] ; 3.801 ; 3.811 ; 3.811 ; 3.801 ;
; PC_BUS_SEL ; register_output_bus[0]  ; 6.043 ;       ;       ; 6.043 ;
; PC_BUS_SEL ; register_output_bus[1]  ; 5.879 ;       ;       ; 5.879 ;
; PC_BUS_SEL ; register_output_bus[2]  ; 6.104 ;       ;       ; 6.104 ;
; PC_BUS_SEL ; register_output_bus[3]  ; 5.685 ;       ;       ; 5.685 ;
; PC_BUS_SEL ; register_output_bus[4]  ; 5.948 ;       ;       ; 5.948 ;
; PC_BUS_SEL ; register_output_bus[5]  ; 6.121 ;       ;       ; 6.121 ;
; PC_BUS_SEL ; register_output_bus[6]  ; 6.099 ;       ;       ; 6.099 ;
; PC_BUS_SEL ; register_output_bus[7]  ; 6.316 ;       ;       ; 6.316 ;
; PC_BUS_SEL ; register_output_bus[8]  ; 5.685 ;       ;       ; 5.685 ;
; PC_BUS_SEL ; register_output_bus[9]  ; 6.014 ;       ;       ; 6.014 ;
; PC_BUS_SEL ; register_output_bus[10] ; 6.020 ;       ;       ; 6.020 ;
; PC_BUS_SEL ; register_output_bus[11] ; 5.968 ;       ;       ; 5.968 ;
+------------+-------------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Minimum Propagation Delay                                            ;
+------------+-------------------------+-------+-------+-------+-------+
; Input Port ; Output Port             ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------------------+-------+-------+-------+-------+
; MA_BUS_SEL ; register_output_bus[0]  ; 3.880 ; 3.880 ; 3.880 ; 3.880 ;
; MA_BUS_SEL ; register_output_bus[1]  ; 3.808 ; 3.841 ; 3.841 ; 3.808 ;
; MA_BUS_SEL ; register_output_bus[2]  ; 4.026 ; 4.065 ; 4.065 ; 4.026 ;
; MA_BUS_SEL ; register_output_bus[3]  ; 3.613 ; 3.613 ; 3.613 ; 3.613 ;
; MA_BUS_SEL ; register_output_bus[4]  ; 3.875 ; 3.918 ; 3.918 ; 3.875 ;
; MA_BUS_SEL ; register_output_bus[5]  ; 3.967 ; 3.967 ; 3.967 ; 3.967 ;
; MA_BUS_SEL ; register_output_bus[6]  ; 3.893 ; 3.893 ; 3.893 ; 3.893 ;
; MA_BUS_SEL ; register_output_bus[7]  ; 4.051 ; 4.051 ; 4.051 ; 4.051 ;
; MA_BUS_SEL ; register_output_bus[8]  ; 3.610 ; 3.610 ; 3.610 ; 3.610 ;
; MA_BUS_SEL ; register_output_bus[9]  ; 3.820 ; 3.972 ; 3.972 ; 3.820 ;
; MA_BUS_SEL ; register_output_bus[10] ; 3.914 ; 3.914 ; 3.914 ; 3.914 ;
; MA_BUS_SEL ; register_output_bus[11] ; 3.770 ; 3.932 ; 3.932 ; 3.770 ;
; MD_BUS_SEL ; register_output_bus[0]  ; 4.200 ; 3.920 ; 3.920 ; 4.200 ;
; MD_BUS_SEL ; register_output_bus[1]  ; 3.839 ; 3.719 ; 3.719 ; 3.839 ;
; MD_BUS_SEL ; register_output_bus[2]  ; 4.057 ; 3.937 ; 3.937 ; 4.057 ;
; MD_BUS_SEL ; register_output_bus[3]  ; 3.702 ; 3.508 ; 3.508 ; 3.702 ;
; MD_BUS_SEL ; register_output_bus[4]  ; 3.906 ; 3.797 ; 3.797 ; 3.906 ;
; MD_BUS_SEL ; register_output_bus[5]  ; 4.075 ; 3.844 ; 3.844 ; 4.075 ;
; MD_BUS_SEL ; register_output_bus[6]  ; 4.059 ; 3.925 ; 3.925 ; 4.059 ;
; MD_BUS_SEL ; register_output_bus[7]  ; 4.398 ; 3.907 ; 3.907 ; 4.398 ;
; MD_BUS_SEL ; register_output_bus[8]  ; 3.644 ; 3.504 ; 3.504 ; 3.644 ;
; MD_BUS_SEL ; register_output_bus[9]  ; 3.851 ; 3.847 ; 3.847 ; 3.851 ;
; MD_BUS_SEL ; register_output_bus[10] ; 3.973 ; 3.956 ; 3.956 ; 3.973 ;
; MD_BUS_SEL ; register_output_bus[11] ; 3.801 ; 3.811 ; 3.811 ; 3.801 ;
; PC_BUS_SEL ; register_output_bus[0]  ; 6.043 ;       ;       ; 6.043 ;
; PC_BUS_SEL ; register_output_bus[1]  ; 5.879 ;       ;       ; 5.879 ;
; PC_BUS_SEL ; register_output_bus[2]  ; 6.104 ;       ;       ; 6.104 ;
; PC_BUS_SEL ; register_output_bus[3]  ; 5.685 ;       ;       ; 5.685 ;
; PC_BUS_SEL ; register_output_bus[4]  ; 5.948 ;       ;       ; 5.948 ;
; PC_BUS_SEL ; register_output_bus[5]  ; 6.121 ;       ;       ; 6.121 ;
; PC_BUS_SEL ; register_output_bus[6]  ; 6.099 ;       ;       ; 6.099 ;
; PC_BUS_SEL ; register_output_bus[7]  ; 6.316 ;       ;       ; 6.316 ;
; PC_BUS_SEL ; register_output_bus[8]  ; 5.685 ;       ;       ; 5.685 ;
; PC_BUS_SEL ; register_output_bus[9]  ; 6.014 ;       ;       ; 6.014 ;
; PC_BUS_SEL ; register_output_bus[10] ; 6.020 ;       ;       ; 6.020 ;
; PC_BUS_SEL ; register_output_bus[11] ; 5.968 ;       ;       ; 5.968 ;
+------------+-------------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+---------+--------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.123  ; -0.154 ; N/A      ; N/A     ; -1.631              ;
;  clk             ; -4.123  ; -0.154 ; N/A      ; N/A     ; -1.631              ;
; Design-wide TNS  ; -99.472 ; -0.979 ; 0.0      ; 0.0     ; -1.631              ;
;  clk             ; -99.472 ; -0.979 ; N/A      ; N/A     ; -1.631              ;
+------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------+
; Setup Times                                                                        ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_link_output      ; clk        ; 7.321  ; 7.321  ; Rise       ; clk             ;
; LINK_LOAD            ; clk        ; 7.714  ; 7.714  ; Rise       ; clk             ;
; MA_CLR_HI            ; clk        ; 8.181  ; 8.181  ; Rise       ; clk             ;
; MA_CLR_LO            ; clk        ; 9.529  ; 9.529  ; Rise       ; clk             ;
; MA_LOAD_HI           ; clk        ; 8.785  ; 8.785  ; Rise       ; clk             ;
; MA_LOAD_LO           ; clk        ; 9.283  ; 9.283  ; Rise       ; clk             ;
; MD_CLR               ; clk        ; 9.152  ; 9.152  ; Rise       ; clk             ;
; MD_IN_SEL            ; clk        ; 8.783  ; 8.783  ; Rise       ; clk             ;
; MD_LOAD              ; clk        ; 8.162  ; 8.162  ; Rise       ; clk             ;
; PC_CLR_HI            ; clk        ; 8.228  ; 8.228  ; Rise       ; clk             ;
; PC_CLR_LO            ; clk        ; 6.931  ; 6.931  ; Rise       ; clk             ;
; PC_LOAD_HI           ; clk        ; 8.741  ; 8.741  ; Rise       ; clk             ;
; PC_LOAD_LO           ; clk        ; 7.136  ; 7.136  ; Rise       ; clk             ;
; clk                  ; clk        ; 3.909  ; 3.909  ; Rise       ; clk             ;
; mem_data_bus_in[*]   ; clk        ; 9.758  ; 9.758  ; Rise       ; clk             ;
;  mem_data_bus_in[0]  ; clk        ; 7.497  ; 7.497  ; Rise       ; clk             ;
;  mem_data_bus_in[1]  ; clk        ; 8.687  ; 8.687  ; Rise       ; clk             ;
;  mem_data_bus_in[2]  ; clk        ; 7.459  ; 7.459  ; Rise       ; clk             ;
;  mem_data_bus_in[3]  ; clk        ; 6.930  ; 6.930  ; Rise       ; clk             ;
;  mem_data_bus_in[4]  ; clk        ; 8.115  ; 8.115  ; Rise       ; clk             ;
;  mem_data_bus_in[5]  ; clk        ; 7.512  ; 7.512  ; Rise       ; clk             ;
;  mem_data_bus_in[6]  ; clk        ; 9.758  ; 9.758  ; Rise       ; clk             ;
;  mem_data_bus_in[7]  ; clk        ; 7.499  ; 7.499  ; Rise       ; clk             ;
;  mem_data_bus_in[8]  ; clk        ; 7.608  ; 7.608  ; Rise       ; clk             ;
;  mem_data_bus_in[9]  ; clk        ; 2.567  ; 2.567  ; Rise       ; clk             ;
;  mem_data_bus_in[10] ; clk        ; 2.017  ; 2.017  ; Rise       ; clk             ;
;  mem_data_bus_in[11] ; clk        ; 8.150  ; 8.150  ; Rise       ; clk             ;
; not_reset            ; clk        ; 10.010 ; 10.010 ; Rise       ; clk             ;
; top_bus[*]           ; clk        ; 9.688  ; 9.688  ; Rise       ; clk             ;
;  top_bus[0]          ; clk        ; 8.034  ; 8.034  ; Rise       ; clk             ;
;  top_bus[1]          ; clk        ; 9.688  ; 9.688  ; Rise       ; clk             ;
;  top_bus[2]          ; clk        ; 8.137  ; 8.137  ; Rise       ; clk             ;
;  top_bus[3]          ; clk        ; 7.224  ; 7.224  ; Rise       ; clk             ;
;  top_bus[4]          ; clk        ; 7.958  ; 7.958  ; Rise       ; clk             ;
;  top_bus[5]          ; clk        ; 8.703  ; 8.703  ; Rise       ; clk             ;
;  top_bus[6]          ; clk        ; 9.048  ; 9.048  ; Rise       ; clk             ;
;  top_bus[7]          ; clk        ; 8.407  ; 8.407  ; Rise       ; clk             ;
;  top_bus[8]          ; clk        ; 8.263  ; 8.263  ; Rise       ; clk             ;
;  top_bus[9]          ; clk        ; 8.229  ; 8.229  ; Rise       ; clk             ;
;  top_bus[10]         ; clk        ; 3.755  ; 3.755  ; Rise       ; clk             ;
;  top_bus[11]         ; clk        ; 8.633  ; 8.633  ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; ALU_link_output      ; clk        ; -2.663 ; -2.663 ; Rise       ; clk             ;
; LINK_LOAD            ; clk        ; -2.798 ; -2.798 ; Rise       ; clk             ;
; MA_CLR_HI            ; clk        ; -2.822 ; -2.822 ; Rise       ; clk             ;
; MA_CLR_LO            ; clk        ; -2.968 ; -2.968 ; Rise       ; clk             ;
; MA_LOAD_HI           ; clk        ; -2.978 ; -2.978 ; Rise       ; clk             ;
; MA_LOAD_LO           ; clk        ; -2.771 ; -2.771 ; Rise       ; clk             ;
; MD_CLR               ; clk        ; -2.837 ; -2.837 ; Rise       ; clk             ;
; MD_IN_SEL            ; clk        ; -2.637 ; -2.637 ; Rise       ; clk             ;
; MD_LOAD              ; clk        ; -2.447 ; -2.447 ; Rise       ; clk             ;
; PC_CLR_HI            ; clk        ; -2.609 ; -2.609 ; Rise       ; clk             ;
; PC_CLR_LO            ; clk        ; -2.498 ; -2.498 ; Rise       ; clk             ;
; PC_LOAD_HI           ; clk        ; -2.674 ; -2.674 ; Rise       ; clk             ;
; PC_LOAD_LO           ; clk        ; -2.380 ; -2.380 ; Rise       ; clk             ;
; clk                  ; clk        ; 0.154  ; 0.154  ; Rise       ; clk             ;
; mem_data_bus_in[*]   ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  mem_data_bus_in[0]  ; clk        ; -2.713 ; -2.713 ; Rise       ; clk             ;
;  mem_data_bus_in[1]  ; clk        ; -3.181 ; -3.181 ; Rise       ; clk             ;
;  mem_data_bus_in[2]  ; clk        ; -2.692 ; -2.692 ; Rise       ; clk             ;
;  mem_data_bus_in[3]  ; clk        ; -2.586 ; -2.586 ; Rise       ; clk             ;
;  mem_data_bus_in[4]  ; clk        ; -2.859 ; -2.859 ; Rise       ; clk             ;
;  mem_data_bus_in[5]  ; clk        ; -2.633 ; -2.633 ; Rise       ; clk             ;
;  mem_data_bus_in[6]  ; clk        ; -3.486 ; -3.486 ; Rise       ; clk             ;
;  mem_data_bus_in[7]  ; clk        ; -2.733 ; -2.733 ; Rise       ; clk             ;
;  mem_data_bus_in[8]  ; clk        ; -2.689 ; -2.689 ; Rise       ; clk             ;
;  mem_data_bus_in[9]  ; clk        ; -0.117 ; -0.117 ; Rise       ; clk             ;
;  mem_data_bus_in[10] ; clk        ; -0.044 ; -0.044 ; Rise       ; clk             ;
;  mem_data_bus_in[11] ; clk        ; -2.609 ; -2.609 ; Rise       ; clk             ;
; not_reset            ; clk        ; -2.435 ; -2.435 ; Rise       ; clk             ;
; top_bus[*]           ; clk        ; -0.113 ; -0.113 ; Rise       ; clk             ;
;  top_bus[0]          ; clk        ; -2.665 ; -2.665 ; Rise       ; clk             ;
;  top_bus[1]          ; clk        ; -3.006 ; -3.006 ; Rise       ; clk             ;
;  top_bus[2]          ; clk        ; -2.753 ; -2.753 ; Rise       ; clk             ;
;  top_bus[3]          ; clk        ; -2.615 ; -2.615 ; Rise       ; clk             ;
;  top_bus[4]          ; clk        ; -2.578 ; -2.578 ; Rise       ; clk             ;
;  top_bus[5]          ; clk        ; -2.832 ; -2.832 ; Rise       ; clk             ;
;  top_bus[6]          ; clk        ; -2.828 ; -2.828 ; Rise       ; clk             ;
;  top_bus[7]          ; clk        ; -2.805 ; -2.805 ; Rise       ; clk             ;
;  top_bus[8]          ; clk        ; -2.723 ; -2.723 ; Rise       ; clk             ;
;  top_bus[9]          ; clk        ; -2.715 ; -2.715 ; Rise       ; clk             ;
;  top_bus[10]         ; clk        ; -0.113 ; -0.113 ; Rise       ; clk             ;
;  top_bus[11]         ; clk        ; -2.770 ; -2.770 ; Rise       ; clk             ;
+----------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+--------------------------+------------+--------+--------+------------+-----------------+
; Data Port                ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------------+------------+--------+--------+------------+-----------------+
; LINK_VALUE               ; clk        ; 8.840  ; 8.840  ; Rise       ; clk             ;
; mem_addr_bus_out[*]      ; clk        ; 9.034  ; 9.034  ; Rise       ; clk             ;
;  mem_addr_bus_out[0]     ; clk        ; 7.670  ; 7.670  ; Rise       ; clk             ;
;  mem_addr_bus_out[1]     ; clk        ; 9.034  ; 9.034  ; Rise       ; clk             ;
;  mem_addr_bus_out[2]     ; clk        ; 8.242  ; 8.242  ; Rise       ; clk             ;
;  mem_addr_bus_out[3]     ; clk        ; 8.518  ; 8.518  ; Rise       ; clk             ;
;  mem_addr_bus_out[4]     ; clk        ; 7.824  ; 7.824  ; Rise       ; clk             ;
;  mem_addr_bus_out[5]     ; clk        ; 7.390  ; 7.390  ; Rise       ; clk             ;
;  mem_addr_bus_out[6]     ; clk        ; 7.348  ; 7.348  ; Rise       ; clk             ;
;  mem_addr_bus_out[7]     ; clk        ; 8.349  ; 8.349  ; Rise       ; clk             ;
;  mem_addr_bus_out[8]     ; clk        ; 6.991  ; 6.991  ; Rise       ; clk             ;
;  mem_addr_bus_out[9]     ; clk        ; 8.064  ; 8.064  ; Rise       ; clk             ;
;  mem_addr_bus_out[10]    ; clk        ; 8.018  ; 8.018  ; Rise       ; clk             ;
;  mem_addr_bus_out[11]    ; clk        ; 6.982  ; 6.982  ; Rise       ; clk             ;
; mem_data_bus_out[*]      ; clk        ; 8.644  ; 8.644  ; Rise       ; clk             ;
;  mem_data_bus_out[0]     ; clk        ; 7.377  ; 7.377  ; Rise       ; clk             ;
;  mem_data_bus_out[1]     ; clk        ; 8.018  ; 8.018  ; Rise       ; clk             ;
;  mem_data_bus_out[2]     ; clk        ; 8.049  ; 8.049  ; Rise       ; clk             ;
;  mem_data_bus_out[3]     ; clk        ; 6.977  ; 6.977  ; Rise       ; clk             ;
;  mem_data_bus_out[4]     ; clk        ; 7.986  ; 7.986  ; Rise       ; clk             ;
;  mem_data_bus_out[5]     ; clk        ; 6.974  ; 6.974  ; Rise       ; clk             ;
;  mem_data_bus_out[6]     ; clk        ; 6.743  ; 6.743  ; Rise       ; clk             ;
;  mem_data_bus_out[7]     ; clk        ; 6.927  ; 6.927  ; Rise       ; clk             ;
;  mem_data_bus_out[8]     ; clk        ; 7.035  ; 7.035  ; Rise       ; clk             ;
;  mem_data_bus_out[9]     ; clk        ; 6.995  ; 6.995  ; Rise       ; clk             ;
;  mem_data_bus_out[10]    ; clk        ; 6.968  ; 6.968  ; Rise       ; clk             ;
;  mem_data_bus_out[11]    ; clk        ; 8.644  ; 8.644  ; Rise       ; clk             ;
; register_output_bus[*]   ; clk        ; 11.378 ; 11.378 ; Rise       ; clk             ;
;  register_output_bus[0]  ; clk        ; 10.950 ; 10.950 ; Rise       ; clk             ;
;  register_output_bus[1]  ; clk        ; 10.776 ; 10.776 ; Rise       ; clk             ;
;  register_output_bus[2]  ; clk        ; 11.247 ; 11.247 ; Rise       ; clk             ;
;  register_output_bus[3]  ; clk        ; 9.209  ; 9.209  ; Rise       ; clk             ;
;  register_output_bus[4]  ; clk        ; 11.312 ; 11.312 ; Rise       ; clk             ;
;  register_output_bus[5]  ; clk        ; 11.211 ; 11.211 ; Rise       ; clk             ;
;  register_output_bus[6]  ; clk        ; 10.505 ; 10.505 ; Rise       ; clk             ;
;  register_output_bus[7]  ; clk        ; 11.378 ; 11.378 ; Rise       ; clk             ;
;  register_output_bus[8]  ; clk        ; 9.412  ; 9.412  ; Rise       ; clk             ;
;  register_output_bus[9]  ; clk        ; 10.877 ; 10.877 ; Rise       ; clk             ;
;  register_output_bus[10] ; clk        ; 10.638 ; 10.638 ; Rise       ; clk             ;
;  register_output_bus[11] ; clk        ; 10.576 ; 10.576 ; Rise       ; clk             ;
+--------------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------------------+------------+-------+-------+------------+-----------------+
; Data Port                ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------------+------------+-------+-------+------------+-----------------+
; LINK_VALUE               ; clk        ; 3.856 ; 3.856 ; Rise       ; clk             ;
; mem_addr_bus_out[*]      ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
;  mem_addr_bus_out[0]     ; clk        ; 3.448 ; 3.448 ; Rise       ; clk             ;
;  mem_addr_bus_out[1]     ; clk        ; 3.986 ; 3.986 ; Rise       ; clk             ;
;  mem_addr_bus_out[2]     ; clk        ; 3.645 ; 3.645 ; Rise       ; clk             ;
;  mem_addr_bus_out[3]     ; clk        ; 3.795 ; 3.795 ; Rise       ; clk             ;
;  mem_addr_bus_out[4]     ; clk        ; 3.458 ; 3.458 ; Rise       ; clk             ;
;  mem_addr_bus_out[5]     ; clk        ; 3.325 ; 3.325 ; Rise       ; clk             ;
;  mem_addr_bus_out[6]     ; clk        ; 3.329 ; 3.329 ; Rise       ; clk             ;
;  mem_addr_bus_out[7]     ; clk        ; 3.642 ; 3.642 ; Rise       ; clk             ;
;  mem_addr_bus_out[8]     ; clk        ; 3.190 ; 3.190 ; Rise       ; clk             ;
;  mem_addr_bus_out[9]     ; clk        ; 3.584 ; 3.584 ; Rise       ; clk             ;
;  mem_addr_bus_out[10]    ; clk        ; 3.529 ; 3.529 ; Rise       ; clk             ;
;  mem_addr_bus_out[11]    ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
; mem_data_bus_out[*]      ; clk        ; 3.102 ; 3.102 ; Rise       ; clk             ;
;  mem_data_bus_out[0]     ; clk        ; 3.344 ; 3.344 ; Rise       ; clk             ;
;  mem_data_bus_out[1]     ; clk        ; 3.613 ; 3.613 ; Rise       ; clk             ;
;  mem_data_bus_out[2]     ; clk        ; 3.660 ; 3.660 ; Rise       ; clk             ;
;  mem_data_bus_out[3]     ; clk        ; 3.185 ; 3.185 ; Rise       ; clk             ;
;  mem_data_bus_out[4]     ; clk        ; 3.587 ; 3.587 ; Rise       ; clk             ;
;  mem_data_bus_out[5]     ; clk        ; 3.184 ; 3.184 ; Rise       ; clk             ;
;  mem_data_bus_out[6]     ; clk        ; 3.102 ; 3.102 ; Rise       ; clk             ;
;  mem_data_bus_out[7]     ; clk        ; 3.180 ; 3.180 ; Rise       ; clk             ;
;  mem_data_bus_out[8]     ; clk        ; 3.203 ; 3.203 ; Rise       ; clk             ;
;  mem_data_bus_out[9]     ; clk        ; 3.197 ; 3.197 ; Rise       ; clk             ;
;  mem_data_bus_out[10]    ; clk        ; 3.237 ; 3.237 ; Rise       ; clk             ;
;  mem_data_bus_out[11]    ; clk        ; 3.707 ; 3.707 ; Rise       ; clk             ;
; register_output_bus[*]   ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  register_output_bus[0]  ; clk        ; 4.060 ; 4.060 ; Rise       ; clk             ;
;  register_output_bus[1]  ; clk        ; 3.909 ; 3.909 ; Rise       ; clk             ;
;  register_output_bus[2]  ; clk        ; 3.996 ; 3.996 ; Rise       ; clk             ;
;  register_output_bus[3]  ; clk        ; 3.714 ; 3.714 ; Rise       ; clk             ;
;  register_output_bus[4]  ; clk        ; 3.760 ; 3.760 ; Rise       ; clk             ;
;  register_output_bus[5]  ; clk        ; 4.021 ; 4.021 ; Rise       ; clk             ;
;  register_output_bus[6]  ; clk        ; 4.122 ; 4.122 ; Rise       ; clk             ;
;  register_output_bus[7]  ; clk        ; 4.049 ; 4.049 ; Rise       ; clk             ;
;  register_output_bus[8]  ; clk        ; 3.412 ; 3.412 ; Rise       ; clk             ;
;  register_output_bus[9]  ; clk        ; 4.036 ; 4.036 ; Rise       ; clk             ;
;  register_output_bus[10] ; clk        ; 3.910 ; 3.910 ; Rise       ; clk             ;
;  register_output_bus[11] ; clk        ; 4.110 ; 4.110 ; Rise       ; clk             ;
+--------------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Progagation Delay                                                        ;
+------------+-------------------------+--------+--------+--------+--------+
; Input Port ; Output Port             ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------------------+--------+--------+--------+--------+
; MA_BUS_SEL ; register_output_bus[0]  ; 10.132 ; 9.279  ; 9.279  ; 10.132 ;
; MA_BUS_SEL ; register_output_bus[1]  ; 9.363  ; 9.363  ; 9.363  ; 9.363  ;
; MA_BUS_SEL ; register_output_bus[2]  ; 10.070 ; 10.070 ; 10.070 ; 10.070 ;
; MA_BUS_SEL ; register_output_bus[3]  ; 8.788  ; 8.639  ; 8.639  ; 8.788  ;
; MA_BUS_SEL ; register_output_bus[4]  ; 9.715  ; 9.715  ; 9.715  ; 9.715  ;
; MA_BUS_SEL ; register_output_bus[5]  ; 9.992  ; 9.741  ; 9.741  ; 9.992  ;
; MA_BUS_SEL ; register_output_bus[6]  ; 9.877  ; 9.449  ; 9.449  ; 9.877  ;
; MA_BUS_SEL ; register_output_bus[7]  ; 10.794 ; 9.860  ; 9.860  ; 10.794 ;
; MA_BUS_SEL ; register_output_bus[8]  ; 8.676  ; 8.676  ; 8.676  ; 8.676  ;
; MA_BUS_SEL ; register_output_bus[9]  ; 9.732  ; 9.732  ; 9.732  ; 9.732  ;
; MA_BUS_SEL ; register_output_bus[10] ; 9.437  ; 9.383  ; 9.383  ; 9.437  ;
; MA_BUS_SEL ; register_output_bus[11] ; 9.723  ; 9.723  ; 9.723  ; 9.723  ;
; MD_BUS_SEL ; register_output_bus[0]  ; 10.091 ; 9.416  ; 9.416  ; 10.091 ;
; MD_BUS_SEL ; register_output_bus[1]  ; 9.217  ; 8.952  ; 8.952  ; 9.217  ;
; MD_BUS_SEL ; register_output_bus[2]  ; 9.916  ; 9.652  ; 9.652  ; 9.916  ;
; MD_BUS_SEL ; register_output_bus[3]  ; 8.747  ; 8.341  ; 8.341  ; 8.747  ;
; MD_BUS_SEL ; register_output_bus[4]  ; 9.523  ; 9.273  ; 9.273  ; 9.523  ;
; MD_BUS_SEL ; register_output_bus[5]  ; 9.951  ; 9.330  ; 9.330  ; 9.951  ;
; MD_BUS_SEL ; register_output_bus[6]  ; 9.836  ; 9.500  ; 9.500  ; 9.836  ;
; MD_BUS_SEL ; register_output_bus[7]  ; 10.753 ; 9.421  ; 9.421  ; 10.753 ;
; MD_BUS_SEL ; register_output_bus[8]  ; 8.586  ; 8.349  ; 8.349  ; 8.586  ;
; MD_BUS_SEL ; register_output_bus[9]  ; 9.185  ; 9.319  ; 9.319  ; 9.185  ;
; MD_BUS_SEL ; register_output_bus[10] ; 9.396  ; 9.524  ; 9.524  ; 9.396  ;
; MD_BUS_SEL ; register_output_bus[11] ; 9.164  ; 9.312  ; 9.312  ; 9.164  ;
; PC_BUS_SEL ; register_output_bus[0]  ; 13.060 ;        ;        ; 13.060 ;
; PC_BUS_SEL ; register_output_bus[1]  ; 12.759 ;        ;        ; 12.759 ;
; PC_BUS_SEL ; register_output_bus[2]  ; 13.465 ;        ;        ; 13.465 ;
; PC_BUS_SEL ; register_output_bus[3]  ; 12.169 ;        ;        ; 12.169 ;
; PC_BUS_SEL ; register_output_bus[4]  ; 13.068 ;        ;        ; 13.068 ;
; PC_BUS_SEL ; register_output_bus[5]  ; 13.497 ;        ;        ; 13.497 ;
; PC_BUS_SEL ; register_output_bus[6]  ; 13.376 ;        ;        ; 13.376 ;
; PC_BUS_SEL ; register_output_bus[7]  ; 13.968 ;        ;        ; 13.968 ;
; PC_BUS_SEL ; register_output_bus[8]  ; 12.176 ;        ;        ; 12.176 ;
; PC_BUS_SEL ; register_output_bus[9]  ; 13.128 ;        ;        ; 13.128 ;
; PC_BUS_SEL ; register_output_bus[10] ; 12.945 ;        ;        ; 12.945 ;
; PC_BUS_SEL ; register_output_bus[11] ; 13.114 ;        ;        ; 13.114 ;
+------------+-------------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Minimum Progagation Delay                                            ;
+------------+-------------------------+-------+-------+-------+-------+
; Input Port ; Output Port             ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------------------+-------+-------+-------+-------+
; MA_BUS_SEL ; register_output_bus[0]  ; 3.880 ; 3.880 ; 3.880 ; 3.880 ;
; MA_BUS_SEL ; register_output_bus[1]  ; 3.808 ; 3.841 ; 3.841 ; 3.808 ;
; MA_BUS_SEL ; register_output_bus[2]  ; 4.026 ; 4.065 ; 4.065 ; 4.026 ;
; MA_BUS_SEL ; register_output_bus[3]  ; 3.613 ; 3.613 ; 3.613 ; 3.613 ;
; MA_BUS_SEL ; register_output_bus[4]  ; 3.875 ; 3.918 ; 3.918 ; 3.875 ;
; MA_BUS_SEL ; register_output_bus[5]  ; 3.967 ; 3.967 ; 3.967 ; 3.967 ;
; MA_BUS_SEL ; register_output_bus[6]  ; 3.893 ; 3.893 ; 3.893 ; 3.893 ;
; MA_BUS_SEL ; register_output_bus[7]  ; 4.051 ; 4.051 ; 4.051 ; 4.051 ;
; MA_BUS_SEL ; register_output_bus[8]  ; 3.610 ; 3.610 ; 3.610 ; 3.610 ;
; MA_BUS_SEL ; register_output_bus[9]  ; 3.820 ; 3.972 ; 3.972 ; 3.820 ;
; MA_BUS_SEL ; register_output_bus[10] ; 3.914 ; 3.914 ; 3.914 ; 3.914 ;
; MA_BUS_SEL ; register_output_bus[11] ; 3.770 ; 3.932 ; 3.932 ; 3.770 ;
; MD_BUS_SEL ; register_output_bus[0]  ; 4.200 ; 3.920 ; 3.920 ; 4.200 ;
; MD_BUS_SEL ; register_output_bus[1]  ; 3.839 ; 3.719 ; 3.719 ; 3.839 ;
; MD_BUS_SEL ; register_output_bus[2]  ; 4.057 ; 3.937 ; 3.937 ; 4.057 ;
; MD_BUS_SEL ; register_output_bus[3]  ; 3.702 ; 3.508 ; 3.508 ; 3.702 ;
; MD_BUS_SEL ; register_output_bus[4]  ; 3.906 ; 3.797 ; 3.797 ; 3.906 ;
; MD_BUS_SEL ; register_output_bus[5]  ; 4.075 ; 3.844 ; 3.844 ; 4.075 ;
; MD_BUS_SEL ; register_output_bus[6]  ; 4.059 ; 3.925 ; 3.925 ; 4.059 ;
; MD_BUS_SEL ; register_output_bus[7]  ; 4.398 ; 3.907 ; 3.907 ; 4.398 ;
; MD_BUS_SEL ; register_output_bus[8]  ; 3.644 ; 3.504 ; 3.504 ; 3.644 ;
; MD_BUS_SEL ; register_output_bus[9]  ; 3.851 ; 3.847 ; 3.847 ; 3.851 ;
; MD_BUS_SEL ; register_output_bus[10] ; 3.973 ; 3.956 ; 3.956 ; 3.973 ;
; MD_BUS_SEL ; register_output_bus[11] ; 3.801 ; 3.811 ; 3.811 ; 3.801 ;
; PC_BUS_SEL ; register_output_bus[0]  ; 6.043 ;       ;       ; 6.043 ;
; PC_BUS_SEL ; register_output_bus[1]  ; 5.879 ;       ;       ; 5.879 ;
; PC_BUS_SEL ; register_output_bus[2]  ; 6.104 ;       ;       ; 6.104 ;
; PC_BUS_SEL ; register_output_bus[3]  ; 5.685 ;       ;       ; 5.685 ;
; PC_BUS_SEL ; register_output_bus[4]  ; 5.948 ;       ;       ; 5.948 ;
; PC_BUS_SEL ; register_output_bus[5]  ; 6.121 ;       ;       ; 6.121 ;
; PC_BUS_SEL ; register_output_bus[6]  ; 6.099 ;       ;       ; 6.099 ;
; PC_BUS_SEL ; register_output_bus[7]  ; 6.316 ;       ;       ; 6.316 ;
; PC_BUS_SEL ; register_output_bus[8]  ; 5.685 ;       ;       ; 5.685 ;
; PC_BUS_SEL ; register_output_bus[9]  ; 6.014 ;       ;       ; 6.014 ;
; PC_BUS_SEL ; register_output_bus[10] ; 6.020 ;       ;       ; 6.020 ;
; PC_BUS_SEL ; register_output_bus[11] ; 5.968 ;       ;       ; 5.968 ;
+------------+-------------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 123      ; 49       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 123      ; 49       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 207   ; 207  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 97    ; 97   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 15 19:49:44 2017
Info: Command: quartus_sta register_array -c register_array
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'register_array.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "LINK_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "LINK_register|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_11|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_11|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_11|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_11|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_11|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_11|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_11|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_10|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_10|nand_1|output~1|datab"
    Warning (332126): Node "PC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_10|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_10|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_10|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_10|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_10|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_10|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_9|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_9|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_9|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_9|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_9|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_9|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_9|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_8|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "PC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_8|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_8|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_8|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_8|nand_3_3|output~0|dataa"
    Warning (332126): Node "MD_register|ms_jk_ff_8|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_8|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_7|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_7|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_7|nand_3_3|output~0|dataa"
    Warning (332126): Node "MD_register|ms_jk_ff_7|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_7|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_7|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_7|nand_1|output~1|dataa"
    Warning (332126): Node "MA_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_7|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_6|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_6|nand_1|output~1|datab"
    Warning (332126): Node "PC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_6|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_6|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_6|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_6|nand_3_3|output~0|dataa"
    Warning (332126): Node "MD_register|ms_jk_ff_6|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_6|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_5|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_5|nand_3_3|output~0|dataa"
    Warning (332126): Node "MD_register|ms_jk_ff_5|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_5|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_5|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_5|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "PC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_4|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_4|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_4|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_4|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_4|nand_1|output~1|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_3|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_3|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_3|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_3|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "MA_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_2|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_1|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_1|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "PC_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "PC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "PC_register|ms_jk_ff_0|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MA_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "MA_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "MA_register|ms_jk_ff_0|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_0|nand_3_3|output~0|datab"
    Warning (332126): Node "MD_register|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "MD_register|ms_jk_ff_0|nand_1|output~1|datab"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.123
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.123       -99.472 clk 
Info (332146): Worst-case hold slack is 0.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.169         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -1.631 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.744
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.744        -8.405 clk 
Info (332146): Worst-case hold slack is -0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.154        -0.979 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 188 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Sun Jan 15 19:49:45 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


