verilog xil_defaultlib --include "../../../../axi4_ddr_rw.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../axi4_ddr_rw.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/3648/hdl/PL_DDR_TEST_v1_0_M_AXI.v" \
"../../../bd/design_1/ipshared/3648/hdl/PL_DDR_TEST_v1_0.v" \
"../../../bd/design_1/ip/design_1_PL_DDR_TEST_0_0/sim/design_1_PL_DDR_TEST_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
