\hypertarget{group__RCC__LL__EC__ADC}{}\doxysection{Peripheral ADC get clock source}
\label{group__RCC__LL__EC__ADC}\index{Peripheral ADC get clock source@{Peripheral ADC get clock source}}
Collaboration diagram for Peripheral ADC get clock source\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__LL__EC__ADC_ga45d6fb9f7572ced4413683d7b9c2e330}{LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE}}~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__LL__EC__ADC_ga45d6fb9f7572ced4413683d7b9c2e330}\label{group__RCC__LL__EC__ADC_ga45d6fb9f7572ced4413683d7b9c2e330}} 
\index{Peripheral ADC get clock source@{Peripheral ADC get clock source}!LL\_RCC\_ADC12\_CLKSOURCE@{LL\_RCC\_ADC12\_CLKSOURCE}}
\index{LL\_RCC\_ADC12\_CLKSOURCE@{LL\_RCC\_ADC12\_CLKSOURCE}!Peripheral ADC get clock source@{Peripheral ADC get clock source}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_ADC12\_CLKSOURCE}{LL\_RCC\_ADC12\_CLKSOURCE}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLKSOURCE~((RCC\+\_\+\+OFFSET\+\_\+\+CCIPR $<$$<$ 24U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos $<$$<$ 16U) $\vert$ (RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL $>$$>$ RCC\+\_\+\+CCIPR\+\_\+\+ADC12\+SEL\+\_\+\+Pos))}

ADC12 Clock source selection 