
<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

    <title>fdownconvert Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="fdownconvert-source-file">
<span id="fdownconvert-source"></span><h1>fdownconvert Source File<a class="headerlink" href="#fdownconvert-source-file" title="Permalink to this headline">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"></span>
<span class="linenos"> 2</span><span class="c1">// Synthesizes to 80 4-LUTs and 2 MULT18X18s at 150 MHz in XC3Sxxx-4 using XST-10.1i</span>
<span class="linenos"> 3</span>
<span class="linenos"> 4</span><span class="c1">// Name: Near-IQ Downconverter</span>
<span class="linenos"> 5</span><span class="c1">//% Provide LO at cosd and sind ports</span>
<span class="linenos"> 6</span><span class="c1">//% Output is stream of IQ samples</span>
<span class="linenos"> 7</span><span class="c1">// Input cosd and sind are ordinary LO signals, and this module reorders them.</span>
<span class="linenos"> 8</span><span class="c1">// N.B.: full-scale negative is an invalid LO value.</span>
<span class="linenos"> 9</span><span class="c1">//</span>
<span class="linenos">10</span><span class="c1">// Compute IQ by performing the matrix muliplication described in the paper below</span>
<span class="linenos">11</span><span class="c1">// http://recycle.lbl.gov/~ldoolitt/llrf/down/reconstruct.pdf</span>
<span class="linenos">12</span><span class="c1">// Where n and n+1 are consecutive samples in time</span>
<span class="linenos">13</span><span class="c1">// | I | =  |  sin[n + 1]\theta   -sin n\theta |  X  | a_data[n]   |</span>
<span class="linenos">14</span><span class="c1">// | Q |    | -cos[n + 1]\theta    cos n\theta |     | a_data[n+1] |</span>
<span class="linenos">15</span><span class="c1">// Larry Doolittle, LBNL, 2014</span>
<span class="linenos">16</span><span class="k">module</span><span class="w"> </span><span class="n">fdownconvert</span><span class="p">(</span><span class="w"></span>
<span class="linenos">17</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w">  </span><span class="c1">// timespec 6.66 ns</span>
<span class="linenos">18</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">mod2</span><span class="p">,</span><span class="w"></span>
<span class="linenos">19</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cosd</span><span class="p">,</span><span class="w">  </span><span class="c1">// LO input</span>
<span class="linenos">20</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sind</span><span class="p">,</span><span class="w">  </span><span class="c1">// LO input</span>
<span class="linenos">21</span>
<span class="linenos">22</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">a_dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">a_data</span><span class="p">,</span><span class="w">   </span><span class="c1">// ADC readings</span>
<span class="linenos">23</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">a_gate</span><span class="p">,</span><span class="w"></span>
<span class="linenos">24</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">a_trig</span><span class="p">,</span><span class="w"></span>
<span class="linenos">25</span>
<span class="linenos">26</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="n">o_dw</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">o_data</span><span class="p">,</span><span class="w">  </span><span class="c1">// Interleaved I&amp;Q</span>
<span class="linenos">27</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">o_gate</span><span class="p">,</span><span class="w"></span>
<span class="linenos">28</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">o_trig</span><span class="p">,</span><span class="w"></span>
<span class="linenos">29</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="n">time_err</span><span class="w">   </span><span class="c1">// TODO: Explain this</span>
<span class="linenos">30</span><span class="p">);</span><span class="w"></span>
<span class="linenos">31</span>
<span class="linenos">32</span><span class="k">parameter</span><span class="w"> </span><span class="n">a_dw</span><span class="o">=</span><span class="mh">16</span><span class="p">;</span><span class="w"> </span><span class="c1">// XXX don&#39;t change this</span>
<span class="linenos">33</span><span class="k">parameter</span><span class="w"> </span><span class="n">o_dw</span><span class="o">=</span><span class="mh">16</span><span class="p">;</span><span class="w"> </span><span class="c1">// XXX don&#39;t change this</span>
<span class="linenos">34</span>
<span class="linenos">35</span><span class="c1">// reordering logic, generate the delayed signals for the above matrix multiplication</span>
<span class="linenos">36</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cosd_d1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">cosd_d2</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">cosd_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">37</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sind_d1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">sind_d2</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">sind_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">38</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">39</span><span class="w">     </span><span class="n">cosd_d1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cosd</span><span class="p">;</span><span class="w"></span>
<span class="linenos">40</span><span class="w">     </span><span class="n">cosd_d2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cosd_d1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">41</span><span class="w">     </span><span class="n">cosd_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">mod2</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">cosd_d2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">cosd</span><span class="p">;</span><span class="w"></span>
<span class="linenos">42</span><span class="w">     </span><span class="n">sind_d1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">sind</span><span class="p">;</span><span class="w"></span>
<span class="linenos">43</span><span class="w">     </span><span class="n">sind_d2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">sind_d1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">44</span><span class="w">     </span><span class="n">sind_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="o">~</span><span class="n">mod2</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">sind_d2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">sind</span><span class="p">;</span><span class="w"></span>
<span class="linenos">45</span><span class="k">end</span><span class="w"></span>
<span class="linenos">46</span>
<span class="linenos">47</span><span class="c1">// downconvert input signal to I and Q</span>
<span class="linenos">48</span><span class="c1">// an extra pipeline stage has been added to help routing near multiplier</span>
<span class="linenos">49</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">mul_i</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">mul_q</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">mul_i1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">mul_q1</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">mul_i2</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">mul_q2</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">50</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">51</span><span class="w">     </span><span class="n">mul_i</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a_data</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">cosd_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">52</span><span class="w">     </span><span class="n">mul_i1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mul_i</span><span class="p">;</span><span class="w"></span>
<span class="linenos">53</span><span class="w">     </span><span class="n">mul_i2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mul_i1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">54</span><span class="w">     </span><span class="n">mul_q</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a_data</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">sind_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">55</span><span class="w">     </span><span class="n">mul_q1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mul_q</span><span class="p">;</span><span class="w"></span>
<span class="linenos">56</span><span class="w">     </span><span class="n">mul_q2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mul_q1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">57</span><span class="k">end</span><span class="w"></span>
<span class="linenos">58</span>
<span class="linenos">59</span><span class="cp">`define SAT(x,old,new) ((~|x[old:new] | &amp;x[old:new]) ? x[new:0] : {x[old],{new{~x[old]}}})</span><span class="w"></span>
<span class="linenos">60</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">iq_out0</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">61</span><span class="kt">reg</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sum_i1x</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">sum_q1x</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">sum_q2x</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">62</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">63</span><span class="w">     </span><span class="n">sum_i1x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">mul_i1</span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">17</span><span class="p">])</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">mul_i2</span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">17</span><span class="p">]);</span><span class="w"></span>
<span class="linenos">64</span><span class="w">     </span><span class="n">sum_q1x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">mul_q2</span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">17</span><span class="p">])</span><span class="w"> </span><span class="o">-</span><span class="w"> </span><span class="n">$signed</span><span class="p">(</span><span class="n">mul_q1</span><span class="p">[</span><span class="mh">32</span><span class="o">:</span><span class="mh">17</span><span class="p">]);</span><span class="w"></span>
<span class="linenos">65</span><span class="w">     </span><span class="n">sum_q2x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">sum_q1x</span><span class="p">;</span><span class="w"></span>
<span class="linenos">66</span><span class="k">end</span><span class="w"></span>
<span class="linenos">67</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">iq_mux</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mod2</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">sum_q2x</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">sum_i1x</span><span class="p">;</span><span class="w"></span>
<span class="linenos">68</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="n">iq_out0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="no">`SAT</span><span class="p">(</span><span class="n">iq_mux</span><span class="p">,</span><span class="mh">16</span><span class="p">,</span><span class="mh">15</span><span class="p">);</span><span class="w"></span>
<span class="linenos">69</span>
<span class="linenos">70</span><span class="kt">reg</span><span class="w"> </span><span class="n">last_mod2</span><span class="o">=</span><span class="mh">0</span><span class="p">,</span><span class="w"> </span><span class="n">time_err_r</span><span class="o">=</span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">71</span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w"></span>
<span class="linenos">72</span><span class="w">     </span><span class="n">last_mod2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">mod2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">73</span><span class="w">     </span><span class="n">time_err_r</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">mod2</span><span class="w"> </span><span class="o">^</span><span class="w"> </span><span class="o">~</span><span class="n">last_mod2</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w"> </span><span class="o">~</span><span class="n">a_gate</span><span class="p">;</span><span class="w"></span>
<span class="linenos">74</span><span class="k">end</span><span class="w"></span>
<span class="linenos">75</span>
<span class="linenos">76</span><span class="k">assign</span><span class="w"> </span><span class="n">o_data</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">iq_out0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">77</span><span class="k">assign</span><span class="w"> </span><span class="n">o_gate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">;</span><span class="w"></span>
<span class="linenos">78</span><span class="k">assign</span><span class="w"> </span><span class="n">o_trig</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">mod2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">79</span><span class="k">assign</span><span class="w"> </span><span class="n">time_err</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">time_err_r</span><span class="p">;</span><span class="w"></span>
<span class="linenos">80</span>
<span class="linenos">81</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 4.4.0</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/_gen_src_rst/fdownconvert_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>