m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/simulation/modelsim
T_opt
Z1 !s110 1738444809
V>?ALCkDMHd@i1o^f`1LN<3
04 24 4 work Stimulate_Binary_Decoder fast 0
=1-40c2ba52dc6b-679e9009-20a-1d0c
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
n@_opt
OL;O;10.4;61
vBinary_Decoder
R1
!i10b 1
!s100 CP:;4z8VX@n2EGJhhdI2H1
IL5Ze3D[WN160<VOi9aAni1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1738441658
8D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/RTL/Binary_Decoder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/RTL/Binary_Decoder.v
L0 1
Z3 OL;L;10.4;61
r1
!s85 0
31
!s108 1738444809.076000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/RTL/Binary_Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/RTL|D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/RTL/Binary_Decoder.v|
!i113 0
Z4 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@binary_@decoder
vStimulate_Binary_Decoder
R1
!i10b 1
!s100 ?RS2QhWI^`n^[<UIRb]Kf2
IJLeRL6Uacm=M?f_OLJ``C0
R2
R0
w1738443378
8D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/../Stimulation/Stimulate_Binary_Decoder.v
FD:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/../Stimulation/Stimulate_Binary_Decoder.v
L0 4
R3
r1
!s85 0
31
!s108 1738444809.154000
!s107 D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/../Stimulation/Stimulate_Binary_Decoder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/../Stimulation|D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/../Stimulation/Stimulate_Binary_Decoder.v|
!i113 0
R4
!s92 -vlog01compat -work work +incdir+D:/TylerHong/Development/Learn/Learning-FPGA/20250131-Binary-Decoder/Quartus-Project/../Stimulation -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@stimulate_@binary_@decoder
