# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../practica1.srcs/sources_1/new/Mis_Tipos.vhd" \
"../../../../practica1.srcs/sim_1/new/Mi_Logica_TB.vhd" \

# Do not sort compile order
nosort
