use std::sync::Arc;
#[cfg(feature = "debug")]
use std::sync::mpsc::TryRecvError;
#[cfg(feature = "debug")]
use std::thread::JoinHandle;

use tracing::{debug, info};
use vm_memory::Bytes;

use crate::arch::{self, Arch, BootInfo};
#[cfg(all(feature = "kvm", target_os = "linux"))]
use crate::backend::kvm::KvmVm;
use crate::backend::{self, Vm};
#[cfg(all(feature = "kvm", target_os = "linux"))]
use crate::config::BackendKind;
use crate::config::VmConfig;
use crate::backend::emulator::x86_64::get_total_instruction_count;
use crate::cpu::{CpuState, VCpu, VcpuExit};
use crate::snapshot::{EmulatorState, Snapshot, SnapshotConfig};
#[cfg(feature = "debug")]
use crate::gdb::{self, GdbCommand, GdbResponse, VmmGdbChannels};
use crate::devices::bus::{IoBus, IoDevice, IoRange, MmioBus, MmioRange};
use crate::devices::lapic::{LapicDevice, LocalApic, IpiRequest, IpiTarget, LAPIC_BASE, LAPIC_SIZE};
use crate::devices::pic::{DualPic, MasterPicDevice, SlavePicDevice};
use crate::devices::pit::Pit;
use crate::devices::serial::{Serial16550, SerialMmioDevice};
use crate::error::{Error, Result};
use crate::memory::GuestMemoryWrapper;

const SERIAL_BASE: u16 = 0x3f8;

/// Wrapper to make Pit implement IoDevice via shared reference
struct PitDevice {
    pit: Arc<std::sync::Mutex<Pit>>,
}

impl PitDevice {
    fn new(pit: Arc<std::sync::Mutex<Pit>>) -> Self {
        PitDevice { pit }
    }
}

impl IoDevice for PitDevice {
    fn read(&mut self, port: u16) -> u8 {
        if let Ok(mut pit) = self.pit.lock() {
            pit.read(port)
        } else {
            0xFF
        }
    }

    fn write(&mut self, port: u16, value: u8) {
        if let Ok(mut pit) = self.pit.lock() {
            pit.write(port, value);
        }
    }
}

pub struct Vmm {
    vm: Box<dyn Vm>,
    guest_mem: GuestMemoryWrapper,
    io_bus: IoBus,
    mmio_bus: MmioBus,
    serial: Arc<std::sync::Mutex<Serial16550>>,
    pit: Arc<std::sync::Mutex<Pit>>,
    pic: Arc<std::sync::Mutex<DualPic>>,
    lapic: Arc<std::sync::Mutex<LocalApic>>,
    vcpus: Vec<Box<dyn VCpu>>,
    arch: Box<dyn Arch>,
    boot_info: BootInfo,
    serial_mmio_base: Option<u64>,
    serial_irq: Option<u32>,
    /// GDB server channels (when --features debug and --gdb is used).
    #[cfg(feature = "debug")]
    gdb_channels: Option<VmmGdbChannels>,
    /// GDB server thread handle.
    #[cfg(feature = "debug")]
    gdb_thread: Option<JoinHandle<()>>,
    /// Whether in single-step mode for GDB.
    #[cfg(feature = "debug")]
    gdb_single_step: bool,
    /// Whether GDB requested a stop.
    #[cfg(feature = "debug")]
    gdb_stopped: bool,
    /// Software breakpoints: addr -> original byte.
    #[cfg(feature = "debug")]
    gdb_breakpoints: std::collections::HashMap<u64, u8>,
    /// Wait for GDB connection before starting.
    #[cfg(feature = "debug")]
    wait_gdb: bool,
    /// Snapshot configuration
    snapshot_config: Option<SnapshotConfig>,
    /// Last instruction count when snapshot was taken
    last_snapshot_insn: u64,
}

impl Vmm {
    pub fn new(config: VmConfig) -> Result<Self> {
        info!(
            vcpus = config.vcpus,
            mem_bytes = config.memory.bytes(),
            "initializing VMM"
        );

        // Initialize instruction tracing if requested (requires trace feature)
        #[cfg(feature = "trace")]
        if let Some(ref trace_path) = config.trace {
            crate::trace::init(trace_path)
                .map_err(|e| Error::InvalidConfig(format!("failed to open trace file: {}", e)))?;
            info!(trace_path = ?trace_path, "instruction tracing enabled");
        }
        #[cfg(not(feature = "trace"))]
        if config.trace.is_some() {
            return Err(Error::InvalidConfig(
                "--trace requires building with --features trace".to_string()
            ));
        }

        // Create backend
        let backend = backend::create(&config)?;
        info!(backend = backend.name(), "using backend");

        // Create VM
        let vm = backend.create_vm()?;

        // Allocate guest memory
        let guest_mem = GuestMemoryWrapper::new(config.memory.bytes())?;

        // Register memory with VM (backend-specific)
        #[cfg(all(feature = "kvm", target_os = "linux"))]
        if matches!(config.backend, BackendKind::Kvm) {
            let kvm_vm = vm
                .as_any()
                .downcast_ref::<KvmVm>()
                .ok_or_else(|| Error::InvalidConfig("expected KVM VM".to_string()))?;
            guest_mem.register(kvm_vm.vm_fd())?;
        }
        // Emulator accesses memory directly, no registration needed

        // Setup architecture
        let arch = arch::from_kind(config.arch);
        info!(arch = arch.name(), "selected architecture");

        // Setup I/O devices
        let mut io_bus = IoBus::new();
        let mut mmio_bus = MmioBus::new();
        arch.setup_devices(&mut io_bus, &mut mmio_bus)?;

        let serial_mmio_base = arch.serial_mmio_base();
        let serial_irq = arch.serial_irq();

        // Create serial device with input enabled
        let serial = Arc::new(std::sync::Mutex::new(Serial16550::new(SERIAL_BASE)));
        if let Ok(mut serial_guard) = serial.lock() {
            if let Some(base) = serial_mmio_base {
                serial_guard.set_mmio_base(base);
            }
            serial_guard.enable_input();
        }
        if let Some(base) = serial_mmio_base {
            mmio_bus.register(
                MmioRange { base, len: 8 },
                Box::new(SerialMmioDevice::new(serial.clone())),
            )?;
        }

        // Create PIT (Programmable Interval Timer) at ports 0x40-0x43
        let pit = Arc::new(std::sync::Mutex::new(Pit::new()));

        // Create PIC (Programmable Interrupt Controller)
        let pic = Arc::new(std::sync::Mutex::new(DualPic::new()));

        // Register PIT on I/O bus
        io_bus.register(
            IoRange { base: 0x40, len: 4 },
            Box::new(PitDevice::new(pit.clone())),
        )?;

        // Register master PIC (0x20-0x21)
        io_bus.register(
            IoRange { base: 0x20, len: 2 },
            Box::new(MasterPicDevice::new(pic.clone())),
        )?;

        // Register slave PIC (0xA0-0xA1)
        io_bus.register(
            IoRange { base: 0xA0, len: 2 },
            Box::new(SlavePicDevice::new(pic.clone())),
        )?;

        // Create and register Local APIC at 0xFEE00000
        let lapic = Arc::new(std::sync::Mutex::new(LocalApic::new(0)));
        mmio_bus.register(
            MmioRange {
                base: LAPIC_BASE,
                len: LAPIC_SIZE,
            },
            Box::new(LapicDevice::new(lapic.clone())),
        )?;

        // Load kernel
        let boot_info = arch.load_kernel(guest_mem.memory(), &config)?;

        // Initialize VM (backend-specific)
        #[cfg(all(feature = "kvm", target_os = "linux"))]
        if matches!(config.backend, BackendKind::Kvm) {
            let kvm_vm = vm
                .as_any()
                .downcast_ref::<KvmVm>()
                .ok_or_else(|| Error::InvalidConfig("expected KVM VM".to_string()))?;
            arch.init_vm(kvm_vm, &boot_info)?;
        }
        // Emulator doesn't need VM-level initialization

        debug!("creating vCPUs");
        // Create vCPUs
        let mem_arc = Arc::new(guest_mem.memory().clone());
        let mut vcpus = Vec::with_capacity(config.vcpus as usize);
        for cpu_id in 0..config.vcpus {
            debug!(cpu_id, "creating vCPU");
            let mut vcpu = vm.create_vcpu(cpu_id as u32, mem_arc.clone())?;
            debug!(cpu_id, "created vCPU, setting initial state");

            // Setup initial CPU state for BSP (cpu 0)
            if cpu_id == 0 {
                let initial_state = arch.initial_cpu_state(guest_mem.memory(), &boot_info)?;
                vcpu.set_state(&initial_state)?;
            }

            debug!(vcpu_id = cpu_id, "created vCPU");
            vcpus.push(vcpu);
        }

        // Initialize GDB server if configured
        #[cfg(feature = "debug")]
        let (gdb_channels, gdb_thread) = if let Some(port) = config.gdb_port {
            let (gdb_ch, vmm_ch) = gdb::create_channels();
            let handle = gdb::spawn_server(port, gdb_ch, config.wait_gdb)
                .map_err(|e| Error::InvalidConfig(format!("failed to start GDB server: {}", e)))?;
            (Some(vmm_ch), Some(handle))
        } else {
            (None, None)
        };

        #[cfg(not(feature = "debug"))]
        if config.gdb_port.is_some() {
            return Err(Error::InvalidConfig(
                "--gdb requires building with --features debug".to_string(),
            ));
        }

        Ok(Vmm {
            vm,
            guest_mem,
            io_bus,
            mmio_bus,
            serial,
            pit,
            pic,
            lapic,
            vcpus,
            arch,
            boot_info,
            serial_mmio_base,
            serial_irq,
            #[cfg(feature = "debug")]
            gdb_channels,
            #[cfg(feature = "debug")]
            gdb_thread,
            #[cfg(feature = "debug")]
            gdb_single_step: false,
            #[cfg(feature = "debug")]
            gdb_stopped: false,
            #[cfg(feature = "debug")]
            gdb_breakpoints: std::collections::HashMap::new(),
            #[cfg(feature = "debug")]
            wait_gdb: config.wait_gdb,
            snapshot_config: if config.snapshot_interval > 0 || !config.snapshot_at.is_empty() {
                Some(SnapshotConfig {
                    interval: config.snapshot_interval,
                    at_instructions: config.snapshot_at.clone(),
                    output_dir: config.snapshot_dir
                        .as_ref()
                        .map(|p| p.to_string_lossy().to_string())
                        .unwrap_or_else(|| ".".to_string()),
                    prefix: "snapshot".to_string(),
                })
            } else {
                None
            },
            last_snapshot_insn: 0,
        })
    }

    pub fn run(&mut self) -> Result<()> {
        info!("starting vCPU 0");

        // Wait for GDB connection if --wait-gdb was specified
        #[cfg(feature = "debug")]
        if self.wait_gdb {
            if let Some(ref channels) = self.gdb_channels {
                info!("Waiting for GDB to connect and send command...");
                // Block until we receive a command from GDB
                match channels.cmd_rx.recv() {
                    Ok(cmd) => {
                        info!("GDB connected, received initial command");
                        // Handle the initial command and stop
                        self.gdb_stopped = true;
                        if let Some(should_break) = self.handle_gdb_command(cmd)? {
                            if should_break {
                                return Ok(());
                            }
                        }
                    }
                    Err(_) => {
                        info!("GDB channel closed before connection");
                    }
                }
            }
        }

        loop {
            // Poll for input before running vCPU
            if let Ok(mut serial) = self.serial.lock() {
                serial.poll_input();

                if serial.has_pending_interrupt() {
                    if let Some(irq) = self.serial_irq {
                        let _ = self.vm.set_irq_line(irq, true);
                        let _ = self.vm.set_irq_line(irq, false);
                    }
                }
            }

            // Tick the PIT and check for timer interrupts
            if let Ok(mut pit) = self.pit.lock() {
                if pit.tick() {
                    // Timer fired - raise IRQ 0 via the PIC
                    if let Ok(mut pic) = self.pic.lock() {
                        pic.set_irq(0, true);
                    }
                }
            }

            // Tick the LAPIC timer and check for timer interrupts
            {
                let vcpu = self
                    .vcpus
                    .get_mut(0)
                    .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;

                if let Ok(mut lapic) = self.lapic.lock() {
                    if let Some(vector) = lapic.tick() {
                        // LAPIC timer interrupt - inject directly if possible
                        if vcpu.can_inject_interrupt() {
                            if vcpu.inject_interrupt(vector).unwrap_or(false) {
                                lapic.clear_timer_pending();
                            }
                        }
                    } else if lapic.has_pending_timer() && vcpu.can_inject_interrupt() {
                        // Previously pending timer interrupt
                        let vector = lapic.timer_vector();
                        if vcpu.inject_interrupt(vector).unwrap_or(false) {
                            lapic.clear_timer_pending();
                        }
                    }
                }
            }

            // Handle LAPIC IPI delivery
            {
                let vcpu = self
                    .vcpus
                    .get_mut(0)
                    .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;

                if let Ok(mut lapic) = self.lapic.lock() {
                    // Handle pending NMI from self-IPI
                    if lapic.has_pending_nmi() {
                        if vcpu.inject_nmi().unwrap_or(false) {
                            lapic.clear_pending_nmi();
                        }
                    }

                    // Check for pending interrupts in IRR (from self-IPIs)
                    if vcpu.can_inject_interrupt() {
                        if let Some(vector) = lapic.get_pending_vector() {
                            if vcpu.inject_interrupt(vector).unwrap_or(false) {
                                lapic.ack_interrupt(vector);
                            }
                        }
                    }

                    // Handle IPI requests (for multi-CPU, but log for now)
                    if let Some(ipi) = lapic.take_pending_ipi() {
                        match ipi {
                            IpiRequest::Fixed { vector, ref target } |
                            IpiRequest::LowestPriority { vector, ref target } => {
                                // For single-CPU, only AllIncludingSelf matters
                                // (self-targeting is already handled via IRR)
                                match target {
                                    IpiTarget::AllIncludingSelf => {
                                        // Already delivered to self via IRR
                                        debug!("IPI Fixed vector {:#x} to all (self already in IRR)", vector);
                                    }
                                    IpiTarget::AllExcludingSelf => {
                                        // No other CPUs in single-CPU mode
                                        debug!("IPI Fixed vector {:#x} to all-except-self (no other CPUs)", vector);
                                    }
                                    _ => {
                                        debug!("IPI Fixed vector {:#x} to {:?}", vector, target);
                                    }
                                }
                            }
                            IpiRequest::Nmi { ref target } => {
                                match target {
                                    IpiTarget::AllIncludingSelf => {
                                        // Self-NMI already pending
                                        debug!("IPI NMI to all (self already pending)");
                                    }
                                    IpiTarget::AllExcludingSelf => {
                                        debug!("IPI NMI to all-except-self (no other CPUs)");
                                    }
                                    _ => {
                                        debug!("IPI NMI to {:?}", target);
                                    }
                                }
                            }
                            IpiRequest::Init { ref target } => {
                                // INIT is used to reset CPUs - primarily for SMP startup
                                debug!("IPI INIT to {:?} (ignored in single-CPU mode)", target);
                            }
                            IpiRequest::Sipi { vector, ref target } => {
                                // SIPI starts AP CPUs - not applicable for single-CPU
                                debug!(
                                    "IPI SIPI vector={:#x} (start addr={:#x}) to {:?} (ignored in single-CPU mode)",
                                    vector,
                                    (vector as u32) * 0x1000,
                                    target
                                );
                            }
                            IpiRequest::Smi { ref target } => {
                                // SMI triggers System Management Mode
                                debug!("IPI SMI to {:?} (SMM not implemented)", target);
                            }
                        }
                    }
                }
            }

            // Check for pending PIC interrupts and inject them
            {
                let vcpu = self
                    .vcpus
                    .get_mut(0)
                    .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;

                let can_inject = vcpu.can_inject_interrupt();
                if let Ok(mut pic) = self.pic.lock() {
                    if pic.has_pending() {
                        if can_inject {
                            if let Some(vector) = pic.get_pending_vector() {
                                let _ = vcpu.inject_interrupt(vector);
                            }
                        }
                    }
                }
            }

            // Handle GDB commands (non-blocking)
            #[cfg(feature = "debug")]
            if let Some(ref channels) = self.gdb_channels {
                match channels.cmd_rx.try_recv() {
                    Ok(cmd) => {
                        if let Some(should_break) = self.handle_gdb_command(cmd)? {
                            if should_break {
                                break;
                            }
                            continue;
                        }
                    }
                    Err(TryRecvError::Empty) => {}
                    Err(TryRecvError::Disconnected) => {
                        // GDB disconnected, continue without GDB
                        debug!("GDB disconnected");
                    }
                }
            }

            // If GDB stopped us, wait for continue/step command
            #[cfg(feature = "debug")]
            if self.gdb_stopped {
                if let Some(ref channels) = self.gdb_channels {
                    match channels.cmd_rx.recv() {
                        Ok(cmd) => {
                            if let Some(should_break) = self.handle_gdb_command(cmd)? {
                                if should_break {
                                    break;
                                }
                                // Command handled but didn't resume execution, wait for more
                                continue;
                            }
                            // Command returned None = resume execution (step/continue)
                            // Fall through to run the VCPU
                        }
                        Err(_) => {
                            // GDB disconnected
                            self.gdb_stopped = false;
                        }
                    }
                } else {
                    continue;
                }
            }

            let exit = {
                let vcpu = self
                    .vcpus
                    .get_mut(0)
                    .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;
                vcpu.run()?
            };

            // Check if we should take a snapshot (outside vcpu borrow scope)
            if self.snapshot_config.is_some() {
                let insn_count = get_total_instruction_count();
                self.maybe_snapshot(insn_count)?;
            }

            // Re-borrow vcpu for exit handling
            let vcpu = self
                .vcpus
                .get_mut(0)
                .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;

            match exit {
                VcpuExit::Hlt => {
                    // HLT is normal - kernel waits for interrupts
                    continue;
                }
                VcpuExit::Shutdown => {
                    match vcpu.get_state()? {
                        CpuState::X86_64(state) => {
                            let regs = state.regs;
                            let sregs = state.sregs;
                            info!(
                                rip = format!("{:#x}", regs.rip),
                                rsp = format!("{:#x}", regs.rsp),
                                rsi = format!("{:#x}", regs.rsi),
                                rflags = format!("{:#x}", regs.rflags),
                                cr0 = format!("{:#x}", sregs.cr0),
                                cr3 = format!("{:#x}", sregs.cr3),
                                cr4 = format!("{:#x}", sregs.cr4),
                                cs_sel = format!("{:#x}", sregs.cs.selector),
                                cs_base = format!("{:#x}", sregs.cs.base),
                                ds_sel = format!("{:#x}", sregs.ds.selector),
                                gdt_base = format!("{:#x}", sregs.gdt.base),
                                gdt_limit = format!("{:#x}", sregs.gdt.limit),
                                "vCPU shutdown"
                            );
                        }
                        CpuState::Hexagon(state) => {
                            let regs = state.regs;
                            let sp = regs.r[29];
                            info!(
                                pc = format!("{:#x}", regs.pc()),
                                sp = format!("{:#x}", sp),
                                usr = format!("{:#x}", regs.usr()),
                                "vCPU shutdown"
                            );
                        }
                    }
                    break;
                }
                VcpuExit::IoIn { port, size } => {
                    debug!(port = port, size = size, "PIO read");
                    let is_serial = port >= SERIAL_BASE && port < SERIAL_BASE + 8;
                    let mut data = vec![0u8; size as usize];
                    if is_serial {
                        if let Ok(mut serial) = self.serial.lock() {
                            for (i, byte) in data.iter_mut().enumerate() {
                                *byte = IoDevice::read(&mut *serial, port + i as u16);
                            }
                        }
                    } else {
                        self.io_bus.read(port, &mut data)?;
                    }
                    vcpu.complete_io_in(&data);
                }
                VcpuExit::IoOut { port, data } => {
                    debug!(port = port, size = data.len(), "PIO write");

                    // ACPI shutdown port (0x604, value 0x2000 = S5 power off)
                    if port == 0x604 && data.len() >= 2 {
                        let val = u16::from_le_bytes([data[0], data[1]]);
                        if val == 0x2000 {
                            info!("ACPI shutdown requested");
                            break;
                        }
                    }

                    let is_serial = port >= SERIAL_BASE && port < SERIAL_BASE + 8;
                    if is_serial {

                        if let Ok(mut serial) = self.serial.lock() {
                            for (i, byte) in data.iter().enumerate() {
                                IoDevice::write(&mut *serial, port + i as u16, *byte);
                            }
                            if port == SERIAL_BASE {
                                if let Some(irq) = self.serial_irq {
                                    let _ = self.vm.set_irq_line(irq, true);
                                    let _ = self.vm.set_irq_line(irq, false);
                                }
                            }
                        }
                    } else if port == 0xE9 {
                        // Bochs debug port - output directly
                        for byte in &data {
                            eprint!("{}", *byte as char);
                        }
                    } else {
                        self.io_bus.write(port, &data)?;
                    }
                }
                VcpuExit::MmioRead { addr, size } => {
                    let mut data = vec![0u8; size as usize];
                    self.mmio_bus.read(addr, &mut data)?;
                    vcpu.complete_io_in(&data);
                }
                VcpuExit::MmioWrite { addr, data } => {
                    self.mmio_bus.write(addr, &data)?;
                }
                VcpuExit::SystemEvent { .. } => break,
                VcpuExit::FailEntry { reason } => {
                    return Err(Error::KernelLoad(format!(
                        "vCPU fail entry: reason={reason:#x}"
                    )))
                }
                VcpuExit::InternalError => {
                    return Err(Error::KernelLoad("vCPU internal error".to_string()))
                }
                VcpuExit::Debug => {
                    // INT3 breakpoint - kernel debugging, just continue
                    continue;
                }
                VcpuExit::Exception(vector) => {
                    // Check for breakpoint exception (vector 3) when GDB is attached
                    #[cfg(feature = "debug")]
                    if vector == 3 && self.gdb_channels.is_some() {
                        // INT3 was hit - RIP is now AFTER the INT3, back up 1 byte
                        let bp_addr = vcpu.get_regs().map(|r| r.rip).unwrap_or(0) - 1;

                        // Check if this is one of our breakpoints
                        if let Some(orig_byte) = self.gdb_breakpoints.get(&bp_addr) {
                            debug!(addr = format!("{:#x}", bp_addr), "Software breakpoint hit");
                            // Restore original byte so we can re-execute the instruction
                            let mem = self.guest_mem.memory();
                            let _ = mem.write_slice(&[*orig_byte], vm_memory::GuestAddress(bp_addr));
                            debug!(addr = format!("{:#x}", bp_addr), orig = format!("{:#x}", orig_byte), "Restored original byte");
                            // Invalidate decode cache so the CPU re-reads the instruction
                            vcpu.invalidate_code_cache(bp_addr);

                            // Back up RIP to point at the breakpoint address (so user can re-execute)
                            let mut regs = vcpu.get_regs().unwrap_or_default();
                            regs.rip = bp_addr;
                            let _ = vcpu.set_regs(&regs);
                        } else {
                            // Natural INT3 in the code (not our breakpoint)
                            // Don't back up RIP - leave it past the INT3 so continue works
                            debug!(addr = format!("{:#x}", bp_addr), "Natural INT3 instruction hit");
                        }

                        // Notify GDB
                        if let Some(ref channels) = self.gdb_channels {
                            let _ = channels.resp_tx.send(GdbResponse::StopReply(5)); // SIGTRAP
                        }
                        self.gdb_stopped = true;
                        self.gdb_single_step = false;
                        continue;
                    }
                    // Other exceptions - just continue for now
                    continue;
                }
                #[cfg(feature = "debug")]
                VcpuExit::GdbBreakpoint { addr } => {
                    debug!(addr = format!("{:#x}", addr), "GDB breakpoint hit");
                    if let Some(ref channels) = self.gdb_channels {
                        let _ = channels.resp_tx.send(GdbResponse::StopReply(5)); // SIGTRAP
                    }
                    self.gdb_stopped = true;
                    self.gdb_single_step = false;
                    continue;
                }
                #[cfg(feature = "debug")]
                VcpuExit::GdbStep => {
                    debug!("GDB single step complete");

                    // Re-apply all breakpoints (in case we stepped over one)
                    let mem = self.guest_mem.memory();
                    for (addr, _orig) in &self.gdb_breakpoints {
                        let _ = mem.write_slice(&[0xCC], vm_memory::GuestAddress(*addr));
                        // Invalidate decode cache for this breakpoint address
                        vcpu.invalidate_code_cache(*addr);
                    }

                    if let Some(ref channels) = self.gdb_channels {
                        let _ = channels.resp_tx.send(GdbResponse::StopReply(5)); // SIGTRAP
                    }
                    self.gdb_stopped = true;
                    self.gdb_single_step = false;
                    continue;
                }
                exit => {
                    return Err(Error::KernelLoad(format!("unhandled exit: {exit:?}")))
                }
            }
        }

        // Flush and close trace file
        #[cfg(feature = "trace")]
        crate::trace::close();

        Ok(())
    }

    pub fn boot_info(&self) -> &BootInfo {
        &self.boot_info
    }

    pub fn guest_mem(&self) -> &GuestMemoryWrapper {
        &self.guest_mem
    }

    pub fn arch(&self) -> &dyn Arch {
        self.arch.as_ref()
    }

    /// Take a snapshot of the current VM state
    pub fn take_snapshot(&self, insn_count: u64) -> Result<Snapshot> {
        let vcpu = self.vcpus.get(0)
            .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;

        let cpu_state = vcpu.get_state()?;
        let emulator_state = vcpu.get_emulator_state().unwrap_or_default();
        let memory = self.guest_mem.read_all();

        Snapshot::new(insn_count, cpu_state, emulator_state, &memory)
    }

    /// Check if we should take a snapshot and do so if needed
    fn maybe_snapshot(&mut self, insn_count: u64) -> Result<()> {
        let should_snapshot = if let Some(ref config) = self.snapshot_config {
            // Check interval-based snapshotting
            if config.interval > 0 && insn_count >= self.last_snapshot_insn + config.interval {
                true
            } else {
                // Check if we passed any specific instruction counts
                config.at_instructions.iter().any(|&at| {
                    at > self.last_snapshot_insn && at <= insn_count
                })
            }
        } else {
            false
        };

        if should_snapshot {
            let snapshot = self.take_snapshot(insn_count)?;
            let filename = self.snapshot_config.as_ref()
                .map(|c| c.filename(insn_count))
                .unwrap_or_else(|| format!("snapshot_{:012}.snap", insn_count));

            info!(
                filename = %filename,
                insn_count = insn_count,
                summary = %snapshot.summary(),
                "saving snapshot"
            );

            snapshot.save(&filename)?;
            self.last_snapshot_insn = insn_count;
        }

        Ok(())
    }

    /// Restore VM state from a snapshot
    pub fn restore_snapshot(&mut self, snapshot: &Snapshot) -> Result<()> {
        // Restore CPU state
        let vcpu = self.vcpus.get_mut(0)
            .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;
        vcpu.set_state(&snapshot.cpu_state)?;
        vcpu.set_emulator_state(&snapshot.emulator_state)?;

        // Decompress and restore memory
        let memory = snapshot.decompress_memory()?;
        self.guest_mem.write_all(&memory)?;

        info!(
            insn_count = snapshot.instruction_count,
            summary = %snapshot.summary(),
            "restored snapshot"
        );

        Ok(())
    }

    /// Handle a GDB command from the debug server.
    /// Returns Some(true) to break the run loop, Some(false) to continue, None for commands that resume execution.
    #[cfg(feature = "debug")]
    fn handle_gdb_command(&mut self, cmd: GdbCommand) -> Result<Option<bool>> {
        use crate::gdb::registers::{pack_registers, unpack_registers};
        use crate::gdb::protocol::encode_hex;

        let channels = match &self.gdb_channels {
            Some(ch) => ch,
            None => return Ok(None),
        };

        match cmd {
            GdbCommand::Continue => {
                self.gdb_stopped = false;
                self.gdb_single_step = false;
                // Disable single-step mode on vcpu
                if let Some(vcpu) = self.vcpus.get_mut(0) {
                    vcpu.set_single_step(false);
                }
                return Ok(None); // Resume execution
            }
            GdbCommand::Step => {
                self.gdb_stopped = false;
                self.gdb_single_step = true;
                // Enable single-step mode on vcpu
                if let Some(vcpu) = self.vcpus.get_mut(0) {
                    vcpu.set_single_step(true);
                }
                return Ok(None); // Resume execution for one instruction
            }
            GdbCommand::Interrupt => {
                // Debugger requested pause (Ctrl+C / suspend)
                self.gdb_stopped = true;
                self.gdb_single_step = false;
                if let Some(vcpu) = self.vcpus.get_mut(0) {
                    vcpu.set_single_step(false);
                }
                let _ = channels.resp_tx.send(GdbResponse::StopReply(2)); // SIGINT
            }
            GdbCommand::ReadRegisters => {
                let vcpu = self.vcpus.get(0)
                    .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;
                match vcpu.get_state()? {
                    CpuState::X86_64(state) => {
                        let hex = pack_registers(&state);
                        let _ = channels.resp_tx.send(GdbResponse::Registers(hex));
                    }
                    _ => {
                        let _ = channels.resp_tx.send(GdbResponse::Error(1));
                    }
                }
            }
            GdbCommand::WriteRegisters(data) => {
                let vcpu = self.vcpus.get_mut(0)
                    .ok_or_else(|| Error::InvalidConfig("no vcpu available".to_string()))?;
                match vcpu.get_state()? {
                    CpuState::X86_64(mut state) => {
                        let hex = String::from_utf8_lossy(&data).to_string();
                        if unpack_registers(&hex, &mut state) {
                            vcpu.set_state(&CpuState::X86_64(state))?;
                            let _ = channels.resp_tx.send(GdbResponse::Ok);
                        } else {
                            let _ = channels.resp_tx.send(GdbResponse::Error(1));
                        }
                    }
                    _ => {
                        let _ = channels.resp_tx.send(GdbResponse::Error(1));
                    }
                }
            }
            GdbCommand::ReadMemory { addr, len } => {
                let mem = self.guest_mem.memory();
                let mut data = vec![0u8; len];
                if mem.read_slice(&mut data, vm_memory::GuestAddress(addr)).is_ok() {
                    let hex = encode_hex(&data);
                    let _ = channels.resp_tx.send(GdbResponse::Memory(hex));
                } else {
                    let _ = channels.resp_tx.send(GdbResponse::Error(1));
                }
            }
            GdbCommand::WriteMemory { addr, data } => {
                let mem = self.guest_mem.memory();
                if mem.write_slice(&data, vm_memory::GuestAddress(addr)).is_ok() {
                    let _ = channels.resp_tx.send(GdbResponse::Ok);
                } else {
                    let _ = channels.resp_tx.send(GdbResponse::Error(1));
                }
            }
            GdbCommand::SetBreakpoint { addr } => {
                // Read original byte and patch with INT3 (0xCC)
                let mem = self.guest_mem.memory();
                let mut orig = [0u8; 1];
                if mem.read_slice(&mut orig, vm_memory::GuestAddress(addr)).is_ok() {
                    if mem.write_slice(&[0xCC], vm_memory::GuestAddress(addr)).is_ok() {
                        // Store original byte for later restoration
                        self.gdb_breakpoints.insert(addr, orig[0]);
                        debug!(addr = format!("{:#x}", addr), orig = format!("{:#x}", orig[0]), "Set breakpoint");
                        // Invalidate decode cache so CPU re-reads the instruction
                        if let Some(vcpu) = self.vcpus.get_mut(0) {
                            vcpu.invalidate_code_cache(addr);
                        }
                        let _ = channels.resp_tx.send(GdbResponse::Ok);
                    } else {
                        let _ = channels.resp_tx.send(GdbResponse::Error(1));
                    }
                } else {
                    let _ = channels.resp_tx.send(GdbResponse::Error(1));
                }
            }
            GdbCommand::RemoveBreakpoint { addr } => {
                // Restore original byte from tracking map
                let mem = self.guest_mem.memory();
                if let Some(orig) = self.gdb_breakpoints.remove(&addr) {
                    if mem.write_slice(&[orig], vm_memory::GuestAddress(addr)).is_ok() {
                        debug!(addr = format!("{:#x}", addr), orig = format!("{:#x}", orig), "Removed breakpoint");
                        // Invalidate decode cache so CPU re-reads the instruction
                        if let Some(vcpu) = self.vcpus.get_mut(0) {
                            vcpu.invalidate_code_cache(addr);
                        }
                        let _ = channels.resp_tx.send(GdbResponse::Ok);
                    } else {
                        // Failed to write, put it back in the map
                        self.gdb_breakpoints.insert(addr, orig);
                        let _ = channels.resp_tx.send(GdbResponse::Error(1));
                    }
                } else {
                    // No breakpoint at this address
                    debug!(addr = format!("{:#x}", addr), "No breakpoint to remove");
                    let _ = channels.resp_tx.send(GdbResponse::Ok);
                }
            }
            GdbCommand::QueryHaltReason => {
                let _ = channels.resp_tx.send(GdbResponse::StopReply(5)); // SIGTRAP
            }
            GdbCommand::Detach => {
                self.gdb_stopped = false;
                self.gdb_single_step = false;
                let _ = channels.resp_tx.send(GdbResponse::Detached);
                return Ok(Some(false));
            }
            GdbCommand::Kill => {
                return Ok(Some(true)); // Break run loop
            }
        }

        Ok(Some(false)) // Don't break, but don't resume execution either
    }
}
