Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlslice_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlslice_0_0 (xilinx.com:ip:xlslice:1.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconstant_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconstant_0_0 (xilinx.com:ip:xlconstant:1.1) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_0_1 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_xlconcat_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_xlconcat_0_0 (xilinx.com:ip:xlconcat:2.1) from (Rev. 1) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_clk_wiz_1_100M_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_rst_clk_wiz_1_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_microblaze_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_microblaze_0_0 from xilinx.com:ip:microblaze:10.0 (Rev. 7) to xilinx.com:ip:microblaze:11.0 (Rev. 1)

2. Upgrade messages
-------------------

Set parameter C_BASE_VECTORS to value 0x0000000000000000 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mdm_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mdm_1_0 (xilinx.com:ip:mdm:3.2) from (Rev. 14) to (Rev. 16)

2. Upgrade messages
-------------------

Set parameter C_M_AXIS_ID_WIDTH to value 7 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_lmb_bram_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_lmb_bram_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 1) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ilmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_ilmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 15) to (Rev. 16)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_dlmb_bram_if_cntlr_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_dlmb_bram_if_cntlr_0 (xilinx.com:ip:lmb_bram_if_cntlr:4.0) from (Rev. 15) to (Rev. 16)

2. Upgrade messages
-------------------

Set parameter C_MASK1 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK2 to value 0x0000000000800000 (source 'default')
Set parameter C_MASK3 to value 0x0000000000800000 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_clk_wiz_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_clk_wiz_1_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 1) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_c_shift_ram_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_c_shift_ram_0_1 (xilinx.com:ip:c_shift_ram:12.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_c_shift_ram_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_c_shift_ram_0_0 (xilinx.com:ip:c_shift_ram:12.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_c_addsub_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_c_addsub_0_1 (xilinx.com:ip:c_addsub:12.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_c_addsub_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_c_addsub_0_0 (xilinx.com:ip:c_addsub:12.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_uartlite_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_uartlite_0_0 (xilinx.com:ip:axi_uartlite:2.0) from (Rev. 21) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_quad_spi_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_axi_quad_spi_0_1 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 16) to (Rev. 18)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '16' on parameter 'FIFO Depth' due to the following failure - 
Value '16' is out of the range for parameter 'FIFO Depth(C_FIFO_DEPTH)' for BD Cell 'design_1_axi_quad_spi_0_1' . Valid values are - 0
. Restoring to an old valid value of '0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 -user_name design_1_axi_quad_spi_0_1
set_property -dict "\
  CONFIG.AXI_FULL.ADDR_WIDTH {24} \
  CONFIG.AXI_FULL.ARUSER_WIDTH {0} \
  CONFIG.AXI_FULL.AWUSER_WIDTH {0} \
  CONFIG.AXI_FULL.BUSER_WIDTH {0} \
  CONFIG.AXI_FULL.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.AXI_FULL.DATA_WIDTH {32} \
  CONFIG.AXI_FULL.FREQ_HZ {100000000} \
  CONFIG.AXI_FULL.HAS_BRESP {1} \
  CONFIG.AXI_FULL.HAS_BURST {1} \
  CONFIG.AXI_FULL.HAS_CACHE {1} \
  CONFIG.AXI_FULL.HAS_LOCK {1} \
  CONFIG.AXI_FULL.HAS_PROT {1} \
  CONFIG.AXI_FULL.HAS_QOS {0} \
  CONFIG.AXI_FULL.HAS_REGION {0} \
  CONFIG.AXI_FULL.HAS_RRESP {1} \
  CONFIG.AXI_FULL.HAS_WSTRB {1} \
  CONFIG.AXI_FULL.ID_WIDTH {0} \
  CONFIG.AXI_FULL.MAX_BURST_LENGTH {16} \
  CONFIG.AXI_FULL.NUM_READ_OUTSTANDING {2} \
  CONFIG.AXI_FULL.NUM_READ_THREADS {1} \
  CONFIG.AXI_FULL.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.AXI_FULL.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_FULL.PHASE {0.0} \
  CONFIG.AXI_FULL.PROTOCOL {AXI4} \
  CONFIG.AXI_FULL.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_FULL.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_FULL.RUSER_WIDTH {0} \
  CONFIG.AXI_FULL.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_FULL.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_FULL.WUSER_WIDTH {0} \
  CONFIG.Async_Clk {1} \
  CONFIG.C_DUAL_QUAD_MODE {0} \
  CONFIG.C_FAMILY {zynq} \
  CONFIG.C_FIFO_DEPTH {16} \
  CONFIG.C_INSTANCE {axi_quad_spi_inst} \
  CONFIG.C_NUM_SS_BITS {1} \
  CONFIG.C_NUM_TRANSFER_BITS {8} \
  CONFIG.C_SCK_RATIO {2} \
  CONFIG.C_SCK_RATIO1 {1} \
  CONFIG.C_SELECT_XPM {0} \
  CONFIG.C_SHARED_STARTUP {0} \
  CONFIG.C_SPI_MEMORY {1} \
  CONFIG.C_SPI_MEM_ADDR_BITS {24} \
  CONFIG.C_SPI_MODE {0} \
  CONFIG.C_SUB_FAMILY {zynq} \
  CONFIG.C_S_AXI4_BASEADDR {0x44A00000} \
  CONFIG.C_S_AXI4_HIGHADDR {0x44A00FFF} \
  CONFIG.C_S_AXI4_ID_WIDTH {0} \
  CONFIG.C_TYPE_OF_AXI4_INTERFACE {1} \
  CONFIG.C_USE_STARTUP {0} \
  CONFIG.C_USE_STARTUP_INT {0} \
  CONFIG.C_XIP_MODE {0} \
  CONFIG.Component_Name {design_1_axi_quad_spi_0_1} \
  CONFIG.FIFO_INCLUDED {0} \
  CONFIG.Master_mode {1} \
  CONFIG.Multiples16 {1} \
  CONFIG.QSPI_BOARD_INTERFACE {Custom} \
  CONFIG.SPI_0.BOARD.ASSOCIATED_PARAM {QSPI_BOARD_INTERFACE} \
  CONFIG.UC_FAMILY {0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.full_clk.ASSOCIATED_BUSIF {AXI_FULL} \
  CONFIG.full_clk.ASSOCIATED_RESET {s_axi4_aresetn} \
  CONFIG.full_clk.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.full_clk.FREQ_HZ {100000000} \
  CONFIG.full_clk.PHASE {0.0} \
  CONFIG.full_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {EDGE_RISING} \
  CONFIG.spi_clk.ASSOCIATED_BUSIF {SPI_0} \
  CONFIG.spi_clk.ASSOCIATED_RESET {} \
  CONFIG.spi_clk.CLK_DOMAIN {/clk_wiz_1_clk_out1} \
  CONFIG.spi_clk.FREQ_HZ {20000000} \
  CONFIG.spi_clk.PHASE {0.0} " [get_ips design_1_axi_quad_spi_0_1]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_intc_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_intc_0_0 (xilinx.com:ip:axi_intc:4.1) from (Rev. 11) to (Rev. 13)

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter C_IRQ_CONNECTION with default value 0 : a parameter called C_IRQ_CONNECTION already exists in axi_intc_v4_1
Set parameter C_IVAR_RESET_VALUE to value 0x0000000000000010 (source 'default')






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_axi_gpio_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_axi_gpio_0_0 (xilinx.com:ip:axi_gpio:2.0) from (Rev. 19) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Delai_1_Cycle_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Delai_1_Cycle_1_0 (xilinx.com:ip:c_shift_ram:12.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Feb 10 12:22:12 2020
| Host         : Bougalou running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_Delai_1_Cycle_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_Delai_1_Cycle_0 (xilinx.com:ip:c_shift_ram:12.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 20 12:47:23 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 23:58:38 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 8) to (Rev. 9)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip_0_0'. These changes may impact your design.


-Upgrade has removed port 'o_data_available_delayed'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 23:04:59 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip_0_0'. These changes may impact your design.


-Upgrade has added port 'i_somme_data'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 21:30:52 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip_0_0'. These changes may impact your design.


-Upgrade has added port 'o_data_available_delayed'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 18:07:02 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 17:51:15 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip_0_0'. These changes may impact your design.


-Upgrade has removed port 'i_moyenne_available'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 18 14:31:33 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 3) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_myip_0_0'. These changes may impact your design.


-Upgrade has removed port 'o_moyenne'

-Upgrade has added port 'i_moyenne_available'

-Upgrade has added port 'i_moyenne_data'

-Upgrade has added port 'o_data'

-Upgrade has added port 'o_data_available'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 28 10:19:25 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_myip_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_myip_0_0 (xilinx.com:user:myip:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 18:27:07 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodOLED_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PmodOLED_0_0 (digilentinc.com:IP:PmodOLED:1.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 18:27:07 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodGPIO_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PmodGPIO_0_0 (digilentinc.com:IP:PmodGPIO:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 18:21:05 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodOLED_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PmodOLED_0_0 (digilentinc.com:IP:PmodOLED:1.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 18:21:05 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodGPIO_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PmodGPIO_0_0 (digilentinc.com:IP:PmodGPIO:1.0 (Rev. 8)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 18:18:23 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodOLED_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PmodOLED_0_0 (digilentinc.com:IP:PmodOLED:1.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 25 18:18:23 2019
| Host         : Larissa running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_PmodGPIO_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_PmodGPIO_0_0 (digilentinc.com:IP:PmodGPIO:1.0 (Rev. 8)) to Vivado generation flows.

