

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_5_x2'
================================================================
* Date:           Tue Sep  6 09:44:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6663|     6663|  22.208 us|  22.208 us|  6663|  6663|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_5_x2_loop_1_C_drain_IO_L1_out_5_x2_loop_2                                |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_5_x2_loop_4_C_drain_IO_L1_out_5_x2_loop_5_C_drain_IO_L1_out_5_x2_loop_6  |     3586|     3586|         4|          1|          1|  3584|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      286|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        2|      -|       32|       33|     -|
|Multiplexer          |        -|      -|        -|      261|     -|
|Register             |        -|      -|      455|       64|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|      0|      487|      644|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_data_split_V_U  |C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    |local_C_V_U         |C_drain_IO_L1_out_boundary_0_x1_local_C_V         |        2|   0|   0|    0|   512|   64|     1|        32768|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                  |        2|  32|  33|    0|   514|   96|     2|        32832|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17008_fu_531_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln691_375_fu_375_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_376_fu_401_p2            |         +|   0|  0|  12|           4|           1|
    |add_ln691_377_fu_467_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_378_fu_542_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_fu_300_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln890_176_fu_548_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln890_177_fu_389_p2            |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_288_p2                |         +|   0|  0|  18|          11|           1|
    |and_ln17000_fu_453_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state9     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i53_fu_427_p2                |      icmp|   0|  0|   9|           4|           3|
    |cmp_i_i_mid1_fu_421_p2             |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln89052_fu_306_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_278_fu_395_p2           |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln890_279_fu_407_p2           |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln890_280_fu_447_p2           |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_fu_294_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp1_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |or_ln890_fu_473_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln17000_1_fu_433_p3         |    select|   0|  0|   2|           1|           1|
    |select_ln17000_2_fu_495_p3         |    select|   0|  0|   4|           1|           1|
    |select_ln17000_fu_413_p3           |    select|   0|  0|   5|           1|           1|
    |select_ln890_436_fu_320_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln890_437_fu_459_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_438_fu_479_p3         |    select|   0|  0|   6|           1|           1|
    |select_ln890_439_fu_503_p3         |    select|   0|  0|   4|           1|           4|
    |select_ln890_440_fu_519_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_441_fu_554_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln890_fu_312_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln17000_fu_441_p2              |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 286|         147|         111|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  43|          8|    1|          8|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                         |   9|          2|    1|          2|
    |ap_phi_mux_c6_V_phi_fu_205_p4                   |   9|          2|    7|         14|
    |ap_phi_mux_c7_V_phi_fu_216_p4                   |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_194_p4         |   9|          2|   11|         22|
    |ap_phi_reg_pp1_iter3_fifo_data_11_reg_278       |  14|          3|   64|        192|
    |buf_data_split_V_address0                       |  14|          3|    1|          3|
    |buf_data_split_V_d0                             |  14|          3|   32|         96|
    |c4_V_reg_234                                    |   9|          2|    4|          8|
    |c5_V_reg_256                                    |   9|          2|    5|         10|
    |c6_V_87_reg_267                                 |   9|          2|    6|         12|
    |c6_V_reg_201                                    |   9|          2|    7|         14|
    |c7_V_reg_212                                    |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_PE_6_0_x289_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten22_reg_223                        |   9|          2|   12|         24|
    |indvar_flatten8_reg_245                         |   9|          2|   11|         22|
    |indvar_flatten_reg_190                          |   9|          2|   11|         22|
    |local_C_V_address0                              |  14|          3|    9|         27|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 261|         56|  198|        508|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln691_375_reg_602                      |   5|   0|    5|          0|
    |add_ln890_reg_572                          |  11|   0|   11|          0|
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_11_reg_278  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter2_fifo_data_11_reg_278  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter3_fifo_data_11_reg_278  |  64|   0|   64|          0|
    |c4_V_reg_234                               |   4|   0|    4|          0|
    |c5_V_reg_256                               |   5|   0|    5|          0|
    |c6_V_87_reg_267                            |   6|   0|    6|          0|
    |c6_V_reg_201                               |   7|   0|    7|          0|
    |c7_V_reg_212                               |   5|   0|    5|          0|
    |icmp_ln890_278_reg_612                     |   1|   0|    1|          0|
    |icmp_ln890_reg_577                         |   1|   0|    1|          0|
    |icmp_ln890_reg_577_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten22_reg_223                   |  12|   0|   12|          0|
    |indvar_flatten8_reg_245                    |  11|   0|   11|          0|
    |indvar_flatten_reg_190                     |  11|   0|   11|          0|
    |local_C_V_addr_19_reg_630                  |   9|   0|    9|          0|
    |local_C_V_addr_reg_596                     |   9|   0|    9|          0|
    |local_C_V_addr_reg_596_pp0_iter1_reg       |   9|   0|    9|          0|
    |select_ln17000_1_reg_616                   |   1|   0|    1|          0|
    |select_ln890_436_reg_586                   |   7|   0|    7|          0|
    |select_ln890_reg_581                       |   5|   0|    5|          0|
    |trunc_ln890_reg_591                        |   1|   0|    1|          0|
    |icmp_ln890_278_reg_612                     |  64|  32|    1|          0|
    |select_ln17000_1_reg_616                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 455|  64|  329|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L1_out_5_x2|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_7_x2116|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_7_x2116|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_7_x2116_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_7_x2116|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_din      |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_6_x2115|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_6_x2115|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_6_x2115_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_6_x2115|       pointer|
|fifo_C_drain_PE_6_0_x289_dout                     |   in|   32|     ap_fifo|                  fifo_C_drain_PE_6_0_x289|       pointer|
|fifo_C_drain_PE_6_0_x289_empty_n                  |   in|    1|     ap_fifo|                  fifo_C_drain_PE_6_0_x289|       pointer|
|fifo_C_drain_PE_6_0_x289_read                     |  out|    1|     ap_fifo|                  fifo_C_drain_PE_6_0_x289|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 8 10 9 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 12 10 
9 --> 11 
10 --> 9 
11 --> 8 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2116, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2115, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_6_0_x289, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:16969]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 17 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:16971]   --->   Operation 17 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln16969 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:16969]   --->   Operation 18 'specmemcore' 'specmemcore_ln16969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln16970 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:16970]   --->   Operation 19 'specmemcore' 'specmemcore_ln16970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 20 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_41 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 21 'getelementptr' 'buf_data_split_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln16977 = br void" [./dut.cpp:16977]   --->   Operation 22 'br' 'br_ln16977' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split11"   --->   Operation 23 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_436, void %.split11"   --->   Operation 24 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_375, void %.split11"   --->   Operation 25 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 26 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln89052 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 30 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89052, i5 0, i5 %c7_V"   --->   Operation 31 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.30ns)   --->   "%select_ln890_436 = select i1 %icmp_ln89052, i7 %add_ln691, i7 %c6_V"   --->   Operation 32 'select' 'select_ln890_436' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_436, i32 1, i32 5"   --->   Operation 33 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_436"   --->   Operation 34 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:16983]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16983 = zext i10 %tmp_s" [./dut.cpp:16983]   --->   Operation 36 'zext' 'zext_ln16983' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln16983" [./dut.cpp:16983]   --->   Operation 37 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:16983]   --->   Operation 38 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 39 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:16983]   --->   Operation 39 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 40 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.69ns)   --->   "%store_ln16985 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_41" [./dut.cpp:16985]   --->   Operation 41 'store' 'store_ln16985' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 42 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln16985 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:16985]   --->   Operation 43 'store' 'store_ln16985' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 44 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_6_0_x289" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_42 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 46 'getelementptr' 'buf_data_split_V_addr_42' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.69ns)   --->   "%store_ln16995 = store i32 %tmp, i1 %buf_data_split_V_addr_42" [./dut.cpp:16995]   --->   Operation 47 'store' 'store_ln16995' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_375 = add i5 %select_ln890, i5 1"   --->   Operation 48 'add' 'add_ln691_375' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 49 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_41"   --->   Operation 49 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 50 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 50 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_5_x2_loop_1_C_drain_IO_L1_out_5_x2_loop_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln16979 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:16979]   --->   Operation 53 'specpipeline' 'specpipeline_ln16979' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln16979 = specloopname void @_ssdm_op_SpecLoopName, void @empty_215" [./dut.cpp:16979]   --->   Operation 54 'specloopname' 'specloopname_ln16979' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 55 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_41"   --->   Operation 55 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 56 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 56 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 57 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.20ns)   --->   "%store_ln16997 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:16997]   --->   Operation 58 'store' 'store_ln16997' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln17000 = br void %.preheader.preheader" [./dut.cpp:17000]   --->   Operation 60 'br' 'br_ln17000' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 2.31>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i12 %add_ln890_177, void, i12 0, void %.preheader.preheader.preheader"   --->   Operation 61 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_437, void, i4 6, void %.preheader.preheader.preheader"   --->   Operation 62 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_441, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 63 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_440, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%c6_V_87 = phi i6 %add_ln691_378, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c6_V_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.74ns)   --->   "%add_ln890_177 = add i12 %indvar_flatten22, i12 1"   --->   Operation 66 'add' 'add_ln890_177' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.62ns)   --->   "%icmp_ln890_278 = icmp_eq  i12 %indvar_flatten22, i12 3584"   --->   Operation 67 'icmp' 'icmp_ln890_278' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_278, void %.preheader, void"   --->   Operation 68 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.70ns)   --->   "%add_ln691_376 = add i4 %c4_V, i4 1"   --->   Operation 69 'add' 'add_ln691_376' <Predicate = (!icmp_ln890_278)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_5_x2_loop_4_C_drain_IO_L1_out_5_x2_loop_5_C_drain_IO_L1_out_5_x2_loop_6_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3584, i64 3584, i64 3584"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.61ns)   --->   "%icmp_ln890_279 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 72 'icmp' 'icmp_ln890_279' <Predicate = (!icmp_ln890_278)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln17000 = select i1 %icmp_ln890_279, i5 0, i5 %c5_V" [./dut.cpp:17000]   --->   Operation 73 'select' 'select_ln17000' <Predicate = (!icmp_ln890_278)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_376, i4 6"   --->   Operation 74 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_278)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.65ns)   --->   "%cmp_i_i53 = icmp_eq  i4 %c4_V, i4 6"   --->   Operation 75 'icmp' 'cmp_i_i53' <Predicate = (!icmp_ln890_278)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.27ns)   --->   "%select_ln17000_1 = select i1 %icmp_ln890_279, i1 %cmp_i_i_mid1, i1 %cmp_i_i53" [./dut.cpp:17000]   --->   Operation 76 'select' 'select_ln17000_1' <Predicate = (!icmp_ln890_278)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln17000)   --->   "%xor_ln17000 = xor i1 %icmp_ln890_279, i1 1" [./dut.cpp:17000]   --->   Operation 77 'xor' 'xor_ln17000' <Predicate = (!icmp_ln890_278)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.61ns)   --->   "%icmp_ln890_280 = icmp_eq  i6 %c6_V_87, i6 32"   --->   Operation 78 'icmp' 'icmp_ln890_280' <Predicate = (!icmp_ln890_278)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln17000 = and i1 %icmp_ln890_280, i1 %xor_ln17000" [./dut.cpp:17000]   --->   Operation 79 'and' 'and_ln17000' <Predicate = (!icmp_ln890_278)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.35ns)   --->   "%select_ln890_437 = select i1 %icmp_ln890_279, i4 %add_ln691_376, i4 %c4_V"   --->   Operation 80 'select' 'select_ln890_437' <Predicate = (!icmp_ln890_278)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.70ns)   --->   "%add_ln691_377 = add i5 %select_ln17000, i5 1"   --->   Operation 81 'add' 'add_ln691_377' <Predicate = (!icmp_ln890_278)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_5_x2_loop_5_C_drain_IO_L1_out_5_x2_loop_6_str"   --->   Operation 82 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_438)   --->   "%or_ln890 = or i1 %and_ln17000, i1 %icmp_ln890_279"   --->   Operation 83 'or' 'or_ln890' <Predicate = (!icmp_ln890_278)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_438 = select i1 %or_ln890, i6 0, i6 %c6_V_87"   --->   Operation 84 'select' 'select_ln890_438' <Predicate = (!icmp_ln890_278)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln17008)   --->   "%trunc_ln17008 = trunc i5 %add_ln691_377" [./dut.cpp:17008]   --->   Operation 85 'trunc' 'trunc_ln17008' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln17008)   --->   "%trunc_ln17008_1 = trunc i5 %c5_V" [./dut.cpp:17008]   --->   Operation 86 'trunc' 'trunc_ln17008_1' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln17008)   --->   "%select_ln17000_2 = select i1 %icmp_ln890_279, i4 0, i4 %trunc_ln17008_1" [./dut.cpp:17000]   --->   Operation 87 'select' 'select_ln17000_2' <Predicate = (!icmp_ln890_278)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln17008)   --->   "%select_ln890_439 = select i1 %and_ln17000, i4 %trunc_ln17008, i4 %select_ln17000_2"   --->   Operation 88 'select' 'select_ln890_439' <Predicate = (!icmp_ln890_278)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln17008)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_439, i5 0"   --->   Operation 89 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.27ns)   --->   "%select_ln890_440 = select i1 %and_ln17000, i5 %add_ln691_377, i5 %select_ln17000"   --->   Operation 90 'select' 'select_ln890_440' <Predicate = (!icmp_ln890_278)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln17008)   --->   "%zext_ln17008 = zext i6 %select_ln890_438" [./dut.cpp:17008]   --->   Operation 91 'zext' 'zext_ln17008' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln17008 = add i9 %tmp_cast, i9 %zext_ln17008" [./dut.cpp:17008]   --->   Operation 92 'add' 'add_ln17008' <Predicate = (!icmp_ln890_278)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln17008_1 = zext i9 %add_ln17008" [./dut.cpp:17008]   --->   Operation 93 'zext' 'zext_ln17008_1' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%local_C_V_addr_19 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln17008_1" [./dut.cpp:17008]   --->   Operation 94 'getelementptr' 'local_C_V_addr_19' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln17005 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:17005]   --->   Operation 95 'specpipeline' 'specpipeline_ln17005' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln17005 = specloopname void @_ssdm_op_SpecLoopName, void @empty_222" [./dut.cpp:17005]   --->   Operation 96 'specloopname' 'specloopname_ln17005' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln17007 = br i1 %select_ln17000_1, void, void" [./dut.cpp:17007]   --->   Operation 97 'br' 'br_ln17007' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln691_378 = add i6 %select_ln890_438, i6 1"   --->   Operation 98 'add' 'add_ln691_378' <Predicate = (!icmp_ln890_278)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln890_176 = add i11 %indvar_flatten8, i11 1"   --->   Operation 99 'add' 'add_ln890_176' <Predicate = (!icmp_ln890_278)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.30ns)   --->   "%select_ln890_441 = select i1 %icmp_ln890_279, i11 1, i11 %add_ln890_176"   --->   Operation 100 'select' 'select_ln890_441' <Predicate = (!icmp_ln890_278)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 5> <Delay = 1.21>
ST_9 : Operation 101 [1/1] (1.21ns)   --->   "%tmp_312 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_7_x2116" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'tmp_312' <Predicate = (!icmp_ln890_278 & !select_ln17000_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 102 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!icmp_ln890_278 & !select_ln17000_1)> <Delay = 0.38>
ST_9 : Operation 103 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_19" [./dut.cpp:17008]   --->   Operation 103 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_278 & select_ln17000_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln17009 = br void" [./dut.cpp:17009]   --->   Operation 104 'br' 'br_ln17009' <Predicate = (!icmp_ln890_278 & select_ln17000_1)> <Delay = 0.38>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 105 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_19" [./dut.cpp:17008]   --->   Operation 105 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_278 & select_ln17000_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 1.21>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%fifo_data_11 = phi i64 %local_C_V_load, void, i64 %tmp_312, void"   --->   Operation 106 'phi' 'fifo_data_11' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_0_6_x2115, i64 %fifo_data_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'write' 'write_ln174' <Predicate = (!icmp_ln890_278)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 108 'br' 'br_ln0' <Predicate = (!icmp_ln890_278)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln17016 = ret" [./dut.cpp:17016]   --->   Operation 109 'ret' 'ret_ln17016' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_7_x2116]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_6_x2115]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_6_0_x289]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000]
local_C_V                (alloca           ) [ 0011111111110]
buf_data_split_V         (alloca           ) [ 0011111000000]
specmemcore_ln16969      (specmemcore      ) [ 0000000000000]
specmemcore_ln16970      (specmemcore      ) [ 0000000000000]
buf_data_split_V_addr    (getelementptr    ) [ 0011111000000]
buf_data_split_V_addr_41 (getelementptr    ) [ 0011111000000]
br_ln16977               (br               ) [ 0111111000000]
indvar_flatten           (phi              ) [ 0010000000000]
c6_V                     (phi              ) [ 0010000000000]
c7_V                     (phi              ) [ 0010000000000]
add_ln890                (add              ) [ 0111111000000]
icmp_ln890               (icmp             ) [ 0011111000000]
br_ln890                 (br               ) [ 0000000000000]
add_ln691                (add              ) [ 0000000000000]
icmp_ln89052             (icmp             ) [ 0000000000000]
select_ln890             (select           ) [ 0001100000000]
select_ln890_436         (select           ) [ 0111111000000]
conv_i113_mid2_v         (partselect       ) [ 0000000000000]
trunc_ln890              (trunc            ) [ 0001100000000]
tmp_s                    (bitconcatenate   ) [ 0000000000000]
zext_ln16983             (zext             ) [ 0000000000000]
local_C_V_addr           (getelementptr    ) [ 0011111000000]
buf_data_V               (load             ) [ 0000000000000]
trunc_ln674              (trunc            ) [ 0000000000000]
store_ln16985            (store            ) [ 0000000000000]
p_Result_1               (partselect       ) [ 0000000000000]
store_ln16985            (store            ) [ 0000000000000]
zext_ln890               (zext             ) [ 0000000000000]
tmp                      (read             ) [ 0000000000000]
buf_data_split_V_addr_42 (getelementptr    ) [ 0000000000000]
store_ln16995            (store            ) [ 0000000000000]
add_ln691_375            (add              ) [ 0111011000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
specpipeline_ln16979     (specpipeline     ) [ 0000000000000]
specloopname_ln16979     (specloopname     ) [ 0000000000000]
v2_V                     (load             ) [ 0000000000000]
v1_V                     (load             ) [ 0000000000000]
p_Result_s               (bitconcatenate   ) [ 0000000000000]
store_ln16997            (store            ) [ 0000000000000]
br_ln0                   (br               ) [ 0111111000000]
br_ln17000               (br               ) [ 0000000111110]
indvar_flatten22         (phi              ) [ 0000000010000]
c4_V                     (phi              ) [ 0000000010000]
indvar_flatten8          (phi              ) [ 0000000010000]
c5_V                     (phi              ) [ 0000000010000]
c6_V_87                  (phi              ) [ 0000000010000]
add_ln890_177            (add              ) [ 0000000111110]
icmp_ln890_278           (icmp             ) [ 0000000011110]
br_ln890                 (br               ) [ 0000000000000]
add_ln691_376            (add              ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 0000000000000]
icmp_ln890_279           (icmp             ) [ 0000000000000]
select_ln17000           (select           ) [ 0000000000000]
cmp_i_i_mid1             (icmp             ) [ 0000000000000]
cmp_i_i53                (icmp             ) [ 0000000000000]
select_ln17000_1         (select           ) [ 0000000011110]
xor_ln17000              (xor              ) [ 0000000000000]
icmp_ln890_280           (icmp             ) [ 0000000000000]
and_ln17000              (and              ) [ 0000000000000]
select_ln890_437         (select           ) [ 0000000111110]
add_ln691_377            (add              ) [ 0000000000000]
specloopname_ln0         (specloopname     ) [ 0000000000000]
or_ln890                 (or               ) [ 0000000000000]
select_ln890_438         (select           ) [ 0000000000000]
trunc_ln17008            (trunc            ) [ 0000000000000]
trunc_ln17008_1          (trunc            ) [ 0000000000000]
select_ln17000_2         (select           ) [ 0000000000000]
select_ln890_439         (select           ) [ 0000000000000]
tmp_cast                 (bitconcatenate   ) [ 0000000000000]
select_ln890_440         (select           ) [ 0000000111110]
zext_ln17008             (zext             ) [ 0000000000000]
add_ln17008              (add              ) [ 0000000000000]
zext_ln17008_1           (zext             ) [ 0000000000000]
local_C_V_addr_19        (getelementptr    ) [ 0000000011100]
specpipeline_ln17005     (specpipeline     ) [ 0000000000000]
specloopname_ln17005     (specloopname     ) [ 0000000000000]
br_ln17007               (br               ) [ 0000000000000]
add_ln691_378            (add              ) [ 0000000111110]
add_ln890_176            (add              ) [ 0000000000000]
select_ln890_441         (select           ) [ 0000000111110]
tmp_312                  (read             ) [ 0000000011110]
br_ln0                   (br               ) [ 0000000011110]
local_C_V_load           (load             ) [ 0000000011110]
br_ln17009               (br               ) [ 0000000011110]
fifo_data_11             (phi              ) [ 0000000010010]
write_ln174              (write            ) [ 0000000000000]
br_ln0                   (br               ) [ 0000000111110]
ret_ln17016              (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_7_x2116">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_7_x2116"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_6_x2115">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_6_x2115"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_6_0_x289">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_6_0_x289"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_5_x2_loop_1_C_drain_IO_L1_out_5_x2_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_215"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_5_x2_loop_4_C_drain_IO_L1_out_5_x2_loop_5_C_drain_IO_L1_out_5_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_5_x2_loop_5_C_drain_IO_L1_out_5_x2_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_222"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="local_C_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf_data_split_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_312_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_312/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln174_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_data_split_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buf_data_split_V_addr_41_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_41/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="local_C_V_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="10" slack="0"/>
<pin id="155" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="4"/>
<pin id="180" dir="0" index="4" bw="9" slack="0"/>
<pin id="181" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="182" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="64" slack="0"/>
<pin id="183" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln16997/6 local_C_V_load/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2"/>
<pin id="168" dir="0" index="4" bw="1" slack="0"/>
<pin id="169" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="32" slack="0"/>
<pin id="171" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln16985/3 store_ln16985/3 store_ln16995/4 v2_V/5 v1_V/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="buf_data_split_V_addr_42_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_42/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="local_C_V_addr_19_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_19/8 "/>
</bind>
</comp>

<comp id="190" class="1005" name="indvar_flatten_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="11" slack="1"/>
<pin id="192" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="11" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="201" class="1005" name="c6_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="c6_V_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="7" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="c7_V_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="1"/>
<pin id="214" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="c7_V_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="5" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="indvar_flatten22_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="1"/>
<pin id="225" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten22_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="12" slack="0"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="1" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="c4_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="c4_V_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="4" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/8 "/>
</bind>
</comp>

<comp id="245" class="1005" name="indvar_flatten8_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="1"/>
<pin id="247" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="indvar_flatten8_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="c5_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="1"/>
<pin id="258" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="c5_V_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="267" class="1005" name="c6_V_87_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_87 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="c6_V_87_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_87/8 "/>
</bind>
</comp>

<comp id="278" class="1005" name="fifo_data_11_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="280" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_11 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="fifo_data_11_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="64" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_11/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln890_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln890_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln691_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln89052_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="5" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89052/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln890_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln890_436_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_436/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="conv_i113_mid2_v_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="4" slack="0"/>
<pin id="333" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i113_mid2_v/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln890_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_s_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="5" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln16983_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16983/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln674_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Result_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln890_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="2"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln691_375_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="5" slack="2"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_375/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Result_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln890_177_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_177/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln890_278_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_278/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln691_376_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_376/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln890_279_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="11" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_279/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln17000_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="0" index="2" bw="5" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17000/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="cmp_i_i_mid1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="4" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="cmp_i_i53_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i53/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln17000_1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17000_1/8 "/>
</bind>
</comp>

<comp id="441" class="1004" name="xor_ln17000_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17000/8 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln890_280_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="6" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_280/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="and_ln17000_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17000/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="select_ln890_437_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="4" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_437/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln691_377_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_377/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln890_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/8 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln890_438_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_438/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln17008_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17008/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln17008_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17008_1/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="select_ln17000_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="0" index="2" bw="4" slack="0"/>
<pin id="499" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17000_2/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln890_439_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="0" index="2" bw="4" slack="0"/>
<pin id="507" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_439/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="select_ln890_440_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="5" slack="0"/>
<pin id="522" dir="0" index="2" bw="5" slack="0"/>
<pin id="523" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_440/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln17008_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="6" slack="0"/>
<pin id="529" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17008/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln17008_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17008/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln17008_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17008_1/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln691_378_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_378/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln890_176_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="11" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_176/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln890_441_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="11" slack="0"/>
<pin id="557" dir="0" index="2" bw="11" slack="0"/>
<pin id="558" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_441/8 "/>
</bind>
</comp>

<comp id="562" class="1005" name="buf_data_split_V_addr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="2"/>
<pin id="564" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="buf_data_split_V_addr_41_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="2"/>
<pin id="569" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_41 "/>
</bind>
</comp>

<comp id="572" class="1005" name="add_ln890_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="0"/>
<pin id="574" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln890_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="581" class="1005" name="select_ln890_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="2"/>
<pin id="583" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="586" class="1005" name="select_ln890_436_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="0"/>
<pin id="588" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_436 "/>
</bind>
</comp>

<comp id="591" class="1005" name="trunc_ln890_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="2"/>
<pin id="593" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="596" class="1005" name="local_C_V_addr_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="1"/>
<pin id="598" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="602" class="1005" name="add_ln691_375_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="1"/>
<pin id="604" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_375 "/>
</bind>
</comp>

<comp id="607" class="1005" name="add_ln890_177_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="12" slack="0"/>
<pin id="609" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_177 "/>
</bind>
</comp>

<comp id="612" class="1005" name="icmp_ln890_278_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_278 "/>
</bind>
</comp>

<comp id="616" class="1005" name="select_ln17000_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="1"/>
<pin id="618" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln17000_1 "/>
</bind>
</comp>

<comp id="620" class="1005" name="select_ln890_437_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="0"/>
<pin id="622" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_437 "/>
</bind>
</comp>

<comp id="625" class="1005" name="select_ln890_440_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_440 "/>
</bind>
</comp>

<comp id="630" class="1005" name="local_C_V_addr_19_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="1"/>
<pin id="632" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_19 "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln691_378_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_378 "/>
</bind>
</comp>

<comp id="640" class="1005" name="select_ln890_441_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_441 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_312_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_312 "/>
</bind>
</comp>

<comp id="650" class="1005" name="local_C_V_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="104" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="106" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="112" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="148"><net_src comp="112" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="116" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="237"><net_src comp="74" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="287"><net_src comp="281" pin="4"/><net_sink comp="128" pin=2"/></net>

<net id="292"><net_src comp="194" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="194" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="34" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="205" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="216" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="216" pin="4"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="306" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="300" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="205" pin="4"/><net_sink comp="320" pin=2"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="320" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="312" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="328" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="358"><net_src comp="157" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="163" pin=4"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="157" pin="3"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="370"><net_src comp="360" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="379"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="70" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="163" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="163" pin="7"/><net_sink comp="380" pin=2"/></net>

<net id="388"><net_src comp="380" pin="3"/><net_sink comp="157" pin=4"/></net>

<net id="393"><net_src comp="227" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="78" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="227" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="80" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="238" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="82" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="249" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="260" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="425"><net_src comp="401" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="238" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="74" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="407" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="421" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="427" pin="2"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="407" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="90" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="271" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="92" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="441" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="407" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="401" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="238" pin="4"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="413" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="56" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="453" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="407" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="271" pin="4"/><net_sink comp="479" pin=2"/></net>

<net id="490"><net_src comp="467" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="260" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="407" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="96" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="491" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="453" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="487" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="495" pin="3"/><net_sink comp="503" pin=2"/></net>

<net id="516"><net_src comp="98" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="503" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="524"><net_src comp="453" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="467" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="413" pin="3"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="479" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="511" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="546"><net_src comp="479" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="102" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="249" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="32" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="407" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="32" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="548" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="135" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="570"><net_src comp="143" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="575"><net_src comp="288" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="580"><net_src comp="294" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="312" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="589"><net_src comp="320" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="594"><net_src comp="338" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="599"><net_src comp="151" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="605"><net_src comp="375" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="610"><net_src comp="389" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="615"><net_src comp="395" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="433" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="459" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="628"><net_src comp="519" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="633"><net_src comp="184" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="638"><net_src comp="542" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="643"><net_src comp="554" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="648"><net_src comp="122" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="653"><net_src comp="157" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="281" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_6_x2115 | {11 }
 - Input state : 
	Port: C_drain_IO_L1_out_5_x2 : fifo_C_drain_C_drain_IO_L1_out_0_7_x2116 | {9 }
	Port: C_drain_IO_L1_out_5_x2 : fifo_C_drain_PE_6_0_x289 | {4 }
  - Chain level:
	State 1
		specmemcore_ln16969 : 1
		specmemcore_ln16970 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_41 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89052 : 1
		select_ln890 : 2
		select_ln890_436 : 2
		conv_i113_mid2_v : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln16983 : 5
		local_C_V_addr : 6
		buf_data_V : 7
	State 3
		trunc_ln674 : 1
		store_ln16985 : 2
		p_Result_1 : 1
		store_ln16985 : 2
	State 4
		buf_data_split_V_addr_42 : 1
		store_ln16995 : 2
	State 5
	State 6
		p_Result_s : 1
		store_ln16997 : 2
	State 7
	State 8
		add_ln890_177 : 1
		icmp_ln890_278 : 1
		br_ln890 : 2
		add_ln691_376 : 1
		icmp_ln890_279 : 1
		select_ln17000 : 2
		cmp_i_i_mid1 : 2
		cmp_i_i53 : 1
		select_ln17000_1 : 3
		xor_ln17000 : 2
		icmp_ln890_280 : 1
		and_ln17000 : 2
		select_ln890_437 : 2
		add_ln691_377 : 3
		or_ln890 : 2
		select_ln890_438 : 2
		trunc_ln17008 : 4
		trunc_ln17008_1 : 1
		select_ln17000_2 : 2
		select_ln890_439 : 5
		tmp_cast : 6
		select_ln890_440 : 2
		zext_ln17008 : 3
		add_ln17008 : 4
		zext_ln17008_1 : 5
		local_C_V_addr_19 : 6
		br_ln17007 : 4
		add_ln691_378 : 3
		add_ln890_176 : 1
		select_ln890_441 : 2
	State 9
	State 10
	State 11
		write_ln174 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_288     |    0    |    18   |
|          |     add_ln691_fu_300     |    0    |    14   |
|          |   add_ln691_375_fu_375   |    0    |    12   |
|          |   add_ln890_177_fu_389   |    0    |    19   |
|    add   |   add_ln691_376_fu_401   |    0    |    12   |
|          |   add_ln691_377_fu_467   |    0    |    12   |
|          |    add_ln17008_fu_531    |    0    |    16   |
|          |   add_ln691_378_fu_542   |    0    |    13   |
|          |   add_ln890_176_fu_548   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_294    |    0    |    11   |
|          |    icmp_ln89052_fu_306   |    0    |    9    |
|          |   icmp_ln890_278_fu_395  |    0    |    12   |
|   icmp   |   icmp_ln890_279_fu_407  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_421   |    0    |    9    |
|          |     cmp_i_i53_fu_427     |    0    |    9    |
|          |   icmp_ln890_280_fu_447  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |    select_ln890_fu_312   |    0    |    5    |
|          |  select_ln890_436_fu_320 |    0    |    7    |
|          |   select_ln17000_fu_413  |    0    |    5    |
|          |  select_ln17000_1_fu_433 |    0    |    2    |
|  select  |  select_ln890_437_fu_459 |    0    |    4    |
|          |  select_ln890_438_fu_479 |    0    |    6    |
|          |  select_ln17000_2_fu_495 |    0    |    4    |
|          |  select_ln890_439_fu_503 |    0    |    4    |
|          |  select_ln890_440_fu_519 |    0    |    5    |
|          |  select_ln890_441_fu_554 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |    xor_ln17000_fu_441    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |    and_ln17000_fu_453    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_473     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_116     |    0    |    0    |
|          |    tmp_312_read_fu_122   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_128 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i113_mid2_v_fu_328 |    0    |    0    |
|          |     p_Result_1_fu_360    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_338    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_355    |    0    |    0    |
|          |   trunc_ln17008_fu_487   |    0    |    0    |
|          |  trunc_ln17008_1_fu_491  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_342       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_380    |    0    |    0    |
|          |      tmp_cast_fu_511     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln16983_fu_350   |    0    |    0    |
|   zext   |     zext_ln890_fu_371    |    0    |    0    |
|          |    zext_ln17008_fu_527   |    0    |    0    |
|          |   zext_ln17008_1_fu_537  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   264   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln691_375_reg_602     |    5   |
|      add_ln691_378_reg_635     |    6   |
|      add_ln890_177_reg_607     |   12   |
|        add_ln890_reg_572       |   11   |
|buf_data_split_V_addr_41_reg_567|    1   |
|  buf_data_split_V_addr_reg_562 |    1   |
|          c4_V_reg_234          |    4   |
|          c5_V_reg_256          |    5   |
|         c6_V_87_reg_267        |    6   |
|          c6_V_reg_201          |    7   |
|          c7_V_reg_212          |    5   |
|      fifo_data_11_reg_278      |   64   |
|     icmp_ln890_278_reg_612     |    1   |
|       icmp_ln890_reg_577       |    1   |
|    indvar_flatten22_reg_223    |   12   |
|     indvar_flatten8_reg_245    |   11   |
|     indvar_flatten_reg_190     |   11   |
|    local_C_V_addr_19_reg_630   |    9   |
|     local_C_V_addr_reg_596     |    9   |
|     local_C_V_load_reg_650     |   64   |
|    select_ln17000_1_reg_616    |    1   |
|    select_ln890_436_reg_586    |    7   |
|    select_ln890_437_reg_620    |    4   |
|    select_ln890_440_reg_625    |    5   |
|    select_ln890_441_reg_640    |   11   |
|      select_ln890_reg_581      |    5   |
|         tmp_312_reg_645        |   64   |
|       trunc_ln890_reg_591      |    1   |
+--------------------------------+--------+
|              Total             |   343  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_163 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_163 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   93   || 1.19386 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   264  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   343  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   375  |   329  |
+-----------+--------+--------+--------+--------+
