****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:31 2023
****************************************

  Timing Path Group '**async_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   6.551
  Critical Path Slack:                   24.596
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group '**clock_gating_default**' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   1.684
  Critical Path Slack:                   -0.439
  Total Negative Slack:                  -0.439
  No. of Violating Paths:                     1
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   4.040
  Critical Path Slack:                    3.656
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.524
  Critical Path Slack:                    1.356
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            4
  Critical Path Length:                   3.477
  Critical Path Slack:                   -0.700
  Total Negative Slack:                  -4.914
  No. of Violating Paths:                    27
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   3.471
  Critical Path Slack:                    0.008
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                   3.455
  Critical Path Slack:                    0.017
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   2.934
  Critical Path Slack:                    7.966
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                   3.234
  Critical Path Slack:                    1.666
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3355
  Leaf Cell Count:                        45912
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67857.641
  Total cell area:                   383476.438
  Design Area:                       451334.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185479
  clock_gating_setup Count:                   1
  sequential_clock_pulse_width Count:         1
  max_capacitance Count:                     42
  min_capacitance Count:                     16
  max_transition Count:                       5
  clock_gating_setup Cost:               -0.439
  sequential_clock_pulse_width Cost:     -0.097
  max_capacitance Cost:                -993.606
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.132
  Total DRC Cost:                      -995.698
  ---------------------------------------------

1
