<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_Proessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_16_bit_Processor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_16_bit_Processor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_16_bit_Processor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_16_bit_Processor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576401015" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576401015">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1576401015" xil_pn:in_ck="-5120659803893011428" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1576401015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_16_bit.v"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor.v"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor_tb.v"/>
      <outfile xil_pn:name="Program_Memory.v"/>
      <outfile xil_pn:name="WriteBack.v"/>
      <outfile xil_pn:name="booth_multiplication.v"/>
      <outfile xil_pn:name="branch_predictor.v"/>
      <outfile xil_pn:name="dataMemoryBlock.v"/>
      <outfile xil_pn:name="data_dependency.v"/>
      <outfile xil_pn:name="jump_control.v"/>
      <outfile xil_pn:name="reg_bank.v"/>
      <outfile xil_pn:name="stall_control.v"/>
    </transform>
    <transform xil_pn:end_ts="1576401051" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8573777455892656152" xil_pn:start_ts="1576401051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576401051" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8748409896911587834" xil_pn:start_ts="1576401051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576401052" xil_pn:in_ck="-7017500573710195263" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6891209503877707319" xil_pn:start_ts="1576401051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Program_Mem_Block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/Program_Mem_Block.v"/>
      <outfile xil_pn:name="ipcore_dir/dataMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dataMemory.v"/>
    </transform>
    <transform xil_pn:end_ts="1576401052" xil_pn:in_ck="5637063387923332533" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1576401052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_16_bit.v"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor.v"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor_tb.v"/>
      <outfile xil_pn:name="Program_Memory.v"/>
      <outfile xil_pn:name="WriteBack.v"/>
      <outfile xil_pn:name="booth_multiplication.v"/>
      <outfile xil_pn:name="branch_predictor.v"/>
      <outfile xil_pn:name="dataMemoryBlock.v"/>
      <outfile xil_pn:name="data_dependency.v"/>
      <outfile xil_pn:name="ipcore_dir/Program_Mem_Block.v"/>
      <outfile xil_pn:name="ipcore_dir/dataMemory.v"/>
      <outfile xil_pn:name="jump_control.v"/>
      <outfile xil_pn:name="reg_bank.v"/>
      <outfile xil_pn:name="stall_control.v"/>
    </transform>
    <transform xil_pn:end_ts="1576401057" xil_pn:in_ck="5637063387923332533" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4217897121309454209" xil_pn:start_ts="1576401052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor_tb_beh.prj"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1576401057" xil_pn:in_ck="729163713031877312" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1965058696082468642" xil_pn:start_ts="1576401057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS_16_bit_Processor_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
