Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Tue Oct 21 07:27:47 2025
| Host         : LAPTOP-8U727N7O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FourBitCalculator_timing_summary_routed.rpt -pb FourBitCalculator_timing_summary_routed.pb -rpx FourBitCalculator_timing_summary_routed.rpx -warn_on_violation
| Design       : FourBitCalculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.535ns  (logic 5.462ns (43.575%)  route 7.073ns (56.425%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          3.912     5.366    sw_IBUF[8]
    SLICE_X2Y9           LUT5 (Prop_lut5_I0_O)        0.150     5.516 r  LED_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.299     5.815    LED_OBUF[1]_inst_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I5_O)        0.328     6.143 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.863     9.005    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.535 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.535    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.112ns  (logic 5.973ns (49.319%)  route 6.138ns (50.681%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=24, routed)          1.944     3.408    sw_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  LED_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.497     4.029    LED_OBUF[7]_inst_i_13_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.153 r  LED_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.664     4.817    LED_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  LED_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.941    LED_OBUF[7]_inst_i_9_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.454 r  LED_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.104     6.558    multiplication__0[7]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.124     6.682 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.929     8.611    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.112 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.112    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 5.459ns (45.443%)  route 6.553ns (54.557%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          4.105     5.560    sw_IBUF[8]
    SLICE_X3Y9           LUT6 (Prop_lut6_I5_O)        0.124     5.684 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.529     6.213    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.150     6.363 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.919     8.282    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.730    12.012 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.012    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.719ns  (logic 6.083ns (51.910%)  route 5.636ns (48.090%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=24, routed)          1.944     3.408    sw_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  LED_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.497     4.029    LED_OBUF[7]_inst_i_13_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.153 r  LED_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.664     4.817    LED_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  LED_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.941    LED_OBUF[7]_inst_i_9_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.368 r  LED_OBUF[7]_inst_i_2/O[1]
                         net (fo=1, routed)           0.815     6.184    multiplication__0[5]
    SLICE_X2Y9           LUT4 (Prop_lut4_I0_O)        0.306     6.490 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.715     8.204    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.719 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.719    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 5.081ns (44.669%)  route 6.294ns (55.331%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=8, routed)           4.428     5.880    sw_IBUF[9]
    SLICE_X2Y9           LUT6 (Prop_lut6_I3_O)        0.124     6.004 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     7.870    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.375 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.375    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 5.891ns (52.247%)  route 5.385ns (47.753%))
  Logic Levels:           7  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=24, routed)          1.944     3.408    sw_IBUF[2]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.124     3.532 r  LED_OBUF[7]_inst_i_13/O
                         net (fo=1, routed)           0.497     4.029    LED_OBUF[7]_inst_i_13_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.153 r  LED_OBUF[7]_inst_i_6/O
                         net (fo=2, routed)           0.664     4.817    LED_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.124     4.941 r  LED_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     4.941    LED_OBUF[7]_inst_i_9_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.193 r  LED_OBUF[7]_inst_i_2/O[0]
                         net (fo=1, routed)           0.409     5.602    multiplication__0[4]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.295     5.897 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.870     7.767    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.276 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.276    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.192ns  (logic 5.088ns (45.456%)  route 6.105ns (54.544%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          4.232     5.687    sw_IBUF[8]
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.124     5.811 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.873     7.683    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.192 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.192    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.166ns  (logic 5.079ns (45.490%)  route 6.087ns (54.510%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=10, routed)          4.220     5.674    sw_IBUF[8]
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.124     5.798 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.867     7.665    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.166 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.166    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.516ns (60.720%)  route 0.981ns (39.280%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.537     0.754    sw_IBUF[3]
    SLICE_X3Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.799 r  LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.050     0.849    LED_OBUF[4]_inst_i_2_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.894 r  LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.393     1.288    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.497 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.497    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.522ns (60.950%)  route 0.975ns (39.050%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.456     0.673    sw_IBUF[3]
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.173     0.890    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.935 r  LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.282    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.497 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.497    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.521ns (60.508%)  route 0.993ns (39.492%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          0.433     0.662    sw_IBUF[1]
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.707 r  LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.135     0.842    LED_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.887 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.312    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.515 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.515    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.533ns  (logic 1.472ns (58.116%)  route 1.061ns (41.884%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=22, routed)          0.648     0.869    sw_IBUF[0]
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.914 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.327    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.533 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.533    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.532ns (59.852%)  route 1.028ns (40.148%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=24, routed)          0.565     0.797    sw_IBUF[2]
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.842 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.054     0.896    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.045     0.941 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.349    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.560 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.560    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.632ns  (logic 1.508ns (57.318%)  route 1.123ns (42.682%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.456     0.673    sw_IBUF[3]
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.232     0.949    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.045     0.994 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.436     1.430    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     2.632 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.632    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.655ns  (logic 1.585ns (59.701%)  route 1.070ns (40.299%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.456     0.673    sw_IBUF[3]
    SLICE_X3Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.718 r  LED_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.173     0.890    LED_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y9           LUT4 (Prop_lut4_I3_O)        0.043     0.933 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.441     1.374    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.280     2.655 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.655    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.492ns (50.479%)  route 1.464ns (49.521%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  sw_IBUF[3]_inst/O
                         net (fo=17, routed)          0.610     0.827    sw_IBUF[3]
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.872 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.854     1.726    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.956 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.956    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





