`timescale 1 ns / 1 ps
// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
 
module quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_stream_s_dout,
        input_stream_s_empty_n,
        input_stream_s_read,
        input_s_b_stream_s_din,
        input_s_b_stream_s_full_n,
        input_s_b_stream_s_write,
        output_stream_s_din,
        output_stream_s_full_n,
        output_stream_s_write,
        seq_len
);
parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [512:0] input_stream_s_dout;
input   input_stream_s_empty_n;
output   input_stream_s_read;
output  [64:0] input_s_b_stream_s_din;
input   input_s_b_stream_s_full_n;
output   input_s_b_stream_s_write;
output  [64:0] output_stream_s_din;
input   output_stream_s_full_n;
output   output_stream_s_write;
input  [31:0] seq_len;
reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_stream_s_read;
reg input_s_b_stream_s_write;
reg output_stream_s_write;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] tmp_reg_1360;
reg   [27:0] tmp_17_reg_1365;
reg   [27:0] tmp_41_reg_1370;
wire   [28:0] div_fu_766_p3;
reg   [28:0] div_reg_1375;
wire    ap_CS_fsm_state2;
reg   [31:0] b_load_reg_1671;
wire    ap_CS_fsm_state9;
reg   [31:0] s_load_reg_1676;
reg   [31:0] b_load_1_reg_1681;
reg   [31:0] s_load_1_reg_1686;
reg   [31:0] b_load_2_reg_1691;
wire    ap_CS_fsm_state10;
reg   [31:0] s_load_2_reg_1696;
reg   [31:0] b_load_3_reg_1701;
reg   [31:0] s_load_3_reg_1706;
reg   [31:0] b_load_4_reg_1711;
wire    ap_CS_fsm_state11;
reg   [31:0] s_load_4_reg_1716;
reg   [31:0] b_load_5_reg_1721;
reg   [31:0] s_load_5_reg_1726;
reg   [31:0] b_load_6_reg_1731;
wire    ap_CS_fsm_state12;
reg   [31:0] s_load_6_reg_1736;
reg   [31:0] b_load_7_reg_1741;
reg   [31:0] s_load_7_reg_1746;
reg   [31:0] b_load_8_reg_1751;
wire    ap_CS_fsm_state13;
reg   [31:0] s_load_8_reg_1756;
reg   [31:0] b_load_9_reg_1761;
reg   [31:0] s_load_9_reg_1766;
reg   [31:0] b_load_10_reg_1771;
wire    ap_CS_fsm_state14;
reg   [31:0] s_load_10_reg_1776;
reg   [31:0] b_load_11_reg_1781;
reg   [31:0] s_load_11_reg_1786;
reg   [31:0] b_load_12_reg_1791;
wire    ap_CS_fsm_state15;
reg   [31:0] s_load_12_reg_1796;
reg   [31:0] b_load_13_reg_1801;
reg   [31:0] s_load_13_reg_1806;
reg   [31:0] b_load_14_reg_1811;
wire    ap_CS_fsm_state16;
reg   [31:0] s_load_14_reg_1816;
reg   [31:0] b_load_15_reg_1821;
reg   [31:0] s_load_15_reg_1826;
reg    input_buffer_ce0;
wire   [31:0] input_buffer_q0;
reg    input_buffer_ce1;
reg    input_buffer_we1;
reg    input_buffer_1_ce0;
wire   [31:0] input_buffer_1_q0;
reg    input_buffer_1_ce1;
reg    input_buffer_1_we1;
reg    input_buffer_2_ce0;
wire   [31:0] input_buffer_2_q0;
reg    input_buffer_2_ce1;
reg    input_buffer_2_we1;
reg    input_buffer_3_ce0;
wire   [31:0] input_buffer_3_q0;
reg    input_buffer_3_ce1;
reg    input_buffer_3_we1;
reg    input_buffer_4_ce0;
wire   [31:0] input_buffer_4_q0;
reg    input_buffer_4_ce1;
reg    input_buffer_4_we1;
reg    input_buffer_5_ce0;
wire   [31:0] input_buffer_5_q0;
reg    input_buffer_5_ce1;
reg    input_buffer_5_we1;
reg    input_buffer_6_ce0;
wire   [31:0] input_buffer_6_q0;
reg    input_buffer_6_ce1;
reg    input_buffer_6_we1;
reg    input_buffer_7_ce0;
wire   [31:0] input_buffer_7_q0;
reg    input_buffer_7_ce1;
reg    input_buffer_7_we1;
reg    input_buffer_8_ce0;
wire   [31:0] input_buffer_8_q0;
reg    input_buffer_8_ce1;
reg    input_buffer_8_we1;
reg    input_buffer_9_ce0;
wire   [31:0] input_buffer_9_q0;
reg    input_buffer_9_ce1;
reg    input_buffer_9_we1;
reg    input_buffer_10_ce0;
wire   [31:0] input_buffer_10_q0;
reg    input_buffer_10_ce1;
reg    input_buffer_10_we1;
reg    input_buffer_11_ce0;
wire   [31:0] input_buffer_11_q0;
reg    input_buffer_11_ce1;
reg    input_buffer_11_we1;
reg    input_buffer_12_ce0;
wire   [31:0] input_buffer_12_q0;
reg    input_buffer_12_ce1;
reg    input_buffer_12_we1;
reg    input_buffer_13_ce0;
wire   [31:0] input_buffer_13_q0;
reg    input_buffer_13_ce1;
reg    input_buffer_13_we1;
reg    input_buffer_14_ce0;
wire   [31:0] input_buffer_14_q0;
reg    input_buffer_14_ce1;
reg    input_buffer_14_we1;
reg    input_buffer_15_ce0;
wire   [31:0] input_buffer_15_q0;
reg    input_buffer_15_ce1;
reg    input_buffer_15_we1;
reg   [3:0] s_address0;
reg    s_ce0;
reg    s_we0;
wire   [31:0] s_q0;
wire   [31:0] s_q1;
reg   [3:0] b_address0;
reg    b_ce0;
reg    b_we0;
wire   [31:0] b_q0;
wire   [31:0] b_q1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_done;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_idle;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_ready;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_stream_s_read;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_d1;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_address1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_ce1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_we1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_d1;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out1_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out2;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out2_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out3;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out3_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out4;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out4_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out5;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out5_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out6;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out6_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out7;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out7_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out8;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out8_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out9;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out9_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out10;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out10_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out11;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out11_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out12;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out12_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out13;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out13_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out14;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out14_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out15;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out15_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out16;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out16_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out17;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out17_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out18;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out18_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out19;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out19_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out20;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out20_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out21;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out21_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out22;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out22_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out23;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out23_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out24;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out24_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out25;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out25_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out26;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out26_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out27;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out27_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out28;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out28_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out29;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out29_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out30;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out30_ap_vld;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out31;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out31_ap_vld;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_done;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_idle;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_ready;
wire   [64:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_input_s_b_stream_s_din;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_input_s_b_stream_s_write;
wire   [3:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_ce0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_we0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_d0;
wire   [3:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_ce0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_we0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_d0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_din0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_din1;
wire   [1:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_opcode;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_ce;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_din0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_din1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_ce;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_done;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_idle;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_ready;
wire   [64:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_output_stream_s_din;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_output_stream_s_write;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_1_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_1_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_2_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_2_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_3_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_3_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_4_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_4_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_5_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_5_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_6_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_6_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_7_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_7_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_8_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_8_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_9_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_9_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_10_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_10_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_11_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_11_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_12_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_12_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_13_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_13_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_14_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_14_ce0;
wire   [10:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_15_address0;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_15_ce0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_din0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_din1;
wire   [1:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_opcode;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_ce;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_din0;
wire   [31:0] grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_din1;
wire    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_ce;
reg    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln788_fu_789_p2;
wire    ap_CS_fsm_state4;
reg    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start_reg;
wire    ap_CS_fsm_state17;
reg   [27:0] M_fu_98;
wire   [27:0] add_ln788_fu_779_p2;
reg    b_ce1_local;
wire    ap_CS_fsm_state8;
reg   [3:0] b_address1_local;
reg    b_ce0_local;
reg   [3:0] b_address0_local;
reg    s_ce1_local;
reg   [3:0] s_address1_local;
reg    s_ce0_local;
reg   [3:0] s_address0_local;
wire   [31:0] p_neg_fu_716_p2;
wire   [28:0] p_lshr_cast_fu_754_p1;
wire   [28:0] p_neg_t_fu_757_p2;
wire   [28:0] p_lshr_f_cast_fu_763_p1;
wire   [28:0] zext_ln788_fu_785_p1;
reg   [31:0] grp_fu_1831_p2;
reg   [31:0] grp_fu_1831_p0;
reg   [31:0] grp_fu_1831_p1;
reg    grp_fu_1831_ce;
wire   [31:0] pre_grp_fu_1831_p2;
reg   [31:0] pre_grp_fu_1831_p2_reg;
reg   [31:0] grp_fu_1835_p2;
reg   [31:0] grp_fu_1835_p0;
reg   [31:0] grp_fu_1835_p1;
reg    grp_fu_1835_ce;
wire   [31:0] pre_grp_fu_1835_p2;
reg   [31:0] pre_grp_fu_1835_p2_reg;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;
// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start_reg = 1'b0;
#0 grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start_reg = 1'b0;
#0 grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start_reg = 1'b0;
#0 M_fu_98 = 28'd0;
end
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_address0),
    .ce0(input_buffer_ce0),
    .q0(input_buffer_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_address1),
    .ce1(input_buffer_ce1),
    .we1(input_buffer_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_1_address0),
    .ce0(input_buffer_1_ce0),
    .q0(input_buffer_1_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_address1),
    .ce1(input_buffer_1_ce1),
    .we1(input_buffer_1_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_2_address0),
    .ce0(input_buffer_2_ce0),
    .q0(input_buffer_2_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_address1),
    .ce1(input_buffer_2_ce1),
    .we1(input_buffer_2_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_3_address0),
    .ce0(input_buffer_3_ce0),
    .q0(input_buffer_3_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_address1),
    .ce1(input_buffer_3_ce1),
    .we1(input_buffer_3_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_4_address0),
    .ce0(input_buffer_4_ce0),
    .q0(input_buffer_4_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_address1),
    .ce1(input_buffer_4_ce1),
    .we1(input_buffer_4_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_5_address0),
    .ce0(input_buffer_5_ce0),
    .q0(input_buffer_5_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_address1),
    .ce1(input_buffer_5_ce1),
    .we1(input_buffer_5_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_6_address0),
    .ce0(input_buffer_6_ce0),
    .q0(input_buffer_6_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_address1),
    .ce1(input_buffer_6_ce1),
    .we1(input_buffer_6_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_7_address0),
    .ce0(input_buffer_7_ce0),
    .q0(input_buffer_7_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_address1),
    .ce1(input_buffer_7_ce1),
    .we1(input_buffer_7_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_8_address0),
    .ce0(input_buffer_8_ce0),
    .q0(input_buffer_8_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_address1),
    .ce1(input_buffer_8_ce1),
    .we1(input_buffer_8_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_9_address0),
    .ce0(input_buffer_9_ce0),
    .q0(input_buffer_9_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_address1),
    .ce1(input_buffer_9_ce1),
    .we1(input_buffer_9_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_10_address0),
    .ce0(input_buffer_10_ce0),
    .q0(input_buffer_10_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_address1),
    .ce1(input_buffer_10_ce1),
    .we1(input_buffer_10_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_11_address0),
    .ce0(input_buffer_11_ce0),
    .q0(input_buffer_11_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_address1),
    .ce1(input_buffer_11_ce1),
    .we1(input_buffer_11_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_12_address0),
    .ce0(input_buffer_12_ce0),
    .q0(input_buffer_12_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_address1),
    .ce1(input_buffer_12_ce1),
    .we1(input_buffer_12_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_13_address0),
    .ce0(input_buffer_13_ce0),
    .q0(input_buffer_13_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_address1),
    .ce1(input_buffer_13_ce1),
    .we1(input_buffer_13_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_14_address0),
    .ce0(input_buffer_14_ce0),
    .q0(input_buffer_14_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_address1),
    .ce1(input_buffer_14_ce1),
    .we1(input_buffer_14_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_input_buffer_RAM_2P_URAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
input_buffer_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_15_address0),
    .ce0(input_buffer_15_ce0),
    .q0(input_buffer_15_q0),
    .address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_address1),
    .ce1(input_buffer_15_ce1),
    .we1(input_buffer_15_we1),
    .d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_d1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_s_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(s_address0),
    .ce0(s_ce0),
    .we0(s_we0),
    .d0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_d0),
    .q0(s_q0),
    .address1(s_address1_local),
    .ce1(s_ce1_local),
    .q1(s_q1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_s_s_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_address0),
    .ce0(b_ce0),
    .we0(b_we0),
    .d0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_d0),
    .q0(b_q0),
    .address1(b_address1_local),
    .ce1(b_ce1_local),
    .q1(b_q1)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start),
    .ap_done(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_done),
    .ap_idle(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_idle),
    .ap_ready(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_ready),
    .input_stream_s_dout(input_stream_s_dout),
    .input_stream_s_empty_n(input_stream_s_empty_n),
    .input_stream_s_read(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_stream_s_read),
    .input_buffer_15_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_address1),
    .input_buffer_15_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_ce1),
    .input_buffer_15_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_we1),
    .input_buffer_15_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_d1),
    .input_buffer_14_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_address1),
    .input_buffer_14_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_ce1),
    .input_buffer_14_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_we1),
    .input_buffer_14_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_d1),
    .input_buffer_13_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_address1),
    .input_buffer_13_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_ce1),
    .input_buffer_13_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_we1),
    .input_buffer_13_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_d1),
    .input_buffer_12_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_address1),
    .input_buffer_12_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_ce1),
    .input_buffer_12_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_we1),
    .input_buffer_12_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_d1),
    .input_buffer_11_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_address1),
    .input_buffer_11_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_ce1),
    .input_buffer_11_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_we1),
    .input_buffer_11_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_d1),
    .input_buffer_10_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_address1),
    .input_buffer_10_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_ce1),
    .input_buffer_10_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_we1),
    .input_buffer_10_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_d1),
    .input_buffer_9_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_address1),
    .input_buffer_9_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_ce1),
    .input_buffer_9_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_we1),
    .input_buffer_9_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_d1),
    .input_buffer_8_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_address1),
    .input_buffer_8_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_ce1),
    .input_buffer_8_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_we1),
    .input_buffer_8_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_d1),
    .input_buffer_7_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_address1),
    .input_buffer_7_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_ce1),
    .input_buffer_7_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_we1),
    .input_buffer_7_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_d1),
    .input_buffer_6_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_address1),
    .input_buffer_6_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_ce1),
    .input_buffer_6_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_we1),
    .input_buffer_6_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_d1),
    .input_buffer_5_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_address1),
    .input_buffer_5_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_ce1),
    .input_buffer_5_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_we1),
    .input_buffer_5_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_d1),
    .input_buffer_4_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_address1),
    .input_buffer_4_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_ce1),
    .input_buffer_4_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_we1),
    .input_buffer_4_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_d1),
    .input_buffer_3_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_address1),
    .input_buffer_3_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_ce1),
    .input_buffer_3_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_we1),
    .input_buffer_3_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_d1),
    .input_buffer_2_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_address1),
    .input_buffer_2_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_ce1),
    .input_buffer_2_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_we1),
    .input_buffer_2_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_d1),
    .input_buffer_1_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_address1),
    .input_buffer_1_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_ce1),
    .input_buffer_1_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_we1),
    .input_buffer_1_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_d1),
    .input_buffer_address1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_address1),
    .input_buffer_ce1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_ce1),
    .input_buffer_we1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_we1),
    .input_buffer_d1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_d1),
    .p_out(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out),
    .p_out_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out_ap_vld),
    .p_out1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out1),
    .p_out1_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out1_ap_vld),
    .p_out2(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out2),
    .p_out2_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out2_ap_vld),
    .p_out3(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out3),
    .p_out3_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out3_ap_vld),
    .p_out4(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out4),
    .p_out4_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out4_ap_vld),
    .p_out5(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out5),
    .p_out5_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out5_ap_vld),
    .p_out6(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out6),
    .p_out6_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out6_ap_vld),
    .p_out7(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out7),
    .p_out7_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out7_ap_vld),
    .p_out8(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out8),
    .p_out8_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out8_ap_vld),
    .p_out9(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out9),
    .p_out9_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out9_ap_vld),
    .p_out10(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out10),
    .p_out10_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out10_ap_vld),
    .p_out11(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out11),
    .p_out11_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out11_ap_vld),
    .p_out12(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out12),
    .p_out12_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out12_ap_vld),
    .p_out13(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out13),
    .p_out13_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out13_ap_vld),
    .p_out14(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out14),
    .p_out14_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out14_ap_vld),
    .p_out15(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out15),
    .p_out15_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out15_ap_vld),
    .p_out16(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out16),
    .p_out16_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out16_ap_vld),
    .p_out17(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out17),
    .p_out17_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out17_ap_vld),
    .p_out18(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out18),
    .p_out18_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out18_ap_vld),
    .p_out19(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out19),
    .p_out19_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out19_ap_vld),
    .p_out20(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out20),
    .p_out20_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out20_ap_vld),
    .p_out21(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out21),
    .p_out21_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out21_ap_vld),
    .p_out22(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out22),
    .p_out22_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out22_ap_vld),
    .p_out23(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out23),
    .p_out23_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out23_ap_vld),
    .p_out24(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out24),
    .p_out24_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out24_ap_vld),
    .p_out25(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out25),
    .p_out25_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out25_ap_vld),
    .p_out26(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out26),
    .p_out26_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out26_ap_vld),
    .p_out27(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out27),
    .p_out27_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out27_ap_vld),
    .p_out28(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out28),
    .p_out28_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out28_ap_vld),
    .p_out29(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out29),
    .p_out29_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out29_ap_vld),
    .p_out30(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out30),
    .p_out30_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out30_ap_vld),
    .p_out31(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out31),
    .p_out31_ap_vld(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out31_ap_vld)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start),
    .ap_done(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_done),
    .ap_idle(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_idle),
    .ap_ready(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_ready),
    .input_s_b_stream_s_din(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_input_s_b_stream_s_din),
    .input_s_b_stream_s_full_n(input_s_b_stream_s_full_n),
    .input_s_b_stream_s_write(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_input_s_b_stream_s_write),
    .p_reload546(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out31),
    .p_reload544(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out29),
    .p_reload542(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out27),
    .p_reload540(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out25),
    .p_reload538(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out23),
    .p_reload536(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out21),
    .p_reload534(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out19),
    .p_reload532(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out17),
    .p_reload530(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out15),
    .p_reload528(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out13),
    .p_reload526(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out11),
    .p_reload524(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out9),
    .p_reload522(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out7),
    .p_reload520(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out5),
    .p_reload518(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out3),
    .p_reload516(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out1),
    .p_reload545(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out30),
    .p_reload543(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out28),
    .p_reload541(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out26),
    .p_reload539(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out24),
    .p_reload537(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out22),
    .p_reload535(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out20),
    .p_reload533(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out18),
    .p_reload531(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out16),
    .p_reload529(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out14),
    .p_reload527(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out12),
    .p_reload525(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out10),
    .p_reload523(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out8),
    .p_reload521(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out6),
    .p_reload519(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out4),
    .p_reload517(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out2),
    .p_reload(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_p_out),
    .s_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_address0),
    .s_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_ce0),
    .s_we0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_we0),
    .s_d0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_d0),
    .b_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_address0),
    .b_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_ce0),
    .b_we0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_we0),
    .b_d0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_d0),
    .grp_fu_1831_p_din0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_din0),
    .grp_fu_1831_p_din1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_din1),
    .grp_fu_1831_p_opcode(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_opcode),
    .grp_fu_1831_p_dout0(grp_fu_1831_p2),
    .grp_fu_1831_p_ce(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_ce),
    .grp_fu_1835_p_din0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_din0),
    .grp_fu_1835_p_din1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_din1),
    .grp_fu_1835_p_dout0(grp_fu_1835_p2),
    .grp_fu_1835_p_ce(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_ce)
);
quant_layer_r1_ln_iembed_fp32_int4_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start),
    .ap_done(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_done),
    .ap_idle(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_idle),
    .ap_ready(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_ready),
    .output_stream_s_din(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_output_stream_s_din),
    .output_stream_s_full_n(output_stream_s_full_n),
    .output_stream_s_write(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_output_stream_s_write),
    .input_buffer_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_address0),
    .input_buffer_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_ce0),
    .input_buffer_q0(input_buffer_q0),
    .b_load(b_load_reg_1671),
    .s_load(s_load_reg_1676),
    .input_buffer_1_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_1_address0),
    .input_buffer_1_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_1_ce0),
    .input_buffer_1_q0(input_buffer_1_q0),
    .b_load_1(b_load_1_reg_1681),
    .s_load_1(s_load_1_reg_1686),
    .input_buffer_2_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_2_address0),
    .input_buffer_2_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_2_ce0),
    .input_buffer_2_q0(input_buffer_2_q0),
    .b_load_2(b_load_2_reg_1691),
    .s_load_2(s_load_2_reg_1696),
    .input_buffer_3_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_3_address0),
    .input_buffer_3_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_3_ce0),
    .input_buffer_3_q0(input_buffer_3_q0),
    .b_load_3(b_load_3_reg_1701),
    .s_load_3(s_load_3_reg_1706),
    .input_buffer_4_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_4_address0),
    .input_buffer_4_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_4_ce0),
    .input_buffer_4_q0(input_buffer_4_q0),
    .b_load_4(b_load_4_reg_1711),
    .s_load_4(s_load_4_reg_1716),
    .input_buffer_5_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_5_address0),
    .input_buffer_5_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_5_ce0),
    .input_buffer_5_q0(input_buffer_5_q0),
    .b_load_5(b_load_5_reg_1721),
    .s_load_5(s_load_5_reg_1726),
    .input_buffer_6_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_6_address0),
    .input_buffer_6_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_6_ce0),
    .input_buffer_6_q0(input_buffer_6_q0),
    .b_load_6(b_load_6_reg_1731),
    .s_load_6(s_load_6_reg_1736),
    .input_buffer_7_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_7_address0),
    .input_buffer_7_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_7_ce0),
    .input_buffer_7_q0(input_buffer_7_q0),
    .b_load_7(b_load_7_reg_1741),
    .s_load_7(s_load_7_reg_1746),
    .input_buffer_8_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_8_address0),
    .input_buffer_8_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_8_ce0),
    .input_buffer_8_q0(input_buffer_8_q0),
    .b_load_8(b_load_8_reg_1751),
    .s_load_8(s_load_8_reg_1756),
    .input_buffer_9_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_9_address0),
    .input_buffer_9_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_9_ce0),
    .input_buffer_9_q0(input_buffer_9_q0),
    .b_load_9(b_load_9_reg_1761),
    .s_load_9(s_load_9_reg_1766),
    .input_buffer_10_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_10_address0),
    .input_buffer_10_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_10_ce0),
    .input_buffer_10_q0(input_buffer_10_q0),
    .b_load_10(b_load_10_reg_1771),
    .s_load_10(s_load_10_reg_1776),
    .input_buffer_11_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_11_address0),
    .input_buffer_11_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_11_ce0),
    .input_buffer_11_q0(input_buffer_11_q0),
    .b_load_11(b_load_11_reg_1781),
    .s_load_11(s_load_11_reg_1786),
    .input_buffer_12_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_12_address0),
    .input_buffer_12_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_12_ce0),
    .input_buffer_12_q0(input_buffer_12_q0),
    .b_load_12(b_load_12_reg_1791),
    .s_load_12(s_load_12_reg_1796),
    .input_buffer_13_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_13_address0),
    .input_buffer_13_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_13_ce0),
    .input_buffer_13_q0(input_buffer_13_q0),
    .b_load_13(b_load_13_reg_1801),
    .s_load_13(s_load_13_reg_1806),
    .input_buffer_14_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_14_address0),
    .input_buffer_14_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_14_ce0),
    .input_buffer_14_q0(input_buffer_14_q0),
    .b_load_14(b_load_14_reg_1811),
    .s_load_14(s_load_14_reg_1816),
    .input_buffer_15_address0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_15_address0),
    .input_buffer_15_ce0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_15_ce0),
    .input_buffer_15_q0(input_buffer_15_q0),
    .b_load_15(b_load_15_reg_1821),
    .s_load_15(s_load_15_reg_1826),
    .grp_fu_1831_p_din0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_din0),
    .grp_fu_1831_p_din1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_din1),
    .grp_fu_1831_p_opcode(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_opcode),
    .grp_fu_1831_p_dout0(grp_fu_1831_p2),
    .grp_fu_1831_p_ce(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_ce),
    .grp_fu_1835_p_din0(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_din0),
    .grp_fu_1835_p_din1(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_din1),
    .grp_fu_1835_p_dout0(grp_fu_1835_p2),
    .grp_fu_1835_p_ce(grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_ce)
);
quant_layer_r1_ln_iembed_fp32_int4_fsub_32ns_32ns_32_2_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_2_primitive_dsp_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1831_p0),
    .din1(grp_fu_1831_p1),
    .ce(grp_fu_1831_ce),
    .dout(pre_grp_fu_1831_p2)
);
quant_layer_r1_ln_iembed_fp32_int4_fdiv_32ns_32ns_32_29_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 29 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_29_no_dsp_1_U228(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1835_p0),
    .din1(grp_fu_1835_p1),
    .ce(grp_fu_1835_ce),
    .dout(pre_grp_fu_1835_p2)
);
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start_reg <= 1'b1;
        end else if ((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_ready == 1'b1)) begin
            grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start_reg <= 1'b0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start_reg <= 1'b1;
        end else if ((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_ready == 1'b1)) begin
            grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start_reg <= 1'b0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln788_fu_789_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start_reg <= 1'b1;
        end else if ((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_ready == 1'b1)) begin
            grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start_reg <= 1'b0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        M_fu_98 <= 28'd0;
    end else if (((icmp_ln788_fu_789_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        M_fu_98 <= add_ln788_fu_779_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1831_ce <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1831_ce <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_fu_1831_ce <= 1'b0;
    end else begin
        grp_fu_1831_ce <= 1'b1;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1831_p0 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1831_p0 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_din0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1831_p1 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1831_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1831_p1 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1831_p_din1;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1835_ce <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1835_ce <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_fu_1835_ce <= 1'b0;
    end else begin
        grp_fu_1835_ce <= 1'b1;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1835_p0 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1835_p0 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_din0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1835_p1 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_grp_fu_1835_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_1835_p1 <= grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_grp_fu_1835_p_din1;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        b_load_10_reg_1771 <= b_q1;
        b_load_11_reg_1781 <= b_q0;
        s_load_10_reg_1776 <= s_q1;
        s_load_11_reg_1786 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        b_load_12_reg_1791 <= b_q1;
        b_load_13_reg_1801 <= b_q0;
        s_load_12_reg_1796 <= s_q1;
        s_load_13_reg_1806 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_load_14_reg_1811 <= b_q1;
        b_load_15_reg_1821 <= b_q0;
        s_load_14_reg_1816 <= s_q1;
        s_load_15_reg_1826 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        b_load_1_reg_1681 <= b_q0;
        b_load_reg_1671 <= b_q1;
        s_load_1_reg_1686 <= s_q0;
        s_load_reg_1676 <= s_q1;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        b_load_2_reg_1691 <= b_q1;
        b_load_3_reg_1701 <= b_q0;
        s_load_2_reg_1696 <= s_q1;
        s_load_3_reg_1706 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        b_load_4_reg_1711 <= b_q1;
        b_load_5_reg_1721 <= b_q0;
        s_load_4_reg_1716 <= s_q1;
        s_load_5_reg_1726 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        b_load_6_reg_1731 <= b_q1;
        b_load_7_reg_1741 <= b_q0;
        s_load_6_reg_1736 <= s_q1;
        s_load_7_reg_1746 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        b_load_8_reg_1751 <= b_q1;
        b_load_9_reg_1761 <= b_q0;
        s_load_8_reg_1756 <= s_q1;
        s_load_9_reg_1766 <= s_q0;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        div_reg_1375 <= div_fu_766_p3;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1831_ce == 1'b1)) begin
        pre_grp_fu_1831_p2_reg <= pre_grp_fu_1831_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((grp_fu_1835_ce == 1'b1)) begin
        pre_grp_fu_1835_p2_reg <= pre_grp_fu_1835_p2;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_17_reg_1365 <= {{p_neg_fu_716_p2[31:4]}};
        tmp_41_reg_1370 <= {{seq_len[31:4]}};
        tmp_reg_1360 <= seq_len[32'd31];
    end
end
assign ap_ST_fsm_state10_blk = 1'b0;
assign ap_ST_fsm_state11_blk = 1'b0;
assign ap_ST_fsm_state12_blk = 1'b0;
assign ap_ST_fsm_state13_blk = 1'b0;
assign ap_ST_fsm_state14_blk = 1'b0;
assign ap_ST_fsm_state15_blk = 1'b0;
assign ap_ST_fsm_state16_blk = 1'b0;
always @ (*) begin
    if ((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end
always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end
assign ap_ST_fsm_state2_blk = 1'b0;
assign ap_ST_fsm_state3_blk = 1'b0;
always @ (*) begin
    if ((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end
assign ap_ST_fsm_state5_blk = 1'b0;
assign ap_ST_fsm_state6_blk = 1'b0;
always @ (*) begin
    if ((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end
assign ap_ST_fsm_state8_blk = 1'b0;
assign ap_ST_fsm_state9_blk = 1'b0;
always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln788_fu_789_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end
always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((icmp_ln788_fu_789_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_address0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_address0;
    end else begin
        b_address0 = b_address0_local;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        b_address0_local = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        b_address0_local = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        b_address0_local = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        b_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        b_address0_local = 64'd1;
    end else begin
        b_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        b_address1_local = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        b_address1_local = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        b_address1_local = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        b_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        b_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        b_address1_local = 64'd0;
    end else begin
        b_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_ce0;
    end else begin
        b_ce0 = b_ce0_local;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        b_ce0_local = 1'b1;
    end else begin
        b_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        b_ce1_local = 1'b1;
    end else begin
        b_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        b_we0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_b_we0;
    end else begin
        b_we0 = 1'b0;
    end
end
always @ (*) begin
    if ((grp_fu_1831_ce == 1'b1)) begin
        grp_fu_1831_p2 = pre_grp_fu_1831_p2;
    end else begin
        grp_fu_1831_p2 = pre_grp_fu_1831_p2_reg;
    end
end
always @ (*) begin
    if ((grp_fu_1835_ce == 1'b1)) begin
        grp_fu_1835_p2 = pre_grp_fu_1835_p2;
    end else begin
        grp_fu_1835_p2 = pre_grp_fu_1835_p2_reg;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_10_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_10_ce0;
    end else begin
        input_buffer_10_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_10_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_ce1;
    end else begin
        input_buffer_10_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_10_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_10_we1;
    end else begin
        input_buffer_10_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_11_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_11_ce0;
    end else begin
        input_buffer_11_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_11_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_ce1;
    end else begin
        input_buffer_11_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_11_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_11_we1;
    end else begin
        input_buffer_11_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_12_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_12_ce0;
    end else begin
        input_buffer_12_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_12_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_ce1;
    end else begin
        input_buffer_12_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_12_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_12_we1;
    end else begin
        input_buffer_12_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_13_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_13_ce0;
    end else begin
        input_buffer_13_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_13_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_ce1;
    end else begin
        input_buffer_13_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_13_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_13_we1;
    end else begin
        input_buffer_13_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_14_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_14_ce0;
    end else begin
        input_buffer_14_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_14_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_ce1;
    end else begin
        input_buffer_14_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_14_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_14_we1;
    end else begin
        input_buffer_14_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_15_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_15_ce0;
    end else begin
        input_buffer_15_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_15_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_ce1;
    end else begin
        input_buffer_15_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_15_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_15_we1;
    end else begin
        input_buffer_15_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_1_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_1_ce0;
    end else begin
        input_buffer_1_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_1_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_ce1;
    end else begin
        input_buffer_1_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_1_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_1_we1;
    end else begin
        input_buffer_1_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_2_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_2_ce0;
    end else begin
        input_buffer_2_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_2_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_ce1;
    end else begin
        input_buffer_2_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_2_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_2_we1;
    end else begin
        input_buffer_2_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_3_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_3_ce0;
    end else begin
        input_buffer_3_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_3_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_ce1;
    end else begin
        input_buffer_3_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_3_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_3_we1;
    end else begin
        input_buffer_3_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_4_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_4_ce0;
    end else begin
        input_buffer_4_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_4_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_ce1;
    end else begin
        input_buffer_4_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_4_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_4_we1;
    end else begin
        input_buffer_4_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_5_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_5_ce0;
    end else begin
        input_buffer_5_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_5_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_ce1;
    end else begin
        input_buffer_5_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_5_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_5_we1;
    end else begin
        input_buffer_5_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_6_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_6_ce0;
    end else begin
        input_buffer_6_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_6_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_ce1;
    end else begin
        input_buffer_6_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_6_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_6_we1;
    end else begin
        input_buffer_6_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_7_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_7_ce0;
    end else begin
        input_buffer_7_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_7_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_ce1;
    end else begin
        input_buffer_7_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_7_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_7_we1;
    end else begin
        input_buffer_7_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_8_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_8_ce0;
    end else begin
        input_buffer_8_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_8_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_ce1;
    end else begin
        input_buffer_8_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_8_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_8_we1;
    end else begin
        input_buffer_8_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_9_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_9_ce0;
    end else begin
        input_buffer_9_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_9_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_ce1;
    end else begin
        input_buffer_9_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_9_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_9_we1;
    end else begin
        input_buffer_9_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        input_buffer_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_input_buffer_ce0;
    end else begin
        input_buffer_ce0 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_ce1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_ce1;
    end else begin
        input_buffer_ce1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_buffer_we1 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_buffer_we1;
    end else begin
        input_buffer_we1 = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        input_s_b_stream_s_write = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_input_s_b_stream_s_write;
    end else begin
        input_s_b_stream_s_write = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        input_stream_s_read = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_input_stream_s_read;
    end else begin
        input_stream_s_read = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        output_stream_s_write = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_output_stream_s_write;
    end else begin
        output_stream_s_write = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        s_address0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_address0;
    end else begin
        s_address0 = s_address0_local;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        s_address0_local = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_address0_local = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_address0_local = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address0_local = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address0_local = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_address0_local = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        s_address0_local = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_address0_local = 64'd1;
    end else begin
        s_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        s_address1_local = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        s_address1_local = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        s_address1_local = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        s_address1_local = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        s_address1_local = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        s_address1_local = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        s_address1_local = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        s_address1_local = 64'd0;
    end else begin
        s_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        s_ce0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_ce0;
    end else begin
        s_ce0 = s_ce0_local;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        s_ce0_local = 1'b1;
    end else begin
        s_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        s_ce1_local = 1'b1;
    end else begin
        s_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        s_we0 = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_s_we0;
    end else begin
        s_we0 = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln788_fu_789_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln788_fu_779_p2 = (M_fu_98 + 28'd1);
assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];
assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];
assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];
assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];
assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];
assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];
assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];
assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];
assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];
assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];
assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];
assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];
assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];
assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];
assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];
assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];
assign div_fu_766_p3 = ((tmp_reg_1360[0:0] == 1'b1) ? p_neg_t_fu_757_p2 : p_lshr_f_cast_fu_763_p1);
assign grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_ap_start_reg;
assign grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_ap_start_reg;
assign grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_load_input_loop_fu_550_ap_start_reg;
assign icmp_ln788_fu_789_p2 = (($signed(zext_ln788_fu_785_p1) < $signed(div_reg_1375)) ? 1'b1 : 1'b0);
assign input_s_b_stream_s_din = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_cal_s_b_loop_fu_604_input_s_b_stream_s_din;
assign output_stream_s_din = grp_quant_layer_fp32_qint_4_true_16_2048_1024_Pipeline_asym_quant_loop_fu_644_output_stream_s_din;
assign p_lshr_cast_fu_754_p1 = tmp_17_reg_1365;
assign p_lshr_f_cast_fu_763_p1 = tmp_41_reg_1370;
assign p_neg_fu_716_p2 = (32'd0 - seq_len);
assign p_neg_t_fu_757_p2 = (29'd0 - p_lshr_cast_fu_754_p1);
assign zext_ln788_fu_785_p1 = M_fu_98;
endmodule