INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jan  9 11:55:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.581ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 1.313ns (21.235%)  route 4.870ns (78.765%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.105ns = ( 5.105 - 4.000 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5888, unset)         1.280     1.280    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X83Y101        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.223     1.503 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q_reg[3]/Q
                         net (fo=17, routed)          0.763     2.266    lsq2/handshake_lsq_lsq2_core/ldq_addr_0_q[3]
    SLICE_X75Y99         LUT6 (Prop_lut6_I0_O)        0.043     2.309 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_322/O
                         net (fo=1, routed)           0.485     2.794    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_322_n_0
    SLICE_X70Y99         LUT2 (Prop_lut2_I0_O)        0.043     2.837 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_177/O
                         net (fo=4, routed)           0.376     3.213    lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_177_n_0
    SLICE_X67Y99         LUT4 (Prop_lut4_I1_O)        0.043     3.256 r  lsq2/handshake_lsq_lsq2_core/D_loadEn_INST_0_i_56/O
                         net (fo=5, routed)           0.489     3.745    lsq2/handshake_lsq_lsq2_core/ld_st_conflict_0_11
    SLICE_X64Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     4.028 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.028    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[27]_i_10_n_0
    SLICE_X64Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.082 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.001     4.083    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[31]_i_18_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.137 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.137    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[18]_i_10_n_0
    SLICE_X64Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.191 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[30]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     4.191    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[30]_i_10__0_n_0
    SLICE_X64Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.245 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.245    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[27]_i_9_n_0
    SLICE_X64Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.410 f  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[31]_i_17/O[1]
                         net (fo=1, routed)           0.756     5.166    lsq2/handshake_lsq_lsq2_core/TEMP_76_double_out1[25]
    SLICE_X49Y103        LUT3 (Prop_lut3_I1_O)        0.125     5.291 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_5__0/O
                         net (fo=33, routed)          0.575     5.866    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_5__0_n_0
    SLICE_X46Y99         LUT6 (Prop_lut6_I2_O)        0.043     5.909 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_29__0/O
                         net (fo=1, routed)           0.316     6.225    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_29__0_n_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I5_O)        0.043     6.268 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_13__0/O
                         net (fo=1, routed)           0.258     6.526    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_13__0_n_0
    SLICE_X44Y98         LUT6 (Prop_lut6_I3_O)        0.043     6.569 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_3__0_comp/O
                         net (fo=2, routed)           0.285     6.855    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_3__0_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.043     6.898 r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q[31]_i_1__0/O
                         net (fo=33, routed)          0.565     7.463    lsq2/handshake_lsq_lsq2_core/p_73_in
    SLICE_X41Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5888, unset)         1.105     5.105    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X41Y107        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[8]/C
                         clock pessimism              0.013     5.118    
                         clock uncertainty           -0.035     5.083    
    SLICE_X41Y107        FDRE (Setup_fdre_C_CE)      -0.201     4.882    lsq2/handshake_lsq_lsq2_core/ldq_data_0_q_reg[8]
  -------------------------------------------------------------------
                         required time                          4.882    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 -2.581    




