//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_52
.address_size 64

	// .globl	clockBlock

.visible .entry clockBlock(
	.param .u32 clockBlock_param_0,
	.param .u32 clockBlock_param_1,
	.param .u32 clockBlock_param_2,
	.param .u64 clockBlock_param_3,
	.param .u64 clockBlock_param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b64 	%rd<12>;


	ld.param.u64 	%rd4, [clockBlock_param_3];
	ld.param.u64 	%rd5, [clockBlock_param_4];
	// begin inline asm
	mov.u64 	%rd6, %clock64;
	// end inline asm
	setp.lt.s64 	%p1, %rd5, 1;
	mov.u64 	%rd11, 0;
	@%p1 bra 	$L__BB0_3;

$L__BB0_2:
	// begin inline asm
	mov.u64 	%rd8, %clock64;
	// end inline asm
	sub.s64 	%rd9, %rd8, %rd6;
	and.b64  	%rd11, %rd9, 4294967295;
	setp.lt.s64 	%p2, %rd11, %rd5;
	@%p2 bra 	$L__BB0_2;

$L__BB0_3:
	cvta.to.global.u64 	%rd10, %rd4;
	st.global.u64 	[%rd10], %rd11;
	ret;

}

