// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CGX150DF31I7AD Package FBGA896
// 

//
// This file contains Slow Corner delays for the design using part EP4CGX150DF31I7AD,
// with speed grade 7, core voltage 1.2VmV, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "memoryfile")
  (DATE "11/29/2020 22:02:14")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1769:1769:1769) (1620:1620:1620))
        (IOPATH i o (2419:2419:2419) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1799:1799:1799) (1571:1571:1571))
        (IOPATH i o (2469:2469:2469) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1773:1773:1773) (1624:1624:1624))
        (IOPATH i o (2409:2409:2409) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1744:1744:1744) (1596:1596:1596))
        (IOPATH i o (2419:2419:2419) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1774:1774:1774) (1624:1624:1624))
        (IOPATH i o (2419:2419:2419) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3572:3572:3572) (3289:3289:3289))
        (IOPATH i o (2379:2379:2379) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2498:2498:2498) (2246:2246:2246))
        (IOPATH i o (2369:2369:2369) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2528:2528:2528) (2262:2262:2262))
        (IOPATH i o (2429:2429:2429) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3695:3695:3695) (3363:3363:3363))
        (IOPATH i o (2379:2379:2379) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1677:1677:1677) (1482:1482:1482))
        (IOPATH i o (2479:2479:2479) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1332:1332:1332) (1173:1173:1173))
        (IOPATH i o (2479:2479:2479) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1521:1521:1521) (1315:1315:1315))
        (IOPATH i o (2489:2489:2489) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1741:1741:1741) (1593:1593:1593))
        (IOPATH i o (2409:2409:2409) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (793:793:793) (693:693:693))
        (IOPATH i o (2509:2509:2509) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (808:808:808) (716:716:716))
        (IOPATH i o (2499:2499:2499) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3104:3104:3104) (2835:2835:2835))
        (IOPATH i o (3496:3496:3496) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3509:3509:3509) (3219:3219:3219))
        (IOPATH i o (2409:2409:2409) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1904:1904:1904) (1760:1760:1760))
        (IOPATH i o (2369:2369:2369) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1965:1965:1965) (1682:1682:1682))
        (IOPATH i o (2489:2489:2489) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1827:1827:1827) (1586:1586:1586))
        (IOPATH i o (2499:2499:2499) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1117:1117:1117) (983:983:983))
        (IOPATH i o (2499:2499:2499) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (811:811:811) (716:716:716))
        (IOPATH i o (2509:2509:2509) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2030:2030:2030) (1850:1850:1850))
        (IOPATH i o (2429:2429:2429) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2000:2000:2000) (1818:1818:1818))
        (IOPATH i o (2419:2419:2419) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1642:1642:1642) (1457:1457:1457))
        (IOPATH i o (2489:2489:2489) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3002:3002:3002) (2706:2706:2706))
        (IOPATH i o (2419:2419:2419) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2914:2914:2914) (2670:2670:2670))
        (IOPATH i o (2389:2389:2389) (2377:2377:2377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (828:828:828) (721:721:721))
        (IOPATH i o (2489:2489:2489) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1756:1756:1756) (1605:1605:1605))
        (IOPATH i o (2399:2399:2399) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1740:1740:1740) (1507:1507:1507))
        (IOPATH i o (2469:2469:2469) (2438:2438:2438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1225:1225:1225) (1107:1107:1107))
        (IOPATH i o (2379:2379:2379) (2367:2367:2367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_obuf")
    (INSTANCE dataOut\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1078:1078:1078) (959:959:959))
        (IOPATH i o (2499:2499:2499) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (668:668:668) (745:745:745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (328:328:328) (332:332:332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1364:1364:1364) (1466:1466:1466))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE we\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1969:1969:1969))
        (PORT d (78:78:78) (87:87:87))
        (PORT ena (2521:2521:2521) (2395:2395:2395))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2197w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3145:3145:3145) (3261:3261:3261))
        (PORT datab (1409:1409:1409) (1522:1522:1522))
        (PORT datac (1781:1781:1781) (1879:1879:1879))
        (PORT datad (3070:3070:3070) (3206:3206:3206))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (620:620:620) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (620:620:620) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (610:610:610) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (680:680:680) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE address\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3891:3891:3891))
        (PORT clk (2267:2267:2267) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4346:4346:4346))
        (PORT d[1] (3684:3684:3684) (3854:3854:3854))
        (PORT d[2] (5872:5872:5872) (5885:5885:5885))
        (PORT d[3] (3868:3868:3868) (3997:3997:3997))
        (PORT d[4] (6046:6046:6046) (6086:6086:6086))
        (PORT d[5] (3604:3604:3604) (3760:3760:3760))
        (PORT d[6] (4789:4789:4789) (4930:4930:4930))
        (PORT d[7] (4212:4212:4212) (4324:4324:4324))
        (PORT d[8] (5691:5691:5691) (5737:5737:5737))
        (PORT d[9] (5253:5253:5253) (5311:5311:5311))
        (PORT d[10] (4962:4962:4962) (5067:5067:5067))
        (PORT d[11] (5393:5393:5393) (5493:5493:5493))
        (PORT d[12] (3921:3921:3921) (4063:4063:4063))
        (PORT clk (2265:2265:2265) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5061:5061:5061) (4661:4661:4661))
        (PORT clk (2265:2265:2265) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2218:2218:2218))
        (PORT d[0] (5522:5522:5522) (5151:5151:5151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4701:4701:4701))
        (PORT d[1] (3662:3662:3662) (3830:3830:3830))
        (PORT d[2] (5910:5910:5910) (5932:5932:5932))
        (PORT d[3] (3870:3870:3870) (3997:3997:3997))
        (PORT d[4] (6023:6023:6023) (6062:6062:6062))
        (PORT d[5] (3606:3606:3606) (3760:3760:3760))
        (PORT d[6] (4791:4791:4791) (4930:4930:4930))
        (PORT d[7] (4214:4214:4214) (4324:4324:4324))
        (PORT d[8] (5693:5693:5693) (5737:5737:5737))
        (PORT d[9] (5255:5255:5255) (5311:5311:5311))
        (PORT d[10] (4964:4964:4964) (5067:5067:5067))
        (PORT d[11] (5395:5395:5395) (5493:5493:5493))
        (PORT d[12] (3923:3923:3923) (4063:4063:4063))
        (PORT clk (2231:2231:2231) (2144:2144:2144))
        (PORT ena (5335:5335:5335) (5139:5139:5139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2144:2144:2144))
        (PORT d[0] (5335:5335:5335) (5139:5139:5139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3112:3112:3112) (3229:3229:3229))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1969:1969:1969))
        (PORT d (78:78:78) (87:87:87))
        (PORT ena (2521:2521:2521) (2395:2395:2395))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2177w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3145:3145:3145) (3262:3262:3262))
        (PORT datab (1408:1408:1408) (1521:1521:1521))
        (PORT datac (1781:1781:1781) (1879:1879:1879))
        (PORT datad (3070:3070:3070) (3206:3206:3206))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (3648:3648:3648))
        (PORT clk (2300:2300:2300) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4404:4404:4404))
        (PORT d[1] (4983:4983:4983) (5070:5070:5070))
        (PORT d[2] (5242:5242:5242) (5310:5310:5310))
        (PORT d[3] (5080:5080:5080) (5105:5105:5105))
        (PORT d[4] (5045:5045:5045) (5160:5160:5160))
        (PORT d[5] (5035:5035:5035) (5159:5159:5159))
        (PORT d[6] (4716:4716:4716) (4854:4854:4854))
        (PORT d[7] (4569:4569:4569) (4663:4663:4663))
        (PORT d[8] (5299:5299:5299) (5376:5376:5376))
        (PORT d[9] (5077:5077:5077) (5208:5208:5208))
        (PORT d[10] (4615:4615:4615) (4736:4736:4736))
        (PORT d[11] (3527:3527:3527) (3658:3658:3658))
        (PORT d[12] (4255:4255:4255) (4387:4387:4387))
        (PORT clk (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5074:5074:5074) (4682:4682:4682))
        (PORT clk (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
        (PORT d[0] (5591:5591:5591) (5215:5215:5215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4378:4378:4378))
        (PORT d[1] (4688:4688:4688) (4813:4813:4813))
        (PORT d[2] (5574:5574:5574) (5593:5593:5593))
        (PORT d[3] (5082:5082:5082) (5105:5105:5105))
        (PORT d[4] (5082:5082:5082) (5175:5175:5175))
        (PORT d[5] (5037:5037:5037) (5159:5159:5159))
        (PORT d[6] (4718:4718:4718) (4854:4854:4854))
        (PORT d[7] (4571:4571:4571) (4663:4663:4663))
        (PORT d[8] (5301:5301:5301) (5376:5376:5376))
        (PORT d[9] (5079:5079:5079) (5208:5208:5208))
        (PORT d[10] (4617:4617:4617) (4736:4736:4736))
        (PORT d[11] (3529:3529:3529) (3658:3658:3658))
        (PORT d[12] (4257:4257:4257) (4387:4387:4387))
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (PORT ena (4985:4985:4985) (4821:4821:4821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (PORT d[0] (4985:4985:4985) (4821:4821:4821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5745:5745:5745) (5244:5244:5244))
        (PORT datab (697:697:697) (644:644:644))
        (PORT datac (3854:3854:3854) (3541:3541:3541))
        (PORT datad (1224:1224:1224) (1131:1131:1131))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2137w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3150:3150:3150) (3267:3267:3267))
        (PORT datab (1399:1399:1399) (1514:1514:1514))
        (PORT datac (1784:1784:1784) (1881:1881:1881))
        (PORT datad (3074:3074:3074) (3211:3211:3211))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3748:3748:3748))
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4215:4215:4215) (4333:4333:4333))
        (PORT d[1] (4380:4380:4380) (4514:4514:4514))
        (PORT d[2] (6623:6623:6623) (6703:6703:6703))
        (PORT d[3] (4355:4355:4355) (4478:4478:4478))
        (PORT d[4] (6924:6924:6924) (7011:7011:7011))
        (PORT d[5] (4361:4361:4361) (4509:4509:4509))
        (PORT d[6] (4676:4676:4676) (4788:4788:4788))
        (PORT d[7] (3998:3998:3998) (4147:4147:4147))
        (PORT d[8] (5981:5981:5981) (6104:6104:6104))
        (PORT d[9] (5775:5775:5775) (5849:5849:5849))
        (PORT d[10] (4328:4328:4328) (4467:4467:4467))
        (PORT d[11] (5903:5903:5903) (5938:5938:5938))
        (PORT d[12] (5984:5984:5984) (6040:6040:6040))
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3731:3731:3731))
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2287:2287:2287))
        (PORT d[0] (4553:4553:4553) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3970:3970:3970) (4107:4107:4107))
        (PORT d[1] (4654:4654:4654) (4759:4759:4759))
        (PORT d[2] (6583:6583:6583) (6655:6655:6655))
        (PORT d[3] (4357:4357:4357) (4478:4478:4478))
        (PORT d[4] (6631:6631:6631) (6742:6742:6742))
        (PORT d[5] (4363:4363:4363) (4509:4509:4509))
        (PORT d[6] (4678:4678:4678) (4788:4788:4788))
        (PORT d[7] (4000:4000:4000) (4147:4147:4147))
        (PORT d[8] (5983:5983:5983) (6104:6104:6104))
        (PORT d[9] (5777:5777:5777) (5849:5849:5849))
        (PORT d[10] (4330:4330:4330) (4467:4467:4467))
        (PORT d[11] (5905:5905:5905) (5938:5938:5938))
        (PORT d[12] (5986:5986:5986) (6040:6040:6040))
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (PORT ena (5577:5577:5577) (5376:5376:5376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (PORT d[0] (5577:5577:5577) (5376:5376:5376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3147:3147:3147) (3263:3263:3263))
        (PORT datab (1405:1405:1405) (1519:1519:1519))
        (PORT datac (1782:1782:1782) (1880:1880:1880))
        (PORT datad (3071:3071:3071) (3208:3208:3208))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4216:4216:4216))
        (PORT clk (2281:2281:2281) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4597:4597:4597))
        (PORT d[1] (4667:4667:4667) (4794:4794:4794))
        (PORT d[2] (5560:5560:5560) (5609:5609:5609))
        (PORT d[3] (3635:3635:3635) (3789:3789:3789))
        (PORT d[4] (5699:5699:5699) (5744:5744:5744))
        (PORT d[5] (5342:5342:5342) (5447:5447:5447))
        (PORT d[6] (4780:4780:4780) (4920:4920:4920))
        (PORT d[7] (4245:4245:4245) (4360:4360:4360))
        (PORT d[8] (5332:5332:5332) (5409:5409:5409))
        (PORT d[9] (4938:4938:4938) (5002:5002:5002))
        (PORT d[10] (4696:4696:4696) (4814:4814:4814))
        (PORT d[11] (3839:3839:3839) (3967:3967:3967))
        (PORT d[12] (3942:3942:3942) (4093:4093:4093))
        (PORT clk (2279:2279:2279) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5551:5551:5551) (5029:5029:5029))
        (PORT clk (2279:2279:2279) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2235:2235:2235))
        (PORT d[0] (6068:6068:6068) (5562:5562:5562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4357:4357:4357))
        (PORT d[1] (4990:4990:4990) (5091:5091:5091))
        (PORT d[2] (5868:5868:5868) (5891:5891:5891))
        (PORT d[3] (3637:3637:3637) (3789:3789:3789))
        (PORT d[4] (5714:5714:5714) (5770:5770:5770))
        (PORT d[5] (5344:5344:5344) (5447:5447:5447))
        (PORT d[6] (4782:4782:4782) (4920:4920:4920))
        (PORT d[7] (4247:4247:4247) (4360:4360:4360))
        (PORT d[8] (5334:5334:5334) (5409:5409:5409))
        (PORT d[9] (4940:4940:4940) (5002:5002:5002))
        (PORT d[10] (4698:4698:4698) (4814:4814:4814))
        (PORT d[11] (3841:3841:3841) (3967:3967:3967))
        (PORT d[12] (3944:3944:3944) (4093:4093:4093))
        (PORT clk (2245:2245:2245) (2161:2161:2161))
        (PORT ena (5087:5087:5087) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2161:2161:2161))
        (PORT d[0] (5087:5087:5087) (4919:4919:4919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5732:5732:5732) (5229:5229:5229))
        (PORT datab (3887:3887:3887) (3557:3557:3557))
        (PORT datac (2158:2158:2158) (1892:1892:1892))
        (PORT datad (945:945:945) (876:876:876))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mem_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (1969:1969:1969))
        (PORT asdata (3329:3329:3329) (3460:3460:3460))
        (PORT ena (2521:2521:2521) (2395:2395:2395))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2147w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3148:3148:3148) (3264:3264:3264))
        (PORT datab (1403:1403:1403) (1517:1517:1517))
        (PORT datac (1783:1783:1783) (1880:1880:1880))
        (PORT datad (3072:3072:3072) (3209:3209:3209))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3739:3739:3739))
        (PORT clk (2317:2317:2317) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6307:6307:6307) (6343:6343:6343))
        (PORT d[1] (5359:5359:5359) (5431:5431:5431))
        (PORT d[2] (6239:6239:6239) (6339:6339:6339))
        (PORT d[3] (4667:4667:4667) (4762:4762:4762))
        (PORT d[4] (7324:7324:7324) (7405:7405:7405))
        (PORT d[5] (5039:5039:5039) (5128:5128:5128))
        (PORT d[6] (5234:5234:5234) (5288:5288:5288))
        (PORT d[7] (3980:3980:3980) (4129:4129:4129))
        (PORT d[8] (5638:5638:5638) (5777:5777:5777))
        (PORT d[9] (6402:6402:6402) (6439:6439:6439))
        (PORT d[10] (4329:4329:4329) (4469:4469:4469))
        (PORT d[11] (5588:5588:5588) (5645:5645:5645))
        (PORT d[12] (5351:5351:5351) (5451:5451:5451))
        (PORT clk (2315:2315:2315) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3634:3634:3634))
        (PORT clk (2315:2315:2315) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2268:2268:2268))
        (PORT d[0] (4435:4435:4435) (4167:4167:4167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5995:5995:5995) (6052:6052:6052))
        (PORT d[1] (5385:5385:5385) (5454:5454:5454))
        (PORT d[2] (6265:6265:6265) (6362:6362:6362))
        (PORT d[3] (4669:4669:4669) (4762:4762:4762))
        (PORT d[4] (7310:7310:7310) (7379:7379:7379))
        (PORT d[5] (5041:5041:5041) (5128:5128:5128))
        (PORT d[6] (5236:5236:5236) (5288:5288:5288))
        (PORT d[7] (3982:3982:3982) (4129:4129:4129))
        (PORT d[8] (5640:5640:5640) (5777:5777:5777))
        (PORT d[9] (6404:6404:6404) (6439:6439:6439))
        (PORT d[10] (4331:4331:4331) (4469:4469:4469))
        (PORT d[11] (5590:5590:5590) (5645:5645:5645))
        (PORT d[12] (5353:5353:5353) (5451:5451:5451))
        (PORT clk (2281:2281:2281) (2194:2194:2194))
        (PORT ena (5683:5683:5683) (5477:5477:5477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2194:2194:2194))
        (PORT d[0] (5683:5683:5683) (5477:5477:5477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2120w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3153:3153:3153) (3270:3270:3270))
        (PORT datab (1393:1393:1393) (1510:1510:1510))
        (PORT datac (1785:1785:1785) (1883:1883:1883))
        (PORT datad (3077:3077:3077) (3214:3214:3214))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4207:4207:4207))
        (PORT clk (2287:2287:2287) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4049:4049:4049))
        (PORT d[1] (4693:4693:4693) (4820:4820:4820))
        (PORT d[2] (5577:5577:5577) (5625:5625:5625))
        (PORT d[3] (4185:4185:4185) (4300:4300:4300))
        (PORT d[4] (5687:5687:5687) (5747:5747:5747))
        (PORT d[5] (5341:5341:5341) (5446:5446:5446))
        (PORT d[6] (5026:5026:5026) (5147:5147:5147))
        (PORT d[7] (4221:4221:4221) (4336:4336:4336))
        (PORT d[8] (5365:5365:5365) (5434:5434:5434))
        (PORT d[9] (5093:5093:5093) (5220:5220:5220))
        (PORT d[10] (4662:4662:4662) (4785:4785:4785))
        (PORT d[11] (3866:3866:3866) (3987:3987:3987))
        (PORT d[12] (3983:3983:3983) (4128:4128:4128))
        (PORT clk (2285:2285:2285) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7833:7833:7833) (7331:7331:7331))
        (PORT clk (2285:2285:2285) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2239:2239:2239))
        (PORT d[0] (8350:8350:8350) (7864:7864:7864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (4069:4069:4069))
        (PORT d[1] (4695:4695:4695) (4820:4820:4820))
        (PORT d[2] (5579:5579:5579) (5599:5599:5599))
        (PORT d[3] (4187:4187:4187) (4300:4300:4300))
        (PORT d[4] (5665:5665:5665) (5723:5723:5723))
        (PORT d[5] (5343:5343:5343) (5446:5446:5446))
        (PORT d[6] (5028:5028:5028) (5147:5147:5147))
        (PORT d[7] (4223:4223:4223) (4336:4336:4336))
        (PORT d[8] (5367:5367:5367) (5434:5434:5434))
        (PORT d[9] (5095:5095:5095) (5220:5220:5220))
        (PORT d[10] (4664:4664:4664) (4785:4785:4785))
        (PORT d[11] (3868:3868:3868) (3987:3987:3987))
        (PORT d[12] (3985:3985:3985) (4128:4128:4128))
        (PORT clk (2251:2251:2251) (2165:2165:2165))
        (PORT ena (5096:5096:5096) (4906:4906:4906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2165:2165:2165))
        (PORT d[0] (5096:5096:5096) (4906:4906:4906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5738:5738:5738) (5237:5237:5237))
        (PORT datab (3892:3892:3892) (3565:3565:3565))
        (PORT datac (1498:1498:1498) (1288:1288:1288))
        (PORT datad (968:968:968) (897:897:897))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (3694:3694:3694) (3365:3365:3365))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2187w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3146:3146:3146) (3262:3262:3262))
        (PORT datab (1407:1407:1407) (1520:1520:1520))
        (PORT datac (1782:1782:1782) (1879:1879:1879))
        (PORT datad (3071:3071:3071) (3207:3207:3207))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3716:3716:3716))
        (PORT clk (2338:2338:2338) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4371:4371:4371))
        (PORT d[1] (5002:5002:5002) (5085:5085:5085))
        (PORT d[2] (6591:6591:6591) (6673:6673:6673))
        (PORT d[3] (4355:4355:4355) (4480:4480:4480))
        (PORT d[4] (7240:7240:7240) (7314:7314:7314))
        (PORT d[5] (4666:4666:4666) (4787:4787:4787))
        (PORT d[6] (5234:5234:5234) (5281:5281:5281))
        (PORT d[7] (3992:3992:3992) (4133:4133:4133))
        (PORT d[8] (5674:5674:5674) (5829:5829:5829))
        (PORT d[9] (6052:6052:6052) (6116:6116:6116))
        (PORT d[10] (4321:4321:4321) (4460:4460:4460))
        (PORT d[11] (5897:5897:5897) (5931:5931:5931))
        (PORT d[12] (5945:5945:5945) (5999:5999:5999))
        (PORT clk (2336:2336:2336) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6097:6097:6097) (5498:5498:5498))
        (PORT clk (2336:2336:2336) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2289:2289:2289))
        (PORT d[0] (6614:6614:6614) (6031:6031:6031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (4108:4108:4108))
        (PORT d[1] (5028:5028:5028) (5109:5109:5109))
        (PORT d[2] (6568:6568:6568) (6649:6649:6649))
        (PORT d[3] (4357:4357:4357) (4480:4480:4480))
        (PORT d[4] (6970:6970:6970) (7065:7065:7065))
        (PORT d[5] (4668:4668:4668) (4787:4787:4787))
        (PORT d[6] (5236:5236:5236) (5281:5281:5281))
        (PORT d[7] (3994:3994:3994) (4133:4133:4133))
        (PORT d[8] (5676:5676:5676) (5829:5829:5829))
        (PORT d[9] (6054:6054:6054) (6116:6116:6116))
        (PORT d[10] (4323:4323:4323) (4460:4460:4460))
        (PORT d[11] (5899:5899:5899) (5931:5931:5931))
        (PORT d[12] (5947:5947:5947) (5999:5999:5999))
        (PORT clk (2302:2302:2302) (2215:2215:2215))
        (PORT ena (5302:5302:5302) (5120:5120:5120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2215:2215:2215))
        (PORT d[0] (5302:5302:5302) (5120:5120:5120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|decode2\|w_anode2167w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3151:3151:3151) (3268:3268:3268))
        (PORT datab (1397:1397:1397) (1512:1512:1512))
        (PORT datac (1784:1784:1784) (1882:1882:1882))
        (PORT datad (3075:3075:3075) (3212:3212:3212))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3745:3745:3745))
        (PORT clk (2290:2290:2290) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6980:6980:6980) (6984:6984:6984))
        (PORT d[1] (5708:5708:5708) (5759:5759:5759))
        (PORT d[2] (6519:6519:6519) (6565:6565:6565))
        (PORT d[3] (6123:6123:6123) (6209:6209:6209))
        (PORT d[4] (7604:7604:7604) (7665:7665:7665))
        (PORT d[5] (4290:4290:4290) (4436:4436:4436))
        (PORT d[6] (5563:5563:5563) (5598:5598:5598))
        (PORT d[7] (6684:6684:6684) (6714:6714:6714))
        (PORT d[8] (5749:5749:5749) (5908:5908:5908))
        (PORT d[9] (6714:6714:6714) (6736:6736:6736))
        (PORT d[10] (3984:3984:3984) (4140:4140:4140))
        (PORT d[11] (5272:5272:5272) (5344:5344:5344))
        (PORT d[12] (5029:5029:5029) (5152:5152:5152))
        (PORT clk (2288:2288:2288) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5244:5244:5244) (4690:4690:4690))
        (PORT clk (2288:2288:2288) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2239:2239:2239))
        (PORT d[0] (5485:5485:5485) (4974:4974:4974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5666:5666:5666) (5744:5744:5744))
        (PORT d[1] (4084:4084:4084) (4261:4261:4261))
        (PORT d[2] (6486:6486:6486) (6546:6546:6546))
        (PORT d[3] (6125:6125:6125) (6209:6209:6209))
        (PORT d[4] (7589:7589:7589) (7639:7639:7639))
        (PORT d[5] (4292:4292:4292) (4436:4436:4436))
        (PORT d[6] (5565:5565:5565) (5598:5598:5598))
        (PORT d[7] (6686:6686:6686) (6714:6714:6714))
        (PORT d[8] (5751:5751:5751) (5908:5908:5908))
        (PORT d[9] (6716:6716:6716) (6736:6736:6736))
        (PORT d[10] (3986:3986:3986) (4140:4140:4140))
        (PORT d[11] (5274:5274:5274) (5344:5344:5344))
        (PORT d[12] (5031:5031:5031) (5152:5152:5152))
        (PORT clk (2254:2254:2254) (2165:2165:2165))
        (PORT ena (5936:5936:5936) (5723:5723:5723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2165:2165:2165))
        (PORT d[0] (5936:5936:5936) (5723:5723:5723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5741:5741:5741) (5240:5240:5240))
        (PORT datab (3895:3895:3895) (3569:3569:3569))
        (PORT datac (2032:2032:2032) (1828:1828:1828))
        (PORT datad (1207:1207:1207) (1026:1026:1026))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (237:237:237))
        (PORT datab (220:220:220) (230:230:230))
        (PORT datac (3700:3700:3700) (3371:3371:3371))
        (PORT datad (183:183:183) (196:196:196))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3688:3688:3688))
        (PORT clk (2321:2321:2321) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5726:5726:5726))
        (PORT d[1] (5133:5133:5133) (5268:5268:5268))
        (PORT d[2] (3726:3726:3726) (3890:3890:3890))
        (PORT d[3] (7745:7745:7745) (7826:7826:7826))
        (PORT d[4] (3869:3869:3869) (3983:3983:3983))
        (PORT d[5] (5681:5681:5681) (5823:5823:5823))
        (PORT d[6] (7237:7237:7237) (7313:7313:7313))
        (PORT d[7] (6035:6035:6035) (6087:6087:6087))
        (PORT d[8] (3639:3639:3639) (3789:3789:3789))
        (PORT d[9] (5267:5267:5267) (5359:5359:5359))
        (PORT d[10] (4624:4624:4624) (4740:4740:4740))
        (PORT d[11] (7444:7444:7444) (7534:7534:7534))
        (PORT d[12] (5493:5493:5493) (5612:5612:5612))
        (PORT clk (2319:2319:2319) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3547:3547:3547))
        (PORT clk (2319:2319:2319) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2275:2275:2275))
        (PORT d[0] (4445:4445:4445) (4080:4080:4080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5633:5633:5633) (5702:5702:5702))
        (PORT d[1] (5159:5159:5159) (5289:5289:5289))
        (PORT d[2] (3680:3680:3680) (3843:3843:3843))
        (PORT d[3] (7747:7747:7747) (7826:7826:7826))
        (PORT d[4] (4775:4775:4775) (4810:4810:4810))
        (PORT d[5] (5683:5683:5683) (5823:5823:5823))
        (PORT d[6] (7239:7239:7239) (7313:7313:7313))
        (PORT d[7] (6037:6037:6037) (6087:6087:6087))
        (PORT d[8] (3641:3641:3641) (3789:3789:3789))
        (PORT d[9] (5269:5269:5269) (5359:5359:5359))
        (PORT d[10] (4626:4626:4626) (4740:4740:4740))
        (PORT d[11] (7446:7446:7446) (7534:7534:7534))
        (PORT d[12] (5495:5495:5495) (5612:5612:5612))
        (PORT clk (2285:2285:2285) (2201:2201:2201))
        (PORT ena (3232:3232:3232) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2201:2201:2201))
        (PORT d[0] (3232:3232:3232) (3006:3006:3006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3277:3277:3277))
        (PORT clk (2350:2350:2350) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5503:5503:5503))
        (PORT d[1] (5349:5349:5349) (5449:5449:5449))
        (PORT d[2] (3869:3869:3869) (3983:3983:3983))
        (PORT d[3] (4538:4538:4538) (4610:4610:4610))
        (PORT d[4] (6835:6835:6835) (6900:6900:6900))
        (PORT d[5] (6210:6210:6210) (6294:6294:6294))
        (PORT d[6] (6997:6997:6997) (7084:7084:7084))
        (PORT d[7] (3992:3992:3992) (4135:4135:4135))
        (PORT d[8] (4276:4276:4276) (4399:4399:4399))
        (PORT d[9] (3798:3798:3798) (3911:3911:3911))
        (PORT d[10] (5010:5010:5010) (5127:5127:5127))
        (PORT d[11] (5798:5798:5798) (5910:5910:5910))
        (PORT d[12] (6620:6620:6620) (6607:6607:6607))
        (PORT clk (2348:2348:2348) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7466:7466:7466) (7013:7013:7013))
        (PORT clk (2348:2348:2348) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2299:2299:2299))
        (PORT d[0] (7983:7983:7983) (7546:7546:7546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5480:5480:5480))
        (PORT d[1] (5376:5376:5376) (5470:5470:5470))
        (PORT d[2] (3896:3896:3896) (4006:4006:4006))
        (PORT d[3] (4540:4540:4540) (4610:4610:4610))
        (PORT d[4] (6872:6872:6872) (6921:6921:6921))
        (PORT d[5] (6212:6212:6212) (6294:6294:6294))
        (PORT d[6] (6999:6999:6999) (7084:7084:7084))
        (PORT d[7] (3994:3994:3994) (4135:4135:4135))
        (PORT d[8] (4278:4278:4278) (4399:4399:4399))
        (PORT d[9] (3800:3800:3800) (3911:3911:3911))
        (PORT d[10] (5012:5012:5012) (5127:5127:5127))
        (PORT d[11] (5800:5800:5800) (5910:5910:5910))
        (PORT d[12] (6622:6622:6622) (6607:6607:6607))
        (PORT clk (2314:2314:2314) (2225:2225:2225))
        (PORT ena (2159:2159:2159) (1996:1996:1996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2225:2225:2225))
        (PORT d[0] (2159:2159:2159) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2382:2382:2382) (2179:2179:2179))
        (PORT datab (1341:1341:1341) (1240:1240:1240))
        (PORT datac (4978:4978:4978) (4633:4633:4633))
        (PORT datad (1947:1947:1947) (1755:1755:1755))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3696:3696:3696))
        (PORT clk (2320:2320:2320) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5721:5721:5721))
        (PORT d[1] (4806:4806:4806) (4961:4961:4961))
        (PORT d[2] (3724:3724:3724) (3874:3874:3874))
        (PORT d[3] (7448:7448:7448) (7552:7552:7552))
        (PORT d[4] (3966:3966:3966) (4087:4087:4087))
        (PORT d[5] (5673:5673:5673) (5814:5814:5814))
        (PORT d[6] (6946:6946:6946) (7038:7038:7038))
        (PORT d[7] (5704:5704:5704) (5784:5784:5784))
        (PORT d[8] (3957:3957:3957) (4091:4091:4091))
        (PORT d[9] (5268:5268:5268) (5360:5360:5360))
        (PORT d[10] (4651:4651:4651) (4759:4759:4759))
        (PORT d[11] (7372:7372:7372) (7462:7462:7462))
        (PORT d[12] (5551:5551:5551) (5663:5663:5663))
        (PORT clk (2318:2318:2318) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (2733:2733:2733))
        (PORT clk (2318:2318:2318) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2273:2273:2273))
        (PORT d[0] (3566:3566:3566) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5632:5632:5632) (5701:5701:5701))
        (PORT d[1] (4819:4819:4819) (4956:4956:4956))
        (PORT d[2] (3690:3690:3690) (3854:3854:3854))
        (PORT d[3] (7450:7450:7450) (7552:7552:7552))
        (PORT d[4] (3943:3943:3943) (4065:4065:4065))
        (PORT d[5] (5675:5675:5675) (5814:5814:5814))
        (PORT d[6] (6948:6948:6948) (7038:7038:7038))
        (PORT d[7] (5706:5706:5706) (5784:5784:5784))
        (PORT d[8] (3959:3959:3959) (4091:4091:4091))
        (PORT d[9] (5270:5270:5270) (5360:5360:5360))
        (PORT d[10] (4653:4653:4653) (4759:4759:4759))
        (PORT d[11] (7374:7374:7374) (7462:7462:7462))
        (PORT d[12] (5553:5553:5553) (5663:5663:5663))
        (PORT clk (2284:2284:2284) (2199:2199:2199))
        (PORT ena (3221:3221:3221) (2995:2995:2995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2199:2199:2199))
        (PORT d[0] (3221:3221:3221) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3697:3697:3697))
        (PORT clk (2319:2319:2319) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5464:5464:5464))
        (PORT d[1] (5113:5113:5113) (5244:5244:5244))
        (PORT d[2] (3714:3714:3714) (3879:3879:3879))
        (PORT d[3] (7461:7461:7461) (7557:7557:7557))
        (PORT d[4] (3906:3906:3906) (4029:4029:4029))
        (PORT d[5] (5601:5601:5601) (5747:5747:5747))
        (PORT d[6] (4597:4597:4597) (4684:4684:4684))
        (PORT d[7] (5703:5703:5703) (5783:5783:5783))
        (PORT d[8] (3608:3608:3608) (3766:3766:3766))
        (PORT d[9] (5581:5581:5581) (5649:5649:5649))
        (PORT d[10] (4575:4575:4575) (4682:4682:4682))
        (PORT d[11] (7081:7081:7081) (7189:7189:7189))
        (PORT d[12] (5484:5484:5484) (5602:5602:5602))
        (PORT clk (2317:2317:2317) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3475:3475:3475))
        (PORT clk (2317:2317:2317) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2269:2269:2269))
        (PORT d[0] (4312:4312:4312) (4003:4003:4003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5356:5356:5356) (5439:5439:5439))
        (PORT d[1] (4818:4818:4818) (4955:4955:4955))
        (PORT d[2] (3691:3691:3691) (3855:3855:3855))
        (PORT d[3] (7463:7463:7463) (7557:7557:7557))
        (PORT d[4] (3620:3620:3620) (3766:3766:3766))
        (PORT d[5] (5603:5603:5603) (5747:5747:5747))
        (PORT d[6] (4599:4599:4599) (4684:4684:4684))
        (PORT d[7] (5705:5705:5705) (5783:5783:5783))
        (PORT d[8] (3610:3610:3610) (3766:3766:3766))
        (PORT d[9] (5583:5583:5583) (5649:5649:5649))
        (PORT d[10] (4577:4577:4577) (4682:4682:4682))
        (PORT d[11] (7083:7083:7083) (7189:7189:7189))
        (PORT d[12] (5486:5486:5486) (5602:5602:5602))
        (PORT clk (2283:2283:2283) (2195:2195:2195))
        (PORT ena (2885:2885:2885) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2195:2195:2195))
        (PORT d[0] (2885:2885:2885) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2380:2380:2380) (2177:2177:2177))
        (PORT datab (1586:1586:1586) (1472:1472:1472))
        (PORT datac (4976:4976:4976) (4631:4631:4631))
        (PORT datad (1504:1504:1504) (1369:1369:1369))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3673:3673:3673))
        (PORT clk (2325:2325:2325) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5959:5959:5959) (5986:5986:5986))
        (PORT d[1] (5166:5166:5166) (5300:5300:5300))
        (PORT d[2] (3686:3686:3686) (3849:3849:3849))
        (PORT d[3] (7780:7780:7780) (7858:7858:7858))
        (PORT d[4] (4147:4147:4147) (4239:4239:4239))
        (PORT d[5] (5649:5649:5649) (5796:5796:5796))
        (PORT d[6] (7253:7253:7253) (7321:7321:7321))
        (PORT d[7] (6006:6006:6006) (6064:6064:6064))
        (PORT d[8] (3654:3654:3654) (3821:3821:3821))
        (PORT d[9] (5260:5260:5260) (5351:5351:5351))
        (PORT d[10] (4659:4659:4659) (4768:4768:4768))
        (PORT d[11] (7428:7428:7428) (7520:7520:7520))
        (PORT d[12] (5827:5827:5827) (5920:5920:5920))
        (PORT clk (2323:2323:2323) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (2817:2817:2817))
        (PORT clk (2323:2323:2323) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2276:2276:2276))
        (PORT d[0] (3387:3387:3387) (3092:3092:3092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5650:5650:5650) (5716:5716:5716))
        (PORT d[1] (5179:5179:5179) (5297:5297:5297))
        (PORT d[2] (3687:3687:3687) (3848:3848:3848))
        (PORT d[3] (7782:7782:7782) (7858:7858:7858))
        (PORT d[4] (4149:4149:4149) (4239:4239:4239))
        (PORT d[5] (5651:5651:5651) (5796:5796:5796))
        (PORT d[6] (7255:7255:7255) (7321:7321:7321))
        (PORT d[7] (6008:6008:6008) (6064:6064:6064))
        (PORT d[8] (3656:3656:3656) (3821:3821:3821))
        (PORT d[9] (5262:5262:5262) (5351:5351:5351))
        (PORT d[10] (4661:4661:4661) (4768:4768:4768))
        (PORT d[11] (7430:7430:7430) (7520:7520:7520))
        (PORT d[12] (5829:5829:5829) (5920:5920:5920))
        (PORT clk (2289:2289:2289) (2202:2202:2202))
        (PORT ena (3182:3182:3182) (2970:2970:2970))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2202:2202:2202))
        (PORT d[0] (3182:3182:3182) (2970:2970:2970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3634:3634:3634))
        (PORT clk (2326:2326:2326) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5961:5961:5961) (6015:6015:6015))
        (PORT d[1] (5143:5143:5143) (5279:5279:5279))
        (PORT d[2] (3672:3672:3672) (3813:3813:3813))
        (PORT d[3] (7781:7781:7781) (7858:7858:7858))
        (PORT d[4] (3827:3827:3827) (3948:3948:3948))
        (PORT d[5] (5997:5997:5997) (6119:6119:6119))
        (PORT d[6] (7254:7254:7254) (7322:7322:7322))
        (PORT d[7] (6007:6007:6007) (6065:6065:6065))
        (PORT d[8] (3660:3660:3660) (3815:3815:3815))
        (PORT d[9] (5247:5247:5247) (5336:5336:5336))
        (PORT d[10] (4334:4334:4334) (4459:4459:4459))
        (PORT d[11] (7398:7398:7398) (7489:7489:7489))
        (PORT d[12] (5892:5892:5892) (5979:5979:5979))
        (PORT clk (2324:2324:2324) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2552:2552:2552))
        (PORT clk (2324:2324:2324) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2275:2275:2275))
        (PORT d[0] (3381:3381:3381) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5717:5717:5717))
        (PORT d[1] (5180:5180:5180) (5298:5298:5298))
        (PORT d[2] (3663:3663:3663) (3816:3816:3816))
        (PORT d[3] (7783:7783:7783) (7858:7858:7858))
        (PORT d[4] (3856:3856:3856) (3967:3967:3967))
        (PORT d[5] (5999:5999:5999) (6119:6119:6119))
        (PORT d[6] (7256:7256:7256) (7322:7322:7322))
        (PORT d[7] (6009:6009:6009) (6065:6065:6065))
        (PORT d[8] (3662:3662:3662) (3815:3815:3815))
        (PORT d[9] (5249:5249:5249) (5336:5336:5336))
        (PORT d[10] (4336:4336:4336) (4459:4459:4459))
        (PORT d[11] (7400:7400:7400) (7489:7489:7489))
        (PORT d[12] (5894:5894:5894) (5979:5979:5979))
        (PORT clk (2290:2290:2290) (2201:2201:2201))
        (PORT ena (2579:2579:2579) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2201:2201:2201))
        (PORT d[0] (2579:2579:2579) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2182:2182:2182))
        (PORT datab (1280:1280:1280) (1172:1172:1172))
        (PORT datac (4981:4981:4981) (4638:4638:4638))
        (PORT datad (963:963:963) (895:895:895))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3658:3658:3658))
        (PORT clk (2327:2327:2327) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (6077:6077:6077))
        (PORT d[1] (5124:5124:5124) (5259:5259:5259))
        (PORT d[2] (3959:3959:3959) (4088:4088:4088))
        (PORT d[3] (7745:7745:7745) (7831:7831:7831))
        (PORT d[4] (4458:4458:4458) (4521:4521:4521))
        (PORT d[5] (6030:6030:6030) (6152:6152:6152))
        (PORT d[6] (7252:7252:7252) (7325:7325:7325))
        (PORT d[7] (5999:5999:5999) (6056:6056:6056))
        (PORT d[8] (3637:3637:3637) (3801:3801:3801))
        (PORT d[9] (4944:4944:4944) (5053:5053:5053))
        (PORT d[10] (4941:4941:4941) (5033:5033:5033))
        (PORT d[11] (7792:7792:7792) (7858:7858:7858))
        (PORT d[12] (5834:5834:5834) (5928:5928:5928))
        (PORT clk (2325:2325:2325) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (3776:3776:3776))
        (PORT clk (2325:2325:2325) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2274:2274:2274))
        (PORT d[0] (4696:4696:4696) (4309:4309:4309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5979:5979:5979) (6032:6032:6032))
        (PORT d[1] (5136:5136:5136) (5256:5256:5256))
        (PORT d[2] (3659:3659:3659) (3815:3815:3815))
        (PORT d[3] (7747:7747:7747) (7831:7831:7831))
        (PORT d[4] (4153:4153:4153) (4243:4243:4243))
        (PORT d[5] (6032:6032:6032) (6152:6152:6152))
        (PORT d[6] (7254:7254:7254) (7325:7325:7325))
        (PORT d[7] (6001:6001:6001) (6056:6056:6056))
        (PORT d[8] (3639:3639:3639) (3801:3801:3801))
        (PORT d[9] (4946:4946:4946) (5053:5053:5053))
        (PORT d[10] (4943:4943:4943) (5033:5033:5033))
        (PORT d[11] (7794:7794:7794) (7858:7858:7858))
        (PORT d[12] (5836:5836:5836) (5928:5928:5928))
        (PORT clk (2291:2291:2291) (2200:2200:2200))
        (PORT ena (2578:2578:2578) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2200:2200:2200))
        (PORT d[0] (2578:2578:2578) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3540:3540:3540))
        (PORT clk (2351:2351:2351) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5525:5525:5525))
        (PORT d[1] (5671:5671:5671) (5740:5740:5740))
        (PORT d[2] (3625:3625:3625) (3763:3763:3763))
        (PORT d[3] (3914:3914:3914) (4018:4018:4018))
        (PORT d[4] (6877:6877:6877) (6936:6936:6936))
        (PORT d[5] (6213:6213:6213) (6305:6305:6305))
        (PORT d[6] (6971:6971:6971) (7058:7058:7058))
        (PORT d[7] (3960:3960:3960) (4102:4102:4102))
        (PORT d[8] (4275:4275:4275) (4398:4398:4398))
        (PORT d[9] (3793:3793:3793) (3905:3905:3905))
        (PORT d[10] (5082:5082:5082) (5194:5194:5194))
        (PORT d[11] (5550:5550:5550) (5684:5684:5684))
        (PORT d[12] (6594:6594:6594) (6588:6588:6588))
        (PORT clk (2349:2349:2349) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4262:4262:4262))
        (PORT clk (2349:2349:2349) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
        (PORT d[0] (4911:4911:4911) (4510:4510:4510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5695:5695:5695) (5752:5752:5752))
        (PORT d[1] (5377:5377:5377) (5474:5474:5474))
        (PORT d[2] (3896:3896:3896) (3993:3993:3993))
        (PORT d[3] (3916:3916:3916) (4018:4018:4018))
        (PORT d[4] (6837:6837:6837) (6891:6891:6891))
        (PORT d[5] (6215:6215:6215) (6305:6305:6305))
        (PORT d[6] (6973:6973:6973) (7058:7058:7058))
        (PORT d[7] (3962:3962:3962) (4102:4102:4102))
        (PORT d[8] (4277:4277:4277) (4398:4398:4398))
        (PORT d[9] (3795:3795:3795) (3905:3905:3905))
        (PORT d[10] (5084:5084:5084) (5194:5194:5194))
        (PORT d[11] (5552:5552:5552) (5684:5684:5684))
        (PORT d[12] (6596:6596:6596) (6588:6588:6588))
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (PORT ena (2158:2158:2158) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (PORT d[0] (2158:2158:2158) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2381:2381:2381) (2178:2178:2178))
        (PORT datab (1022:1022:1022) (945:945:945))
        (PORT datac (4977:4977:4977) (4632:4632:4632))
        (PORT datad (2042:2042:2042) (1857:1857:1857))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2067:2067:2067))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2270:2270:2270) (2067:2067:2067))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (185:185:185) (199:199:199))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (648:648:648) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3970:3970:3970))
        (PORT clk (2255:2255:2255) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5398:5398:5398) (5484:5484:5484))
        (PORT d[1] (4467:4467:4467) (4631:4631:4631))
        (PORT d[2] (6621:6621:6621) (6719:6719:6719))
        (PORT d[3] (5392:5392:5392) (5490:5490:5490))
        (PORT d[4] (5902:5902:5902) (6028:6028:6028))
        (PORT d[5] (5762:5762:5762) (5839:5839:5839))
        (PORT d[6] (5899:5899:5899) (6032:6032:6032))
        (PORT d[7] (7115:7115:7115) (7152:7152:7152))
        (PORT d[8] (6931:6931:6931) (6979:6979:6979))
        (PORT d[9] (6064:6064:6064) (6144:6144:6144))
        (PORT d[10] (5441:5441:5441) (5553:5553:5553))
        (PORT d[11] (5528:5528:5528) (5655:5655:5655))
        (PORT d[12] (5404:5404:5404) (5518:5518:5518))
        (PORT clk (2253:2253:2253) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6130:6130:6130) (5702:5702:5702))
        (PORT clk (2253:2253:2253) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2205:2205:2205))
        (PORT d[0] (6647:6647:6647) (6235:6235:6235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5468:5468:5468))
        (PORT d[1] (4493:4493:4493) (4655:4655:4655))
        (PORT d[2] (6599:6599:6599) (6697:6697:6697))
        (PORT d[3] (5394:5394:5394) (5490:5490:5490))
        (PORT d[4] (5929:5929:5929) (6050:6050:6050))
        (PORT d[5] (5764:5764:5764) (5839:5839:5839))
        (PORT d[6] (5901:5901:5901) (6032:6032:6032))
        (PORT d[7] (7117:7117:7117) (7152:7152:7152))
        (PORT d[8] (6933:6933:6933) (6979:6979:6979))
        (PORT d[9] (6066:6066:6066) (6144:6144:6144))
        (PORT d[10] (5443:5443:5443) (5553:5553:5553))
        (PORT d[11] (5530:5530:5530) (5655:5655:5655))
        (PORT d[12] (5406:5406:5406) (5518:5518:5518))
        (PORT clk (2219:2219:2219) (2131:2131:2131))
        (PORT ena (4913:4913:4913) (4699:4699:4699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2131:2131:2131))
        (PORT d[0] (4913:4913:4913) (4699:4699:4699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3982:3982:3982))
        (PORT clk (2262:2262:2262) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (5473:5473:5473))
        (PORT d[1] (4490:4490:4490) (4652:4652:4652))
        (PORT d[2] (6250:6250:6250) (6366:6366:6366))
        (PORT d[3] (5360:5360:5360) (5456:5456:5456))
        (PORT d[4] (6236:6236:6236) (6329:6329:6329))
        (PORT d[5] (5464:5464:5464) (5567:5567:5567))
        (PORT d[6] (5897:5897:5897) (6029:6029:6029))
        (PORT d[7] (7398:7398:7398) (7408:7408:7408))
        (PORT d[8] (6925:6925:6925) (6974:6974:6974))
        (PORT d[9] (5819:5819:5819) (5921:5921:5921))
        (PORT d[10] (5704:5704:5704) (5789:5789:5789))
        (PORT d[11] (5501:5501:5501) (5628:5628:5628))
        (PORT d[12] (5440:5440:5440) (5548:5548:5548))
        (PORT clk (2260:2260:2260) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (4976:4976:4976))
        (PORT clk (2260:2260:2260) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2212:2212:2212))
        (PORT d[0] (5968:5968:5968) (5511:5511:5511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5456:5456:5456))
        (PORT d[1] (4516:4516:4516) (4676:4676:4676))
        (PORT d[2] (6276:6276:6276) (6390:6390:6390))
        (PORT d[3] (5362:5362:5362) (5456:5456:5456))
        (PORT d[4] (5920:5920:5920) (6040:6040:6040))
        (PORT d[5] (5466:5466:5466) (5567:5567:5567))
        (PORT d[6] (5899:5899:5899) (6029:6029:6029))
        (PORT d[7] (7400:7400:7400) (7408:7408:7408))
        (PORT d[8] (6927:6927:6927) (6974:6974:6974))
        (PORT d[9] (5821:5821:5821) (5921:5921:5921))
        (PORT d[10] (5706:5706:5706) (5789:5789:5789))
        (PORT d[11] (5503:5503:5503) (5628:5628:5628))
        (PORT d[12] (5442:5442:5442) (5548:5548:5548))
        (PORT clk (2226:2226:2226) (2138:2138:2138))
        (PORT ena (4857:4857:4857) (4656:4656:4656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2138:2138:2138))
        (PORT d[0] (4857:4857:4857) (4656:4656:4656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (919:919:919))
        (PORT datab (5354:5354:5354) (4876:4876:4876))
        (PORT datac (5730:5730:5730) (5361:5361:5361))
        (PORT datad (929:929:929) (858:858:858))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (4246:4246:4246))
        (PORT clk (2272:2272:2272) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7006:7006:7006) (7010:7010:7010))
        (PORT d[1] (4118:4118:4118) (4293:4293:4293))
        (PORT d[2] (6655:6655:6655) (6753:6753:6753))
        (PORT d[3] (4726:4726:4726) (4864:4864:4864))
        (PORT d[4] (6483:6483:6483) (6538:6538:6538))
        (PORT d[5] (4379:4379:4379) (4540:4540:4540))
        (PORT d[6] (6186:6186:6186) (6293:6293:6293))
        (PORT d[7] (7166:7166:7166) (7201:7201:7201))
        (PORT d[8] (6188:6188:6188) (6282:6282:6282))
        (PORT d[9] (5461:5461:5461) (5578:5578:5578))
        (PORT d[10] (5720:5720:5720) (5806:5806:5806))
        (PORT d[11] (5556:5556:5556) (5676:5676:5676))
        (PORT d[12] (5112:5112:5112) (5246:5246:5246))
        (PORT clk (2270:2270:2270) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (3965:3965:3965))
        (PORT clk (2270:2270:2270) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2223:2223:2223))
        (PORT d[0] (4873:4873:4873) (4536:4536:4536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6692:6692:6692) (6720:6720:6720))
        (PORT d[1] (4070:4070:4070) (4251:4251:4251))
        (PORT d[2] (6633:6633:6633) (6729:6729:6729))
        (PORT d[3] (4728:4728:4728) (4864:4864:4864))
        (PORT d[4] (6220:6220:6220) (6315:6315:6315))
        (PORT d[5] (4381:4381:4381) (4540:4540:4540))
        (PORT d[6] (6188:6188:6188) (6293:6293:6293))
        (PORT d[7] (7168:7168:7168) (7201:7201:7201))
        (PORT d[8] (6190:6190:6190) (6282:6282:6282))
        (PORT d[9] (5463:5463:5463) (5578:5578:5578))
        (PORT d[10] (5722:5722:5722) (5806:5806:5806))
        (PORT d[11] (5558:5558:5558) (5676:5676:5676))
        (PORT d[12] (5114:5114:5114) (5246:5246:5246))
        (PORT clk (2236:2236:2236) (2149:2149:2149))
        (PORT ena (5183:5183:5183) (4962:4962:4962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2149:2149:2149))
        (PORT d[0] (5183:5183:5183) (4962:4962:4962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3503:3503:3503))
        (PORT clk (2304:2304:2304) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6011:6011:6011) (6067:6067:6067))
        (PORT d[1] (5382:5382:5382) (5440:5440:5440))
        (PORT d[2] (6508:6508:6508) (6564:6564:6564))
        (PORT d[3] (4933:4933:4933) (5016:5016:5016))
        (PORT d[4] (7302:7302:7302) (7380:7380:7380))
        (PORT d[5] (4605:4605:4605) (4721:4721:4721))
        (PORT d[6] (5281:5281:5281) (5338:5338:5338))
        (PORT d[7] (6712:6712:6712) (6736:6736:6736))
        (PORT d[8] (5707:5707:5707) (5865:5865:5865))
        (PORT d[9] (6405:6405:6405) (6446:6446:6446))
        (PORT d[10] (4361:4361:4361) (4502:4502:4502))
        (PORT d[11] (5293:5293:5293) (5367:5367:5367))
        (PORT d[12] (5379:5379:5379) (5476:5476:5476))
        (PORT clk (2302:2302:2302) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6373:6373:6373) (5869:5869:5869))
        (PORT clk (2302:2302:2302) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2257:2257:2257))
        (PORT d[0] (6890:6890:6890) (6402:6402:6402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5776:5776:5776))
        (PORT d[1] (5396:5396:5396) (5466:5466:5466))
        (PORT d[2] (6510:6510:6510) (6564:6564:6564))
        (PORT d[3] (4935:4935:4935) (5016:5016:5016))
        (PORT d[4] (7646:7646:7646) (7696:7696:7696))
        (PORT d[5] (4607:4607:4607) (4721:4721:4721))
        (PORT d[6] (5283:5283:5283) (5338:5338:5338))
        (PORT d[7] (6714:6714:6714) (6736:6736:6736))
        (PORT d[8] (5709:5709:5709) (5865:5865:5865))
        (PORT d[9] (6407:6407:6407) (6446:6446:6446))
        (PORT d[10] (4363:4363:4363) (4502:4502:4502))
        (PORT d[11] (5295:5295:5295) (5367:5367:5367))
        (PORT d[12] (5381:5381:5381) (5476:5476:5476))
        (PORT clk (2268:2268:2268) (2183:2183:2183))
        (PORT ena (5985:5985:5985) (5759:5759:5759))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2183:2183:2183))
        (PORT d[0] (5985:5985:5985) (5759:5759:5759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1022:1022:1022) (936:936:936))
        (PORT datab (5351:5351:5351) (4872:4872:4872))
        (PORT datac (5745:5745:5745) (5376:5376:5376))
        (PORT datad (1771:1771:1771) (1602:1602:1602))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3769:3769:3769))
        (PORT clk (2310:2310:2310) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5677:5677:5677) (5754:5754:5754))
        (PORT d[1] (5370:5370:5370) (5442:5442:5442))
        (PORT d[2] (5940:5940:5940) (6058:6058:6058))
        (PORT d[3] (4947:4947:4947) (5029:5029:5029))
        (PORT d[4] (7300:7300:7300) (7385:7385:7385))
        (PORT d[5] (5005:5005:5005) (5103:5103:5103))
        (PORT d[6] (5248:5248:5248) (5304:5304:5304))
        (PORT d[7] (6712:6712:6712) (6737:6737:6737))
        (PORT d[8] (5692:5692:5692) (5849:5849:5849))
        (PORT d[9] (5098:5098:5098) (5213:5213:5213))
        (PORT d[10] (4370:4370:4370) (4503:4503:4503))
        (PORT d[11] (5261:5261:5261) (5340:5340:5340))
        (PORT d[12] (5380:5380:5380) (5477:5477:5477))
        (PORT clk (2308:2308:2308) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3445:3445:3445))
        (PORT clk (2308:2308:2308) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2263:2263:2263))
        (PORT d[0] (4255:4255:4255) (3972:3972:3972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (5801:5801:5801))
        (PORT d[1] (5348:5348:5348) (5418:5418:5418))
        (PORT d[2] (5918:5918:5918) (6034:6034:6034))
        (PORT d[3] (4949:4949:4949) (5029:5029:5029))
        (PORT d[4] (7634:7634:7634) (7685:7685:7685))
        (PORT d[5] (5007:5007:5007) (5103:5103:5103))
        (PORT d[6] (5250:5250:5250) (5304:5304:5304))
        (PORT d[7] (6714:6714:6714) (6737:6737:6737))
        (PORT d[8] (5694:5694:5694) (5849:5849:5849))
        (PORT d[9] (5100:5100:5100) (5213:5213:5213))
        (PORT d[10] (4372:4372:4372) (4503:4503:4503))
        (PORT d[11] (5263:5263:5263) (5340:5340:5340))
        (PORT d[12] (5382:5382:5382) (5477:5477:5477))
        (PORT clk (2274:2274:2274) (2189:2189:2189))
        (PORT ena (5629:5629:5629) (5437:5437:5437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2189:2189:2189))
        (PORT d[0] (5629:5629:5629) (5437:5437:5437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (4010:4010:4010))
        (PORT clk (2263:2263:2263) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5466:5466:5466))
        (PORT d[1] (4089:4089:4089) (4259:4259:4259))
        (PORT d[2] (6630:6630:6630) (6731:6731:6731))
        (PORT d[3] (5367:5367:5367) (5465:5465:5465))
        (PORT d[4] (5952:5952:5952) (6072:6072:6072))
        (PORT d[5] (5758:5758:5758) (5841:5841:5841))
        (PORT d[6] (6185:6185:6185) (6292:6292:6292))
        (PORT d[7] (5013:5013:5013) (5116:5116:5116))
        (PORT d[8] (5935:5935:5935) (6041:6041:6041))
        (PORT d[9] (6107:6107:6107) (6183:6183:6183))
        (PORT d[10] (5418:5418:5418) (5529:5529:5529))
        (PORT d[11] (5528:5528:5528) (5654:5654:5654))
        (PORT d[12] (4740:4740:4740) (4868:4868:4868))
        (PORT clk (2261:2261:2261) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7499:7499:7499) (6963:6963:6963))
        (PORT clk (2261:2261:2261) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2214:2214:2214))
        (PORT d[0] (8016:8016:8016) (7496:7496:7496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5449:5449:5449))
        (PORT d[1] (4391:4391:4391) (4532:4532:4532))
        (PORT d[2] (6632:6632:6632) (6728:6728:6728))
        (PORT d[3] (5369:5369:5369) (5465:5465:5465))
        (PORT d[4] (5913:5913:5913) (6025:6025:6025))
        (PORT d[5] (5760:5760:5760) (5841:5841:5841))
        (PORT d[6] (6187:6187:6187) (6292:6292:6292))
        (PORT d[7] (5015:5015:5015) (5116:5116:5116))
        (PORT d[8] (5937:5937:5937) (6041:6041:6041))
        (PORT d[9] (6109:6109:6109) (6183:6183:6183))
        (PORT d[10] (5420:5420:5420) (5529:5529:5529))
        (PORT d[11] (5530:5530:5530) (5654:5654:5654))
        (PORT d[12] (4742:4742:4742) (4868:4868:4868))
        (PORT clk (2227:2227:2227) (2140:2140:2140))
        (PORT ena (5176:5176:5176) (4955:4955:4955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2140:2140:2140))
        (PORT d[0] (5176:5176:5176) (4955:4955:4955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5783:5783:5783) (5411:5411:5411))
        (PORT datab (5351:5351:5351) (4872:4872:4872))
        (PORT datac (1710:1710:1710) (1564:1564:1564))
        (PORT datad (919:919:919) (854:854:854))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (232:232:232))
        (PORT datac (4133:4133:4133) (3821:3821:3821))
        (PORT datad (183:183:183) (196:196:196))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (4005:4005:4005))
        (PORT clk (2288:2288:2288) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6974:6974:6974) (6971:6971:6971))
        (PORT d[1] (4136:4136:4136) (4310:4310:4310))
        (PORT d[2] (6893:6893:6893) (6978:6978:6978))
        (PORT d[3] (5039:5039:5039) (5163:5163:5163))
        (PORT d[4] (6233:6233:6233) (6346:6346:6346))
        (PORT d[5] (4698:4698:4698) (4835:4835:4835))
        (PORT d[6] (6455:6455:6455) (6555:6555:6555))
        (PORT d[7] (6809:6809:6809) (6866:6866:6866))
        (PORT d[8] (6244:6244:6244) (6337:6337:6337))
        (PORT d[9] (5445:5445:5445) (5561:5561:5561))
        (PORT d[10] (7297:7297:7297) (7293:7293:7293))
        (PORT d[11] (5204:5204:5204) (5356:5356:5356))
        (PORT d[12] (5071:5071:5071) (5209:5209:5209))
        (PORT clk (2286:2286:2286) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5917:5917:5917) (5282:5282:5282))
        (PORT clk (2286:2286:2286) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2240:2240:2240))
        (PORT d[0] (6434:6434:6434) (5815:5815:5815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6701:6701:6701) (6731:6731:6731))
        (PORT d[1] (4114:4114:4114) (4289:4289:4289))
        (PORT d[2] (6920:6920:6920) (7002:7002:7002))
        (PORT d[3] (5041:5041:5041) (5163:5163:5163))
        (PORT d[4] (6261:6261:6261) (6367:6367:6367))
        (PORT d[5] (4700:4700:4700) (4835:4835:4835))
        (PORT d[6] (6457:6457:6457) (6555:6555:6555))
        (PORT d[7] (6811:6811:6811) (6866:6866:6866))
        (PORT d[8] (6246:6246:6246) (6337:6337:6337))
        (PORT d[9] (5447:5447:5447) (5561:5561:5561))
        (PORT d[10] (7299:7299:7299) (7293:7293:7293))
        (PORT d[11] (5206:5206:5206) (5356:5356:5356))
        (PORT d[12] (5073:5073:5073) (5209:5209:5209))
        (PORT clk (2252:2252:2252) (2166:2166:2166))
        (PORT ena (5525:5525:5525) (5268:5268:5268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2166:2166:2166))
        (PORT d[0] (5525:5525:5525) (5268:5268:5268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4336:4336:4336))
        (PORT clk (2313:2313:2313) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5924:5924:5924) (5988:5988:5988))
        (PORT d[1] (4480:4480:4480) (4643:4643:4643))
        (PORT d[2] (6237:6237:6237) (6343:6343:6343))
        (PORT d[3] (4717:4717:4717) (4840:4840:4840))
        (PORT d[4] (6249:6249:6249) (6345:6345:6345))
        (PORT d[5] (4785:4785:4785) (4921:4921:4921))
        (PORT d[6] (5536:5536:5536) (5679:5679:5679))
        (PORT d[7] (4361:4361:4361) (4510:4510:4510))
        (PORT d[8] (5936:5936:5936) (6055:6055:6055))
        (PORT d[9] (5824:5824:5824) (5924:5924:5924))
        (PORT d[10] (5415:5415:5415) (5511:5511:5511))
        (PORT d[11] (4357:4357:4357) (4503:4503:4503))
        (PORT d[12] (6331:6331:6331) (6380:6380:6380))
        (PORT clk (2311:2311:2311) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6477:6477:6477) (5872:5872:5872))
        (PORT clk (2311:2311:2311) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2266:2266:2266))
        (PORT d[0] (6994:6994:6994) (6405:6405:6405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5951:5951:5951) (6010:6010:6010))
        (PORT d[1] (4458:4458:4458) (4619:4619:4619))
        (PORT d[2] (6569:6569:6569) (6643:6643:6643))
        (PORT d[3] (4719:4719:4719) (4840:4840:4840))
        (PORT d[4] (6236:6236:6236) (6319:6319:6319))
        (PORT d[5] (4787:4787:4787) (4921:4921:4921))
        (PORT d[6] (5538:5538:5538) (5679:5679:5679))
        (PORT d[7] (4363:4363:4363) (4510:4510:4510))
        (PORT d[8] (5938:5938:5938) (6055:6055:6055))
        (PORT d[9] (5826:5826:5826) (5924:5924:5924))
        (PORT d[10] (5417:5417:5417) (5511:5511:5511))
        (PORT d[11] (4359:4359:4359) (4503:4503:4503))
        (PORT d[12] (6333:6333:6333) (6380:6380:6380))
        (PORT clk (2277:2277:2277) (2192:2192:2192))
        (PORT ena (4511:4511:4511) (4324:4324:4324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2192:2192:2192))
        (PORT d[0] (4511:4511:4511) (4324:4324:4324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5055:5055:5055) (4589:4589:4589))
        (PORT datab (5415:5415:5415) (5069:5069:5069))
        (PORT datac (875:875:875) (776:776:776))
        (PORT datad (1727:1727:1727) (1554:1554:1554))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (235:235:235))
        (PORT datab (220:220:220) (230:230:230))
        (PORT datac (4133:4133:4133) (3822:3822:3822))
        (PORT datad (1233:1233:1233) (1130:1130:1130))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (3887:3887:3887))
        (PORT clk (2268:2268:2268) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4665:4665:4665) (4800:4800:4800))
        (PORT d[1] (5137:5137:5137) (5282:5282:5282))
        (PORT d[2] (5555:5555:5555) (5680:5680:5680))
        (PORT d[3] (5932:5932:5932) (5981:5981:5981))
        (PORT d[4] (5503:5503:5503) (5613:5613:5613))
        (PORT d[5] (4749:4749:4749) (4878:4878:4878))
        (PORT d[6] (5114:5114:5114) (5254:5254:5254))
        (PORT d[7] (4396:4396:4396) (4541:4541:4541))
        (PORT d[8] (5704:5704:5704) (5851:5851:5851))
        (PORT d[9] (5455:5455:5455) (5569:5569:5569))
        (PORT d[10] (5410:5410:5410) (5511:5511:5511))
        (PORT d[11] (6027:6027:6027) (6077:6077:6077))
        (PORT d[12] (4955:4955:4955) (5053:5053:5053))
        (PORT clk (2266:2266:2266) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3556:3556:3556))
        (PORT clk (2266:2266:2266) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2221:2221:2221))
        (PORT d[0] (4330:4330:4330) (4089:4089:4089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4819:4819:4819))
        (PORT d[1] (5190:5190:5190) (5324:5324:5324))
        (PORT d[2] (5557:5557:5557) (5680:5680:5680))
        (PORT d[3] (5934:5934:5934) (5981:5981:5981))
        (PORT d[4] (5498:5498:5498) (5614:5614:5614))
        (PORT d[5] (4751:4751:4751) (4878:4878:4878))
        (PORT d[6] (5116:5116:5116) (5254:5254:5254))
        (PORT d[7] (4398:4398:4398) (4541:4541:4541))
        (PORT d[8] (5706:5706:5706) (5851:5851:5851))
        (PORT d[9] (5457:5457:5457) (5569:5569:5569))
        (PORT d[10] (5412:5412:5412) (5511:5511:5511))
        (PORT d[11] (6029:6029:6029) (6077:6077:6077))
        (PORT d[12] (4957:4957:4957) (5053:5053:5053))
        (PORT clk (2232:2232:2232) (2147:2147:2147))
        (PORT ena (4131:4131:4131) (3952:3952:3952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2147:2147:2147))
        (PORT d[0] (4131:4131:4131) (3952:3952:3952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3959:3959:3959))
        (PORT clk (2278:2278:2278) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5616:5616:5616) (5701:5701:5701))
        (PORT d[1] (4778:4778:4778) (4910:4910:4910))
        (PORT d[2] (6286:6286:6286) (6401:6401:6401))
        (PORT d[3] (4388:4388:4388) (4521:4521:4521))
        (PORT d[4] (5798:5798:5798) (5904:5904:5904))
        (PORT d[5] (5446:5446:5446) (5548:5548:5548))
        (PORT d[6] (5896:5896:5896) (6027:6027:6027))
        (PORT d[7] (5360:5360:5360) (5442:5442:5442))
        (PORT d[8] (6188:6188:6188) (6270:6270:6270))
        (PORT d[9] (5811:5811:5811) (5912:5912:5912))
        (PORT d[10] (5110:5110:5110) (5237:5237:5237))
        (PORT d[11] (4340:4340:4340) (4494:4494:4494))
        (PORT d[12] (5732:5732:5732) (5827:5827:5827))
        (PORT clk (2276:2276:2276) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7489:7489:7489) (6969:6969:6969))
        (PORT clk (2276:2276:2276) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2230:2230:2230))
        (PORT d[0] (8006:8006:8006) (7502:7502:7502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5642:5642:5642) (5721:5721:5721))
        (PORT d[1] (4469:4469:4469) (4629:4629:4629))
        (PORT d[2] (6264:6264:6264) (6377:6377:6377))
        (PORT d[3] (4390:4390:4390) (4521:4521:4521))
        (PORT d[4] (5827:5827:5827) (5924:5924:5924))
        (PORT d[5] (5448:5448:5448) (5548:5548:5548))
        (PORT d[6] (5898:5898:5898) (6027:6027:6027))
        (PORT d[7] (5362:5362:5362) (5442:5442:5442))
        (PORT d[8] (6190:6190:6190) (6270:6270:6270))
        (PORT d[9] (5813:5813:5813) (5912:5912:5912))
        (PORT d[10] (5112:5112:5112) (5237:5237:5237))
        (PORT d[11] (4342:4342:4342) (4494:4494:4494))
        (PORT d[12] (5734:5734:5734) (5827:5827:5827))
        (PORT clk (2242:2242:2242) (2156:2156:2156))
        (PORT ena (4590:4590:4590) (4397:4397:4397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2156:2156:2156))
        (PORT d[0] (4590:4590:4590) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5782:5782:5782) (5409:5409:5409))
        (PORT datab (5351:5351:5351) (4872:4872:4872))
        (PORT datac (1547:1547:1547) (1335:1335:1335))
        (PORT datad (931:931:931) (862:862:862))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3739:3739:3739) (3870:3870:3870))
        (PORT clk (2255:2255:2255) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4822:4822:4822))
        (PORT d[1] (5158:5158:5158) (5315:5315:5315))
        (PORT d[2] (5884:5884:5884) (5986:5986:5986))
        (PORT d[3] (5867:5867:5867) (5918:5918:5918))
        (PORT d[4] (5499:5499:5499) (5619:5619:5619))
        (PORT d[5] (4767:4767:4767) (4895:4895:4895))
        (PORT d[6] (5129:5129:5129) (5264:5264:5264))
        (PORT d[7] (4747:4747:4747) (4868:4868:4868))
        (PORT d[8] (6000:6000:6000) (6125:6125:6125))
        (PORT d[9] (5782:5782:5782) (5868:5868:5868))
        (PORT d[10] (5403:5403:5403) (5511:5511:5511))
        (PORT d[11] (5664:5664:5664) (5745:5745:5745))
        (PORT d[12] (5018:5018:5018) (5113:5113:5113))
        (PORT clk (2253:2253:2253) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (3839:3839:3839))
        (PORT clk (2253:2253:2253) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2208:2208:2208))
        (PORT d[0] (4663:4663:4663) (4372:4372:4372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4847:4847:4847))
        (PORT d[1] (5135:5135:5135) (5291:5291:5291))
        (PORT d[2] (5886:5886:5886) (5986:5986:5986))
        (PORT d[3] (5869:5869:5869) (5918:5918:5918))
        (PORT d[4] (5526:5526:5526) (5641:5641:5641))
        (PORT d[5] (4769:4769:4769) (4895:4895:4895))
        (PORT d[6] (5131:5131:5131) (5264:5264:5264))
        (PORT d[7] (4749:4749:4749) (4868:4868:4868))
        (PORT d[8] (6002:6002:6002) (6125:6125:6125))
        (PORT d[9] (5784:5784:5784) (5868:5868:5868))
        (PORT d[10] (5405:5405:5405) (5511:5511:5511))
        (PORT d[11] (5666:5666:5666) (5745:5745:5745))
        (PORT d[12] (5020:5020:5020) (5113:5113:5113))
        (PORT clk (2219:2219:2219) (2134:2134:2134))
        (PORT ena (4472:4472:4472) (4253:4253:4253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2134:2134:2134))
        (PORT d[0] (4472:4472:4472) (4253:4253:4253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2135:2135:2135))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4209:4209:4209))
        (PORT clk (2284:2284:2284) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5954:5954:5954) (6015:6015:6015))
        (PORT d[1] (4428:4428:4428) (4582:4582:4582))
        (PORT d[2] (6221:6221:6221) (6334:6334:6334))
        (PORT d[3] (4309:4309:4309) (4432:4432:4432))
        (PORT d[4] (5902:5902:5902) (6022:6022:6022))
        (PORT d[5] (5439:5439:5439) (5541:5541:5541))
        (PORT d[6] (5603:5603:5603) (5760:5760:5760))
        (PORT d[7] (5683:5683:5683) (5744:5744:5744))
        (PORT d[8] (6568:6568:6568) (6646:6646:6646))
        (PORT d[9] (5765:5765:5765) (5871:5871:5871))
        (PORT d[10] (5367:5367:5367) (5467:5467:5467))
        (PORT d[11] (4339:4339:4339) (4493:4493:4493))
        (PORT d[12] (5767:5767:5767) (5854:5854:5854))
        (PORT clk (2282:2282:2282) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6753:6753:6753) (6243:6243:6243))
        (PORT clk (2282:2282:2282) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2237:2237:2237))
        (PORT d[0] (7270:7270:7270) (6776:6776:6776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5956:5956:5956) (6019:6019:6019))
        (PORT d[1] (4430:4430:4430) (4582:4582:4582))
        (PORT d[2] (6247:6247:6247) (6358:6358:6358))
        (PORT d[3] (4311:4311:4311) (4432:4432:4432))
        (PORT d[4] (6189:6189:6189) (6264:6264:6264))
        (PORT d[5] (5441:5441:5441) (5541:5541:5541))
        (PORT d[6] (5605:5605:5605) (5760:5760:5760))
        (PORT d[7] (5685:5685:5685) (5744:5744:5744))
        (PORT d[8] (6570:6570:6570) (6646:6646:6646))
        (PORT d[9] (5767:5767:5767) (5871:5871:5871))
        (PORT d[10] (5369:5369:5369) (5467:5467:5467))
        (PORT d[11] (4341:4341:4341) (4493:4493:4493))
        (PORT d[12] (5769:5769:5769) (5854:5854:5854))
        (PORT clk (2248:2248:2248) (2163:2163:2163))
        (PORT ena (4533:4533:4533) (4360:4360:4360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2163:2163:2163))
        (PORT d[0] (4533:4533:4533) (4360:4360:4360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1309:1309:1309))
        (PORT datab (5353:5353:5353) (4874:4874:4874))
        (PORT datac (5736:5736:5736) (5366:5366:5366))
        (PORT datad (944:944:944) (875:875:875))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (227:227:227))
        (PORT datac (4134:4134:4134) (3822:3822:3822))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4228:4228:4228))
        (PORT clk (2297:2297:2297) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (6004:6004:6004))
        (PORT d[1] (4433:4433:4433) (4585:4585:4585))
        (PORT d[2] (6166:6166:6166) (6255:6255:6255))
        (PORT d[3] (4427:4427:4427) (4575:4575:4575))
        (PORT d[4] (5950:5950:5950) (6070:6070:6070))
        (PORT d[5] (5109:5109:5109) (5235:5235:5235))
        (PORT d[6] (5594:5594:5594) (5750:5750:5750))
        (PORT d[7] (5665:5665:5665) (5727:5727:5727))
        (PORT d[8] (5908:5908:5908) (6029:6029:6029))
        (PORT d[9] (5829:5829:5829) (5927:5927:5927))
        (PORT d[10] (5082:5082:5082) (5215:5215:5215))
        (PORT d[11] (4321:4321:4321) (4473:4473:4473))
        (PORT d[12] (6104:6104:6104) (6175:6175:6175))
        (PORT clk (2295:2295:2295) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5868:5868:5868) (5456:5456:5456))
        (PORT clk (2295:2295:2295) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2249:2249:2249))
        (PORT d[0] (6329:6329:6329) (5946:5946:5946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (6028:6028:6028))
        (PORT d[1] (4459:4459:4459) (4608:4608:4608))
        (PORT d[2] (6186:6186:6186) (6280:6280:6280))
        (PORT d[3] (4429:4429:4429) (4575:4575:4575))
        (PORT d[4] (5939:5939:5939) (6044:6044:6044))
        (PORT d[5] (5111:5111:5111) (5235:5235:5235))
        (PORT d[6] (5596:5596:5596) (5750:5750:5750))
        (PORT d[7] (5667:5667:5667) (5727:5727:5727))
        (PORT d[8] (5910:5910:5910) (6029:6029:6029))
        (PORT d[9] (5831:5831:5831) (5927:5927:5927))
        (PORT d[10] (5084:5084:5084) (5215:5215:5215))
        (PORT d[11] (4323:4323:4323) (4473:4473:4473))
        (PORT d[12] (6106:6106:6106) (6175:6175:6175))
        (PORT clk (2261:2261:2261) (2175:2175:2175))
        (PORT ena (4528:4528:4528) (4328:4328:4328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2175:2175:2175))
        (PORT d[0] (4528:4528:4528) (4328:4328:4328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3918:3918:3918))
        (PORT clk (2271:2271:2271) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7264:7264:7264) (7238:7238:7238))
        (PORT d[1] (4457:4457:4457) (4621:4621:4621))
        (PORT d[2] (6273:6273:6273) (6389:6389:6389))
        (PORT d[3] (4390:4390:4390) (4535:4535:4535))
        (PORT d[4] (6189:6189:6189) (6283:6283:6283))
        (PORT d[5] (5481:5481:5481) (5576:5576:5576))
        (PORT d[6] (5897:5897:5897) (6028:6028:6028))
        (PORT d[7] (5325:5325:5325) (5414:5414:5414))
        (PORT d[8] (6575:6575:6575) (6653:6653:6653))
        (PORT d[9] (5784:5784:5784) (5893:5893:5893))
        (PORT d[10] (5422:5422:5422) (5532:5532:5532))
        (PORT d[11] (5845:5845:5845) (5942:5942:5942))
        (PORT d[12] (4766:4766:4766) (4895:4895:4895))
        (PORT clk (2269:2269:2269) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (4675:4675:4675))
        (PORT clk (2269:2269:2269) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2220:2220:2220))
        (PORT d[0] (5658:5658:5658) (5205:5205:5205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7266:7266:7266) (7238:7238:7238))
        (PORT d[1] (4408:4408:4408) (4550:4550:4550))
        (PORT d[2] (6275:6275:6275) (6389:6389:6389))
        (PORT d[3] (4392:4392:4392) (4535:4535:4535))
        (PORT d[4] (5888:5888:5888) (5998:5998:5998))
        (PORT d[5] (5483:5483:5483) (5576:5576:5576))
        (PORT d[6] (5899:5899:5899) (6028:6028:6028))
        (PORT d[7] (5327:5327:5327) (5414:5414:5414))
        (PORT d[8] (6577:6577:6577) (6653:6653:6653))
        (PORT d[9] (5786:5786:5786) (5893:5893:5893))
        (PORT d[10] (5424:5424:5424) (5532:5532:5532))
        (PORT d[11] (5847:5847:5847) (5942:5942:5942))
        (PORT d[12] (4768:4768:4768) (4895:4895:4895))
        (PORT clk (2235:2235:2235) (2146:2146:2146))
        (PORT ena (4850:4850:4850) (4648:4648:4648))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2146:2146:2146))
        (PORT d[0] (4850:4850:4850) (4648:4648:4648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (915:915:915))
        (PORT datab (5354:5354:5354) (4875:4875:4875))
        (PORT datac (5733:5733:5733) (5363:5363:5363))
        (PORT datad (684:684:684) (637:637:637))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3433:3433:3433) (3589:3589:3589))
        (PORT clk (2247:2247:2247) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5300:5300:5300) (5390:5390:5390))
        (PORT d[1] (5144:5144:5144) (5303:5303:5303))
        (PORT d[2] (5518:5518:5518) (5645:5645:5645))
        (PORT d[3] (5638:5638:5638) (5710:5710:5710))
        (PORT d[4] (5783:5783:5783) (5871:5871:5871))
        (PORT d[5] (4721:4721:4721) (4856:4856:4856))
        (PORT d[6] (5441:5441:5441) (5562:5562:5562))
        (PORT d[7] (4738:4738:4738) (4866:4866:4866))
        (PORT d[8] (6001:6001:6001) (6126:6126:6126))
        (PORT d[9] (5821:5821:5821) (5900:5900:5900))
        (PORT d[10] (5371:5371:5371) (5479:5479:5479))
        (PORT d[11] (5701:5701:5701) (5774:5774:5774))
        (PORT d[12] (4687:4687:4687) (4810:4810:4810))
        (PORT clk (2245:2245:2245) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6870:6870:6870) (6093:6093:6093))
        (PORT clk (2245:2245:2245) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2199:2199:2199))
        (PORT d[0] (7387:7387:7387) (6626:6626:6626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5597:5597:5597) (5656:5656:5656))
        (PORT d[1] (5146:5146:5146) (5303:5303:5303))
        (PORT d[2] (5520:5520:5520) (5645:5645:5645))
        (PORT d[3] (5640:5640:5640) (5710:5710:5710))
        (PORT d[4] (5778:5778:5778) (5873:5873:5873))
        (PORT d[5] (4723:4723:4723) (4856:4856:4856))
        (PORT d[6] (5443:5443:5443) (5562:5562:5562))
        (PORT d[7] (4740:4740:4740) (4866:4866:4866))
        (PORT d[8] (6003:6003:6003) (6126:6126:6126))
        (PORT d[9] (5823:5823:5823) (5900:5900:5900))
        (PORT d[10] (5373:5373:5373) (5479:5479:5479))
        (PORT d[11] (5703:5703:5703) (5774:5774:5774))
        (PORT d[12] (4689:4689:4689) (4810:4810:4810))
        (PORT clk (2211:2211:2211) (2125:2125:2125))
        (PORT ena (4477:4477:4477) (4259:4259:4259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2125:2125:2125))
        (PORT d[0] (4477:4477:4477) (4259:4259:4259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3975:3975:3975))
        (PORT clk (2291:2291:2291) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5620:5620:5620) (5705:5705:5705))
        (PORT d[1] (4409:4409:4409) (4563:4563:4563))
        (PORT d[2] (5960:5960:5960) (6087:6087:6087))
        (PORT d[3] (4415:4415:4415) (4561:4561:4561))
        (PORT d[4] (5917:5917:5917) (6039:6039:6039))
        (PORT d[5] (5086:5086:5086) (5211:5211:5211))
        (PORT d[6] (5602:5602:5602) (5759:5759:5759))
        (PORT d[7] (5630:5630:5630) (5697:5697:5697))
        (PORT d[8] (6247:6247:6247) (6346:6346:6346))
        (PORT d[9] (5771:5771:5771) (5872:5872:5872))
        (PORT d[10] (5097:5097:5097) (5229:5229:5229))
        (PORT d[11] (4333:4333:4333) (4486:4486:4486))
        (PORT d[12] (6033:6033:6033) (6108:6108:6108))
        (PORT clk (2289:2289:2289) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6773:6773:6773) (6144:6144:6144))
        (PORT clk (2289:2289:2289) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2243:2243:2243))
        (PORT d[0] (6988:6988:6988) (6400:6400:6400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5939:5939:5939) (6004:6004:6004))
        (PORT d[1] (4461:4461:4461) (4609:4609:4609))
        (PORT d[2] (5914:5914:5914) (6040:6040:6040))
        (PORT d[3] (4417:4417:4417) (4561:4561:4561))
        (PORT d[4] (5919:5919:5919) (6039:6039:6039))
        (PORT d[5] (5088:5088:5088) (5211:5211:5211))
        (PORT d[6] (5604:5604:5604) (5759:5759:5759))
        (PORT d[7] (5632:5632:5632) (5697:5697:5697))
        (PORT d[8] (6249:6249:6249) (6346:6346:6346))
        (PORT d[9] (5773:5773:5773) (5872:5872:5872))
        (PORT d[10] (5099:5099:5099) (5229:5229:5229))
        (PORT d[11] (4335:4335:4335) (4486:4486:4486))
        (PORT d[12] (6035:6035:6035) (6108:6108:6108))
        (PORT clk (2255:2255:2255) (2169:2169:2169))
        (PORT ena (4527:4527:4527) (4345:4345:4345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2169:2169:2169))
        (PORT d[0] (4527:4527:4527) (4345:4345:4345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1086:1086:1086))
        (PORT datab (5352:5352:5352) (4873:4873:4873))
        (PORT datac (5741:5741:5741) (5372:5372:5372))
        (PORT datad (977:977:977) (907:907:907))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (233:233:233))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (4133:4133:4133) (3821:3821:3821))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3833:3833:3833))
        (PORT clk (2322:2322:2322) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6319:6319:6319) (6355:6355:6355))
        (PORT d[1] (5343:5343:5343) (5413:5413:5413))
        (PORT d[2] (6256:6256:6256) (6357:6357:6357))
        (PORT d[3] (4667:4667:4667) (4761:4761:4761))
        (PORT d[4] (7292:7292:7292) (7372:7372:7372))
        (PORT d[5] (5032:5032:5032) (5121:5121:5121))
        (PORT d[6] (4942:4942:4942) (5015:5015:5015))
        (PORT d[7] (3999:3999:3999) (4148:4148:4148))
        (PORT d[8] (5686:5686:5686) (5834:5834:5834))
        (PORT d[9] (6396:6396:6396) (6433:6433:6433))
        (PORT d[10] (4341:4341:4341) (4480:4480:4480))
        (PORT d[11] (5630:5630:5630) (5680:5680:5680))
        (PORT d[12] (5688:5688:5688) (5762:5762:5762))
        (PORT clk (2320:2320:2320) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3459:3459:3459))
        (PORT clk (2320:2320:2320) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
        (PORT d[0] (4261:4261:4261) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6304:6304:6304) (6330:6330:6330))
        (PORT d[1] (5321:5321:5321) (5389:5389:5389))
        (PORT d[2] (6258:6258:6258) (6357:6357:6357))
        (PORT d[3] (4669:4669:4669) (4761:4761:4761))
        (PORT d[4] (7597:7597:7597) (7648:7648:7648))
        (PORT d[5] (5034:5034:5034) (5121:5121:5121))
        (PORT d[6] (4944:4944:4944) (5015:5015:5015))
        (PORT d[7] (4001:4001:4001) (4148:4148:4148))
        (PORT d[8] (5688:5688:5688) (5834:5834:5834))
        (PORT d[9] (6398:6398:6398) (6433:6433:6433))
        (PORT d[10] (4343:4343:4343) (4480:4480:4480))
        (PORT d[11] (5632:5632:5632) (5680:5680:5680))
        (PORT d[12] (5690:5690:5690) (5762:5762:5762))
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (PORT ena (5620:5620:5620) (5427:5427:5427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (PORT d[0] (5620:5620:5620) (5427:5427:5427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3896:3896:3896))
        (PORT clk (2307:2307:2307) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5986:5986:5986))
        (PORT d[1] (4449:4449:4449) (4612:4612:4612))
        (PORT d[2] (6212:6212:6212) (6322:6322:6322))
        (PORT d[3] (4411:4411:4411) (4564:4564:4564))
        (PORT d[4] (6243:6243:6243) (6339:6339:6339))
        (PORT d[5] (5061:5061:5061) (5184:5184:5184))
        (PORT d[6] (5482:5482:5482) (5624:5624:5624))
        (PORT d[7] (5969:5969:5969) (6004:6004:6004))
        (PORT d[8] (5858:5858:5858) (5959:5959:5959))
        (PORT d[9] (5824:5824:5824) (5924:5924:5924))
        (PORT d[10] (5379:5379:5379) (5486:5486:5486))
        (PORT d[11] (4312:4312:4312) (4463:4463:4463))
        (PORT d[12] (6088:6088:6088) (6159:6159:6159))
        (PORT clk (2305:2305:2305) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7159:7159:7159) (6627:6627:6627))
        (PORT clk (2305:2305:2305) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2260:2260:2260))
        (PORT d[0] (7676:7676:7676) (7160:7160:7160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5949:5949:5949) (6008:6008:6008))
        (PORT d[1] (4743:4743:4743) (4877:4877:4877))
        (PORT d[2] (6238:6238:6238) (6342:6342:6342))
        (PORT d[3] (4413:4413:4413) (4564:4564:4564))
        (PORT d[4] (5903:5903:5903) (6015:6015:6015))
        (PORT d[5] (5063:5063:5063) (5184:5184:5184))
        (PORT d[6] (5484:5484:5484) (5624:5624:5624))
        (PORT d[7] (5971:5971:5971) (6004:6004:6004))
        (PORT d[8] (5860:5860:5860) (5959:5959:5959))
        (PORT d[9] (5826:5826:5826) (5924:5924:5924))
        (PORT d[10] (5381:5381:5381) (5486:5486:5486))
        (PORT d[11] (4314:4314:4314) (4463:4463:4463))
        (PORT d[12] (6090:6090:6090) (6159:6159:6159))
        (PORT clk (2271:2271:2271) (2186:2186:2186))
        (PORT ena (4501:4501:4501) (4314:4314:4314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2186:2186:2186))
        (PORT d[0] (4501:4501:4501) (4314:4314:4314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5778:5778:5778) (5405:5405:5405))
        (PORT datab (5352:5352:5352) (4874:4874:4874))
        (PORT datac (1641:1641:1641) (1539:1539:1539))
        (PORT datad (1258:1258:1258) (1164:1164:1164))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3806:3806:3806))
        (PORT clk (2261:2261:2261) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5857:5857:5857) (5896:5896:5896))
        (PORT d[1] (4839:4839:4839) (5021:5021:5021))
        (PORT d[2] (5873:5873:5873) (5974:5974:5974))
        (PORT d[3] (5927:5927:5927) (5976:5976:5976))
        (PORT d[4] (5765:5765:5765) (5851:5851:5851))
        (PORT d[5] (4715:4715:4715) (4851:4851:4851))
        (PORT d[6] (5406:5406:5406) (5514:5514:5514))
        (PORT d[7] (4764:4764:4764) (4884:4884:4884))
        (PORT d[8] (5704:5704:5704) (5852:5852:5852))
        (PORT d[9] (5770:5770:5770) (5856:5856:5856))
        (PORT d[10] (5413:5413:5413) (5513:5513:5513))
        (PORT d[11] (5991:5991:5991) (6047:6047:6047))
        (PORT d[12] (4688:4688:4688) (4814:4814:4814))
        (PORT clk (2259:2259:2259) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3812:3812:3812) (3555:3555:3555))
        (PORT clk (2259:2259:2259) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2215:2215:2215))
        (PORT d[0] (4329:4329:4329) (4088:4088:4088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5565:5565:5565) (5630:5630:5630))
        (PORT d[1] (4876:4876:4876) (5038:5038:5038))
        (PORT d[2] (5875:5875:5875) (5975:5975:5975))
        (PORT d[3] (5929:5929:5929) (5976:5976:5976))
        (PORT d[4] (5759:5759:5759) (5856:5856:5856))
        (PORT d[5] (4717:4717:4717) (4851:4851:4851))
        (PORT d[6] (5408:5408:5408) (5514:5514:5514))
        (PORT d[7] (4766:4766:4766) (4884:4884:4884))
        (PORT d[8] (5706:5706:5706) (5852:5852:5852))
        (PORT d[9] (5772:5772:5772) (5856:5856:5856))
        (PORT d[10] (5415:5415:5415) (5513:5513:5513))
        (PORT d[11] (5993:5993:5993) (6047:6047:6047))
        (PORT d[12] (4690:4690:4690) (4814:4814:4814))
        (PORT clk (2225:2225:2225) (2141:2141:2141))
        (PORT ena (4187:4187:4187) (3991:3991:3991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2141:2141:2141))
        (PORT d[0] (4187:4187:4187) (3991:3991:3991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3903:3903:3903))
        (PORT clk (2256:2256:2256) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7385:7385:7385) (7387:7387:7387))
        (PORT d[1] (8076:8076:8076) (8030:8030:8030))
        (PORT d[2] (5504:5504:5504) (5619:5619:5619))
        (PORT d[3] (4982:4982:4982) (5096:5096:5096))
        (PORT d[4] (6159:6159:6159) (6244:6244:6244))
        (PORT d[5] (4391:4391:4391) (4543:4543:4543))
        (PORT d[6] (5790:5790:5790) (5888:5888:5888))
        (PORT d[7] (5303:5303:5303) (5383:5383:5383))
        (PORT d[8] (5446:5446:5446) (5545:5545:5545))
        (PORT d[9] (5154:5154:5154) (5288:5288:5288))
        (PORT d[10] (5085:5085:5085) (5204:5204:5204))
        (PORT d[11] (5330:5330:5330) (5432:5432:5432))
        (PORT d[12] (4786:4786:4786) (4936:4936:4936))
        (PORT clk (2254:2254:2254) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6774:6774:6774) (6303:6303:6303))
        (PORT clk (2254:2254:2254) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2210:2210:2210))
        (PORT d[0] (7291:7291:7291) (6836:6836:6836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7372:7372:7372) (7360:7360:7360))
        (PORT d[1] (5431:5431:5431) (5561:5561:5561))
        (PORT d[2] (5498:5498:5498) (5624:5624:5624))
        (PORT d[3] (4984:4984:4984) (5096:5096:5096))
        (PORT d[4] (6137:6137:6137) (6220:6220:6220))
        (PORT d[5] (4393:4393:4393) (4543:4543:4543))
        (PORT d[6] (5792:5792:5792) (5888:5888:5888))
        (PORT d[7] (5305:5305:5305) (5383:5383:5383))
        (PORT d[8] (5448:5448:5448) (5545:5545:5545))
        (PORT d[9] (5156:5156:5156) (5288:5288:5288))
        (PORT d[10] (5087:5087:5087) (5204:5204:5204))
        (PORT d[11] (5332:5332:5332) (5432:5432:5432))
        (PORT d[12] (4788:4788:4788) (4936:4936:4936))
        (PORT clk (2220:2220:2220) (2136:2136:2136))
        (PORT ena (4170:4170:4170) (3974:3974:3974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2136:2136:2136))
        (PORT d[0] (4170:4170:4170) (3974:3974:3974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1858:1858:1858) (1713:1713:1713))
        (PORT datab (5353:5353:5353) (4874:4874:4874))
        (PORT datac (5737:5737:5737) (5367:5367:5367))
        (PORT datad (1775:1775:1775) (1622:1622:1622))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (4133:4133:4133) (3821:3821:3821))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4213:4213:4213))
        (PORT clk (2354:2354:2354) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (5804:5804:5804))
        (PORT d[1] (6698:6698:6698) (6739:6739:6739))
        (PORT d[2] (4379:4379:4379) (4514:4514:4514))
        (PORT d[3] (5089:5089:5089) (5222:5222:5222))
        (PORT d[4] (4743:4743:4743) (4871:4871:4871))
        (PORT d[5] (6800:6800:6800) (6859:6859:6859))
        (PORT d[6] (4296:4296:4296) (4433:4433:4433))
        (PORT d[7] (5463:5463:5463) (5562:5562:5562))
        (PORT d[8] (5079:5079:5079) (5192:5192:5192))
        (PORT d[9] (5824:5824:5824) (5928:5928:5928))
        (PORT d[10] (4287:4287:4287) (4415:4415:4415))
        (PORT d[11] (4625:4625:4625) (4735:4735:4735))
        (PORT d[12] (7766:7766:7766) (7749:7749:7749))
        (PORT clk (2352:2352:2352) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6089:6089:6089) (5465:5465:5465))
        (PORT clk (2352:2352:2352) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2307:2307:2307))
        (PORT d[0] (6606:6606:6606) (5998:5998:5998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5781:5781:5781))
        (PORT d[1] (6700:6700:6700) (6739:6739:6739))
        (PORT d[2] (4356:4356:4356) (4494:4494:4494))
        (PORT d[3] (5091:5091:5091) (5222:5222:5222))
        (PORT d[4] (4696:4696:4696) (4829:4829:4829))
        (PORT d[5] (6802:6802:6802) (6859:6859:6859))
        (PORT d[6] (4298:4298:4298) (4433:4433:4433))
        (PORT d[7] (5465:5465:5465) (5562:5562:5562))
        (PORT d[8] (5081:5081:5081) (5192:5192:5192))
        (PORT d[9] (5826:5826:5826) (5928:5928:5928))
        (PORT d[10] (4289:4289:4289) (4415:4415:4415))
        (PORT d[11] (4627:4627:4627) (4735:4735:4735))
        (PORT d[12] (7768:7768:7768) (7749:7749:7749))
        (PORT clk (2318:2318:2318) (2233:2233:2233))
        (PORT ena (5982:5982:5982) (5781:5781:5781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2233:2233:2233))
        (PORT d[0] (5982:5982:5982) (5781:5781:5781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3967:3967:3967))
        (PORT clk (2303:2303:2303) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6783:6783:6783) (6827:6827:6827))
        (PORT d[1] (7439:7439:7439) (7434:7434:7434))
        (PORT d[2] (5145:5145:5145) (5271:5271:5271))
        (PORT d[3] (5008:5008:5008) (5114:5114:5114))
        (PORT d[4] (5110:5110:5110) (5239:5239:5239))
        (PORT d[5] (6086:6086:6086) (6160:6160:6160))
        (PORT d[6] (4572:4572:4572) (4688:4688:4688))
        (PORT d[7] (6135:6135:6135) (6220:6220:6220))
        (PORT d[8] (5984:5984:5984) (6041:6041:6041))
        (PORT d[9] (5752:5752:5752) (5837:5837:5837))
        (PORT d[10] (4745:4745:4745) (4886:4886:4886))
        (PORT d[11] (5374:5374:5374) (5480:5480:5480))
        (PORT d[12] (7614:7614:7614) (7595:7595:7595))
        (PORT clk (2301:2301:2301) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8083:8083:8083) (7229:7229:7229))
        (PORT clk (2301:2301:2301) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2258:2258:2258))
        (PORT d[0] (8600:8600:8600) (7762:7762:7762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6770:6770:6770) (6800:6800:6800))
        (PORT d[1] (7417:7417:7417) (7411:7411:7411))
        (PORT d[2] (5164:5164:5164) (5297:5297:5297))
        (PORT d[3] (5010:5010:5010) (5114:5114:5114))
        (PORT d[4] (5112:5112:5112) (5239:5239:5239))
        (PORT d[5] (6088:6088:6088) (6160:6160:6160))
        (PORT d[6] (4574:4574:4574) (4688:4688:4688))
        (PORT d[7] (6137:6137:6137) (6220:6220:6220))
        (PORT d[8] (5986:5986:5986) (6041:6041:6041))
        (PORT d[9] (5754:5754:5754) (5837:5837:5837))
        (PORT d[10] (4747:4747:4747) (4886:4886:4886))
        (PORT d[11] (5376:5376:5376) (5480:5480:5480))
        (PORT d[12] (7616:7616:7616) (7595:7595:7595))
        (PORT clk (2267:2267:2267) (2184:2184:2184))
        (PORT ena (4117:4117:4117) (3914:3914:3914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2184:2184:2184))
        (PORT d[0] (4117:4117:4117) (3914:3914:3914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5775:5775:5775) (5399:5399:5399))
        (PORT datab (1729:1729:1729) (1623:1623:1623))
        (PORT datac (1797:1797:1797) (1645:1645:1645))
        (PORT datad (4340:4340:4340) (3936:3936:3936))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4265:4265:4265))
        (PORT clk (2301:2301:2301) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6686:6686:6686) (6707:6707:6707))
        (PORT d[1] (4170:4170:4170) (4345:4345:4345))
        (PORT d[2] (6919:6919:6919) (7007:7007:7007))
        (PORT d[3] (5287:5287:5287) (5376:5376:5376))
        (PORT d[4] (6859:6859:6859) (6922:6922:6922))
        (PORT d[5] (5471:5471:5471) (5504:5504:5504))
        (PORT d[6] (6509:6509:6509) (6605:6605:6605))
        (PORT d[7] (6769:6769:6769) (6825:6825:6825))
        (PORT d[8] (6568:6568:6568) (6634:6634:6634))
        (PORT d[9] (5448:5448:5448) (5564:5564:5564))
        (PORT d[10] (7065:7065:7065) (7078:7078:7078))
        (PORT d[11] (5182:5182:5182) (5332:5332:5332))
        (PORT d[12] (4757:4757:4757) (4914:4914:4914))
        (PORT clk (2299:2299:2299) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6115:6115:6115) (5588:5588:5588))
        (PORT clk (2299:2299:2299) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2252:2252:2252))
        (PORT d[0] (6632:6632:6632) (6121:6121:6121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6395:6395:6395) (6450:6450:6450))
        (PORT d[1] (4148:4148:4148) (4321:4321:4321))
        (PORT d[2] (6288:6288:6288) (6392:6392:6392))
        (PORT d[3] (5289:5289:5289) (5376:5376:5376))
        (PORT d[4] (6558:6558:6558) (6637:6637:6637))
        (PORT d[5] (5473:5473:5473) (5504:5504:5504))
        (PORT d[6] (6511:6511:6511) (6605:6605:6605))
        (PORT d[7] (6771:6771:6771) (6825:6825:6825))
        (PORT d[8] (6570:6570:6570) (6634:6634:6634))
        (PORT d[9] (5450:5450:5450) (5564:5564:5564))
        (PORT d[10] (7067:7067:7067) (7078:7078:7078))
        (PORT d[11] (5184:5184:5184) (5332:5332:5332))
        (PORT d[12] (4759:4759:4759) (4914:4914:4914))
        (PORT clk (2265:2265:2265) (2178:2178:2178))
        (PORT ena (5487:5487:5487) (5253:5253:5253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2178:2178:2178))
        (PORT d[0] (5487:5487:5487) (5253:5253:5253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3890:3890:3890))
        (PORT clk (2303:2303:2303) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5906:5906:5906) (5966:5966:5966))
        (PORT d[1] (4461:4461:4461) (4621:4621:4621))
        (PORT d[2] (6203:6203:6203) (6312:6312:6312))
        (PORT d[3] (4410:4410:4410) (4564:4564:4564))
        (PORT d[4] (5951:5951:5951) (6071:6071:6071))
        (PORT d[5] (5076:5076:5076) (5200:5200:5200))
        (PORT d[6] (5572:5572:5572) (5729:5729:5729))
        (PORT d[7] (5660:5660:5660) (5723:5723:5723))
        (PORT d[8] (6274:6274:6274) (6365:6365:6365))
        (PORT d[9] (5841:5841:5841) (5941:5941:5941))
        (PORT d[10] (5410:5410:5410) (5505:5505:5505))
        (PORT d[11] (6126:6126:6126) (6203:6203:6203))
        (PORT d[12] (6054:6054:6054) (6131:6131:6131))
        (PORT clk (2301:2301:2301) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5532:5532:5532) (5137:5137:5137))
        (PORT clk (2301:2301:2301) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2255:2255:2255))
        (PORT d[0] (6049:6049:6049) (5670:5670:5670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5973:5973:5973) (6031:6031:6031))
        (PORT d[1] (4762:4762:4762) (4891:4891:4891))
        (PORT d[2] (6151:6151:6151) (6242:6242:6242))
        (PORT d[3] (4412:4412:4412) (4564:4564:4564))
        (PORT d[4] (5912:5912:5912) (6024:6024:6024))
        (PORT d[5] (5078:5078:5078) (5200:5200:5200))
        (PORT d[6] (5574:5574:5574) (5729:5729:5729))
        (PORT d[7] (5662:5662:5662) (5723:5723:5723))
        (PORT d[8] (6276:6276:6276) (6365:6365:6365))
        (PORT d[9] (5843:5843:5843) (5941:5941:5941))
        (PORT d[10] (5412:5412:5412) (5505:5505:5505))
        (PORT d[11] (6128:6128:6128) (6203:6203:6203))
        (PORT d[12] (6056:6056:6056) (6131:6131:6131))
        (PORT clk (2267:2267:2267) (2181:2181:2181))
        (PORT ena (4445:4445:4445) (4254:4254:4254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2181:2181:2181))
        (PORT d[0] (4445:4445:4445) (4254:4254:4254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1237:1237:1237))
        (PORT datab (5353:5353:5353) (4875:4875:4875))
        (PORT datac (5735:5735:5735) (5365:5365:5365))
        (PORT datad (1246:1246:1246) (1156:1156:1156))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (2061:2061:2061) (1897:1897:1897))
        (PORT datac (4133:4133:4133) (3821:3821:3821))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (648:648:648) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (4115:4115:4115))
        (PORT clk (2351:2351:2351) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6421:6421:6421) (6468:6468:6468))
        (PORT d[1] (5919:5919:5919) (6038:6038:6038))
        (PORT d[2] (8263:8263:8263) (8291:8291:8291))
        (PORT d[3] (7187:7187:7187) (7233:7233:7233))
        (PORT d[4] (5101:5101:5101) (5223:5223:5223))
        (PORT d[5] (7244:7244:7244) (7225:7225:7225))
        (PORT d[6] (7160:7160:7160) (7194:7194:7194))
        (PORT d[7] (5578:5578:5578) (5713:5713:5713))
        (PORT d[8] (6096:6096:6096) (6191:6191:6191))
        (PORT d[9] (6296:6296:6296) (6298:6298:6298))
        (PORT d[10] (5094:5094:5094) (5230:5230:5230))
        (PORT d[11] (7284:7284:7284) (7342:7342:7342))
        (PORT d[12] (6868:6868:6868) (6942:6942:6942))
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7976:7976:7976) (7429:7429:7429))
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2304:2304:2304))
        (PORT d[0] (8493:8493:8493) (7962:7962:7962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6146:6146:6146) (6226:6226:6226))
        (PORT d[1] (5897:5897:5897) (6014:6014:6014))
        (PORT d[2] (5053:5053:5053) (5186:5186:5186))
        (PORT d[3] (7189:7189:7189) (7233:7233:7233))
        (PORT d[4] (4807:4807:4807) (4955:4955:4955))
        (PORT d[5] (7246:7246:7246) (7225:7225:7225))
        (PORT d[6] (7162:7162:7162) (7194:7194:7194))
        (PORT d[7] (5580:5580:5580) (5713:5713:5713))
        (PORT d[8] (6098:6098:6098) (6191:6191:6191))
        (PORT d[9] (6298:6298:6298) (6298:6298:6298))
        (PORT d[10] (5096:5096:5096) (5230:5230:5230))
        (PORT d[11] (7286:7286:7286) (7342:7342:7342))
        (PORT d[12] (6870:6870:6870) (6942:6942:6942))
        (PORT clk (2315:2315:2315) (2230:2230:2230))
        (PORT ena (3344:3344:3344) (3181:3181:3181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2230:2230:2230))
        (PORT d[0] (3344:3344:3344) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4413:4413:4413))
        (PORT clk (2349:2349:2349) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5977:5977:5977) (6023:6023:6023))
        (PORT d[1] (6250:6250:6250) (6356:6356:6356))
        (PORT d[2] (7950:7950:7950) (7994:7994:7994))
        (PORT d[3] (7481:7481:7481) (7508:7508:7508))
        (PORT d[4] (4755:4755:4755) (4900:4900:4900))
        (PORT d[5] (7594:7594:7594) (7560:7560:7560))
        (PORT d[6] (7464:7464:7464) (7479:7479:7479))
        (PORT d[7] (5870:5870:5870) (5987:5987:5987))
        (PORT d[8] (5798:5798:5798) (5913:5913:5913))
        (PORT d[9] (5656:5656:5656) (5709:5709:5709))
        (PORT d[10] (6060:6060:6060) (6136:6136:6136))
        (PORT d[11] (7588:7588:7588) (7624:7624:7624))
        (PORT d[12] (7182:7182:7182) (7231:7231:7231))
        (PORT clk (2347:2347:2347) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3658:3658:3658))
        (PORT clk (2347:2347:2347) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2300:2300:2300))
        (PORT d[0] (4501:4501:4501) (4191:4191:4191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5437:5437:5437) (5540:5540:5540))
        (PORT d[1] (6228:6228:6228) (6332:6332:6332))
        (PORT d[2] (5378:5378:5378) (5476:5476:5476))
        (PORT d[3] (7483:7483:7483) (7508:7508:7508))
        (PORT d[4] (4781:4781:4781) (4924:4924:4924))
        (PORT d[5] (7596:7596:7596) (7560:7560:7560))
        (PORT d[6] (7466:7466:7466) (7479:7479:7479))
        (PORT d[7] (5872:5872:5872) (5987:5987:5987))
        (PORT d[8] (5800:5800:5800) (5913:5913:5913))
        (PORT d[9] (5658:5658:5658) (5709:5709:5709))
        (PORT d[10] (6062:6062:6062) (6136:6136:6136))
        (PORT d[11] (7590:7590:7590) (7624:7624:7624))
        (PORT d[12] (7184:7184:7184) (7231:7231:7231))
        (PORT clk (2313:2313:2313) (2226:2226:2226))
        (PORT ena (4796:4796:4796) (4587:4587:4587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2226:2226:2226))
        (PORT d[0] (4796:4796:4796) (4587:4587:4587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5774:5774:5774) (5398:5398:5398))
        (PORT datab (4391:4391:4391) (3977:3977:3977))
        (PORT datac (976:976:976) (905:905:905))
        (PORT datad (956:956:956) (884:884:884))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4392:4392:4392))
        (PORT clk (2346:2346:2346) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5984:5984:5984) (6030:6030:6030))
        (PORT d[1] (6251:6251:6251) (6356:6356:6356))
        (PORT d[2] (7964:7964:7964) (8006:8006:8006))
        (PORT d[3] (7722:7722:7722) (7733:7733:7733))
        (PORT d[4] (4795:4795:4795) (4940:4940:4940))
        (PORT d[5] (7543:7543:7543) (7516:7516:7516))
        (PORT d[6] (7446:7446:7446) (7462:7462:7462))
        (PORT d[7] (5871:5871:5871) (5988:5988:5988))
        (PORT d[8] (5830:5830:5830) (5941:5941:5941))
        (PORT d[9] (5680:5680:5680) (5734:5734:5734))
        (PORT d[10] (6101:6101:6101) (6170:6170:6170))
        (PORT d[11] (7566:7566:7566) (7609:7609:7609))
        (PORT d[12] (5152:5152:5152) (5281:5281:5281))
        (PORT clk (2344:2344:2344) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4106:4106:4106) (3815:3815:3815))
        (PORT clk (2344:2344:2344) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2298:2298:2298))
        (PORT d[0] (4623:4623:4623) (4348:4348:4348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5520:5520:5520))
        (PORT d[1] (6185:6185:6185) (6291:6291:6291))
        (PORT d[2] (7942:7942:7942) (7982:7982:7982))
        (PORT d[3] (7724:7724:7724) (7733:7733:7733))
        (PORT d[4] (5094:5094:5094) (5201:5201:5201))
        (PORT d[5] (7545:7545:7545) (7516:7516:7516))
        (PORT d[6] (7448:7448:7448) (7462:7462:7462))
        (PORT d[7] (5873:5873:5873) (5988:5988:5988))
        (PORT d[8] (5832:5832:5832) (5941:5941:5941))
        (PORT d[9] (5682:5682:5682) (5734:5734:5734))
        (PORT d[10] (6103:6103:6103) (6170:6170:6170))
        (PORT d[11] (7568:7568:7568) (7609:7609:7609))
        (PORT d[12] (5154:5154:5154) (5281:5281:5281))
        (PORT clk (2310:2310:2310) (2224:2224:2224))
        (PORT ena (4498:4498:4498) (4291:4291:4291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2224:2224:2224))
        (PORT d[0] (4498:4498:4498) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (4109:4109:4109))
        (PORT clk (2351:2351:2351) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5108:5108:5108) (5237:5237:5237))
        (PORT d[1] (5897:5897:5897) (6023:6023:6023))
        (PORT d[2] (8255:8255:8255) (8282:8282:8282))
        (PORT d[3] (7432:7432:7432) (7461:7461:7461))
        (PORT d[4] (4796:4796:4796) (4946:4946:4946))
        (PORT d[5] (6734:6734:6734) (6763:6763:6763))
        (PORT d[6] (7147:7147:7147) (7187:7187:7187))
        (PORT d[7] (5592:5592:5592) (5729:5729:5729))
        (PORT d[8] (6107:6107:6107) (6205:6205:6205))
        (PORT d[9] (6000:6000:6000) (6035:6035:6035))
        (PORT d[10] (5723:5723:5723) (5823:5823:5823))
        (PORT d[11] (7262:7262:7262) (7324:7324:7324))
        (PORT d[12] (7129:7129:7129) (7184:7184:7184))
        (PORT clk (2349:2349:2349) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6888:6888:6888) (6384:6384:6384))
        (PORT clk (2349:2349:2349) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (PORT d[0] (7405:7405:7405) (6917:6917:6917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6171:6171:6171) (6248:6248:6248))
        (PORT d[1] (5875:5875:5875) (5999:5999:5999))
        (PORT d[2] (8281:8281:8281) (8303:8303:8303))
        (PORT d[3] (7434:7434:7434) (7461:7461:7461))
        (PORT d[4] (4798:4798:4798) (4944:4944:4944))
        (PORT d[5] (6736:6736:6736) (6763:6763:6763))
        (PORT d[6] (7149:7149:7149) (7187:7187:7187))
        (PORT d[7] (5594:5594:5594) (5729:5729:5729))
        (PORT d[8] (6109:6109:6109) (6205:6205:6205))
        (PORT d[9] (6002:6002:6002) (6035:6035:6035))
        (PORT d[10] (5725:5725:5725) (5823:5823:5823))
        (PORT d[11] (7264:7264:7264) (7324:7324:7324))
        (PORT d[12] (7131:7131:7131) (7184:7184:7184))
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (PORT ena (3412:3412:3412) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (PORT d[0] (3412:3412:3412) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5775:5775:5775) (5399:5399:5399))
        (PORT datab (4386:4386:4386) (3970:3970:3970))
        (PORT datac (920:920:920) (845:845:845))
        (PORT datad (963:963:963) (884:884:884))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (227:227:227))
        (PORT datac (5309:5309:5309) (4910:4910:4910))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4383:4383:4383))
        (PORT clk (2338:2338:2338) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6027:6027:6027) (6081:6081:6081))
        (PORT d[1] (6568:6568:6568) (6660:6660:6660))
        (PORT d[2] (7577:7577:7577) (7634:7634:7634))
        (PORT d[3] (7791:7791:7791) (7803:7803:7803))
        (PORT d[4] (5165:5165:5165) (5284:5284:5284))
        (PORT d[5] (7864:7864:7864) (7808:7808:7808))
        (PORT d[6] (7760:7760:7760) (7751:7751:7751))
        (PORT d[7] (6183:6183:6183) (6285:6285:6285))
        (PORT d[8] (5503:5503:5503) (5626:5626:5626))
        (PORT d[9] (5354:5354:5354) (5428:5428:5428))
        (PORT d[10] (6371:6371:6371) (6433:6433:6433))
        (PORT d[11] (7892:7892:7892) (7913:7913:7913))
        (PORT d[12] (5168:5168:5168) (5297:5297:5297))
        (PORT clk (2336:2336:2336) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6273:6273:6273) (5851:5851:5851))
        (PORT clk (2336:2336:2336) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2291:2291:2291))
        (PORT d[0] (6790:6790:6790) (6384:6384:6384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5843:5843:5843))
        (PORT d[1] (6546:6546:6546) (6636:6636:6636))
        (PORT d[2] (5134:5134:5134) (5262:5262:5262))
        (PORT d[3] (7793:7793:7793) (7803:7803:7803))
        (PORT d[4] (5445:5445:5445) (5525:5525:5525))
        (PORT d[5] (7866:7866:7866) (7808:7808:7808))
        (PORT d[6] (7762:7762:7762) (7751:7751:7751))
        (PORT d[7] (6185:6185:6185) (6285:6285:6285))
        (PORT d[8] (5505:5505:5505) (5626:5626:5626))
        (PORT d[9] (5356:5356:5356) (5428:5428:5428))
        (PORT d[10] (6373:6373:6373) (6433:6433:6433))
        (PORT d[11] (7894:7894:7894) (7913:7913:7913))
        (PORT d[12] (5170:5170:5170) (5297:5297:5297))
        (PORT clk (2302:2302:2302) (2217:2217:2217))
        (PORT ena (4476:4476:4476) (4285:4285:4285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2217:2217:2217))
        (PORT d[0] (4476:4476:4476) (4285:4285:4285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4371:4371:4371))
        (PORT clk (2342:2342:2342) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5745:5745:5745) (5834:5834:5834))
        (PORT d[1] (6535:6535:6535) (6627:6627:6627))
        (PORT d[2] (7626:7626:7626) (7681:7681:7681))
        (PORT d[3] (7791:7791:7791) (7802:7802:7802))
        (PORT d[4] (4805:4805:4805) (4951:4951:4951))
        (PORT d[5] (7543:7543:7543) (7510:7510:7510))
        (PORT d[6] (7400:7400:7400) (7413:7413:7413))
        (PORT d[7] (6182:6182:6182) (6284:6284:6284))
        (PORT d[8] (5774:5774:5774) (5887:5887:5887))
        (PORT d[9] (5688:5688:5688) (5738:5738:5738))
        (PORT d[10] (6044:6044:6044) (6127:6127:6127))
        (PORT d[11] (7891:7891:7891) (7912:7912:7912))
        (PORT d[12] (5372:5372:5372) (5481:5481:5481))
        (PORT clk (2340:2340:2340) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4516:4516:4516) (4075:4075:4075))
        (PORT clk (2340:2340:2340) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2294:2294:2294))
        (PORT d[0] (5033:5033:5033) (4608:4608:4608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5761:5761:5761) (5840:5840:5840))
        (PORT d[1] (6537:6537:6537) (6627:6627:6627))
        (PORT d[2] (7604:7604:7604) (7657:7657:7657))
        (PORT d[3] (7793:7793:7793) (7802:7802:7802))
        (PORT d[4] (5130:5130:5130) (5251:5251:5251))
        (PORT d[5] (7545:7545:7545) (7510:7510:7510))
        (PORT d[6] (7402:7402:7402) (7413:7413:7413))
        (PORT d[7] (6184:6184:6184) (6284:6284:6284))
        (PORT d[8] (5776:5776:5776) (5887:5887:5887))
        (PORT d[9] (5690:5690:5690) (5738:5738:5738))
        (PORT d[10] (6046:6046:6046) (6127:6127:6127))
        (PORT d[11] (7893:7893:7893) (7912:7912:7912))
        (PORT d[12] (5374:5374:5374) (5481:5481:5481))
        (PORT clk (2306:2306:2306) (2220:2220:2220))
        (PORT ena (4483:4483:4483) (4299:4299:4299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2220:2220:2220))
        (PORT d[0] (4483:4483:4483) (4299:4299:4299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5773:5773:5773) (5398:5398:5398))
        (PORT datab (4392:4392:4392) (3977:3977:3977))
        (PORT datac (1280:1280:1280) (1180:1180:1180))
        (PORT datad (924:924:924) (860:860:860))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4211:4211:4211) (4372:4372:4372))
        (PORT clk (2350:2350:2350) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5692:5692:5692) (5760:5760:5760))
        (PORT d[1] (5897:5897:5897) (6023:6023:6023))
        (PORT d[2] (8241:8241:8241) (8267:8267:8267))
        (PORT d[3] (7488:7488:7488) (7514:7514:7514))
        (PORT d[4] (4780:4780:4780) (4927:4927:4927))
        (PORT d[5] (6723:6723:6723) (6752:6752:6752))
        (PORT d[6] (7125:7125:7125) (7164:7164:7164))
        (PORT d[7] (5576:5576:5576) (5713:5713:5713))
        (PORT d[8] (6141:6141:6141) (6230:6230:6230))
        (PORT d[9] (6023:6023:6023) (6058:6058:6058))
        (PORT d[10] (5765:5765:5765) (5862:5862:5862))
        (PORT d[11] (7615:7615:7615) (7645:7645:7645))
        (PORT d[12] (7141:7141:7141) (7197:7197:7197))
        (PORT clk (2348:2348:2348) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4731:4731:4731) (4176:4176:4176))
        (PORT clk (2348:2348:2348) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2302:2302:2302))
        (PORT d[0] (5248:5248:5248) (4709:4709:4709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5415:5415:5415) (5518:5518:5518))
        (PORT d[1] (6206:6206:6206) (6309:6309:6309))
        (PORT d[2] (8267:8267:8267) (8291:8291:8291))
        (PORT d[3] (7490:7490:7490) (7514:7514:7514))
        (PORT d[4] (4783:4783:4783) (4928:4928:4928))
        (PORT d[5] (6725:6725:6725) (6752:6752:6752))
        (PORT d[6] (7127:7127:7127) (7164:7164:7164))
        (PORT d[7] (5578:5578:5578) (5713:5713:5713))
        (PORT d[8] (6143:6143:6143) (6230:6230:6230))
        (PORT d[9] (6025:6025:6025) (6058:6058:6058))
        (PORT d[10] (5767:5767:5767) (5862:5862:5862))
        (PORT d[11] (7617:7617:7617) (7645:7645:7645))
        (PORT d[12] (7143:7143:7143) (7197:7197:7197))
        (PORT clk (2314:2314:2314) (2228:2228:2228))
        (PORT ena (3364:3364:3364) (3202:3202:3202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2228:2228:2228))
        (PORT d[0] (3364:3364:3364) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (4094:4094:4094))
        (PORT clk (2344:2344:2344) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6008:6008:6008) (6054:6054:6054))
        (PORT d[1] (6209:6209:6209) (6315:6315:6315))
        (PORT d[2] (7901:7901:7901) (7943:7943:7943))
        (PORT d[3] (7784:7784:7784) (7794:7794:7794))
        (PORT d[4] (4805:4805:4805) (4952:4952:4952))
        (PORT d[5] (7577:7577:7577) (7544:7544:7544))
        (PORT d[6] (7428:7428:7428) (7446:7446:7446))
        (PORT d[7] (5908:5908:5908) (6024:6024:6024))
        (PORT d[8] (5788:5788:5788) (5903:5903:5903))
        (PORT d[9] (5689:5689:5689) (5739:5739:5739))
        (PORT d[10] (6068:6068:6068) (6144:6144:6144))
        (PORT d[11] (7919:7919:7919) (7935:7935:7935))
        (PORT d[12] (5412:5412:5412) (5515:5515:5515))
        (PORT clk (2342:2342:2342) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6246:6246:6246) (5648:5648:5648))
        (PORT clk (2342:2342:2342) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2296:2296:2296))
        (PORT d[0] (6763:6763:6763) (6181:6181:6181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5834:5834:5834))
        (PORT d[1] (6571:6571:6571) (6656:6656:6656))
        (PORT d[2] (7927:7927:7927) (7967:7967:7967))
        (PORT d[3] (7786:7786:7786) (7794:7794:7794))
        (PORT d[4] (4783:4783:4783) (4928:4928:4928))
        (PORT d[5] (7579:7579:7579) (7544:7544:7544))
        (PORT d[6] (7430:7430:7430) (7446:7446:7446))
        (PORT d[7] (5910:5910:5910) (6024:6024:6024))
        (PORT d[8] (5790:5790:5790) (5903:5903:5903))
        (PORT d[9] (5691:5691:5691) (5739:5739:5739))
        (PORT d[10] (6070:6070:6070) (6144:6144:6144))
        (PORT d[11] (7921:7921:7921) (7935:7935:7935))
        (PORT d[12] (5414:5414:5414) (5515:5515:5515))
        (PORT clk (2308:2308:2308) (2222:2222:2222))
        (PORT ena (4540:4540:4540) (4335:4335:4335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2222:2222:2222))
        (PORT d[0] (4540:4540:4540) (4335:4335:4335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5774:5774:5774) (5398:5398:5398))
        (PORT datab (4389:4389:4389) (3974:3974:3974))
        (PORT datac (917:917:917) (840:840:840))
        (PORT datad (966:966:966) (895:895:895))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (217:217:217) (227:227:227))
        (PORT datac (5309:5309:5309) (4909:4909:4909))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (598:598:598) (675:675:675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4390:4390:4390))
        (PORT clk (2326:2326:2326) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5901:5901:5901) (6006:6006:6006))
        (PORT d[1] (6477:6477:6477) (6536:6536:6536))
        (PORT d[2] (5474:5474:5474) (5593:5593:5593))
        (PORT d[3] (5468:5468:5468) (5582:5582:5582))
        (PORT d[4] (5106:5106:5106) (5228:5228:5228))
        (PORT d[5] (5513:5513:5513) (5626:5626:5626))
        (PORT d[6] (5031:5031:5031) (5133:5133:5133))
        (PORT d[7] (5506:5506:5506) (5638:5638:5638))
        (PORT d[8] (5332:5332:5332) (5421:5421:5421))
        (PORT d[9] (4793:4793:4793) (4933:4933:4933))
        (PORT d[10] (4769:4769:4769) (4910:4910:4910))
        (PORT d[11] (5449:5449:5449) (5556:5556:5556))
        (PORT d[12] (7017:7017:7017) (7044:7044:7044))
        (PORT clk (2324:2324:2324) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8544:8544:8544) (7933:7933:7933))
        (PORT clk (2324:2324:2324) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2281:2281:2281))
        (PORT d[0] (9061:9061:9061) (8466:8466:8466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (5960:5960:5960))
        (PORT d[1] (6825:6825:6825) (6856:6856:6856))
        (PORT d[2] (5476:5476:5476) (5593:5593:5593))
        (PORT d[3] (5470:5470:5470) (5582:5582:5582))
        (PORT d[4] (5108:5108:5108) (5231:5231:5231))
        (PORT d[5] (5515:5515:5515) (5626:5626:5626))
        (PORT d[6] (5033:5033:5033) (5133:5133:5133))
        (PORT d[7] (5508:5508:5508) (5638:5638:5638))
        (PORT d[8] (5334:5334:5334) (5421:5421:5421))
        (PORT d[9] (4795:4795:4795) (4933:4933:4933))
        (PORT d[10] (4771:4771:4771) (4910:4910:4910))
        (PORT d[11] (5451:5451:5451) (5556:5556:5556))
        (PORT d[12] (7019:7019:7019) (7044:7044:7044))
        (PORT clk (2290:2290:2290) (2207:2207:2207))
        (PORT ena (4058:4058:4058) (3867:3867:3867))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2207:2207:2207))
        (PORT d[0] (4058:4058:4058) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (5129:5129:5129))
        (PORT clk (2361:2361:2361) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5504:5504:5504))
        (PORT d[1] (6530:6530:6530) (6605:6605:6605))
        (PORT d[2] (4347:4347:4347) (4486:4486:4486))
        (PORT d[3] (5105:5105:5105) (5239:5239:5239))
        (PORT d[4] (4972:4972:4972) (5059:5059:5059))
        (PORT d[5] (6825:6825:6825) (6877:6877:6877))
        (PORT d[6] (4324:4324:4324) (4454:4454:4454))
        (PORT d[7] (5138:5138:5138) (5258:5258:5258))
        (PORT d[8] (5358:5358:5358) (5443:5443:5443))
        (PORT d[9] (5106:5106:5106) (5245:5245:5245))
        (PORT d[10] (5151:5151:5151) (5207:5207:5207))
        (PORT d[11] (9400:9400:9400) (9339:9339:9339))
        (PORT d[12] (7457:7457:7457) (7471:7471:7471))
        (PORT clk (2359:2359:2359) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3592:3592:3592))
        (PORT clk (2359:2359:2359) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2312:2312:2312))
        (PORT d[0] (4734:4734:4734) (4413:4413:4413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (5754:5754:5754))
        (PORT d[1] (6532:6532:6532) (6605:6605:6605))
        (PORT d[2] (4373:4373:4373) (4510:4510:4510))
        (PORT d[3] (5107:5107:5107) (5239:5239:5239))
        (PORT d[4] (5067:5067:5067) (5175:5175:5175))
        (PORT d[5] (6827:6827:6827) (6877:6877:6877))
        (PORT d[6] (4326:4326:4326) (4454:4454:4454))
        (PORT d[7] (5140:5140:5140) (5258:5258:5258))
        (PORT d[8] (5360:5360:5360) (5443:5443:5443))
        (PORT d[9] (5108:5108:5108) (5245:5245:5245))
        (PORT d[10] (5153:5153:5153) (5207:5207:5207))
        (PORT d[11] (9402:9402:9402) (9339:9339:9339))
        (PORT d[12] (7459:7459:7459) (7471:7471:7471))
        (PORT clk (2325:2325:2325) (2238:2238:2238))
        (PORT ena (5988:5988:5988) (5788:5788:5788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2238:2238:2238))
        (PORT d[0] (5988:5988:5988) (5788:5788:5788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5776:5776:5776) (5400:5400:5400))
        (PORT datab (1550:1550:1550) (1337:1337:1337))
        (PORT datac (1657:1657:1657) (1566:1566:1566))
        (PORT datad (4337:4337:4337) (3932:3932:3932))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5202:5202:5202) (5312:5312:5312))
        (PORT clk (2350:2350:2350) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5427:5427:5427) (5534:5534:5534))
        (PORT d[1] (6218:6218:6218) (6324:6324:6324))
        (PORT d[2] (7974:7974:7974) (8017:8017:8017))
        (PORT d[3] (7489:7489:7489) (7515:7515:7515))
        (PORT d[4] (4687:4687:4687) (4803:4803:4803))
        (PORT d[5] (7522:7522:7522) (7493:7493:7493))
        (PORT d[6] (7101:7101:7101) (7136:7136:7136))
        (PORT d[7] (5576:5576:5576) (5714:5714:5714))
        (PORT d[8] (6100:6100:6100) (6196:6196:6196))
        (PORT d[9] (5991:5991:5991) (6022:6022:6022))
        (PORT d[10] (5733:5733:5733) (5834:5834:5834))
        (PORT d[11] (7587:7587:7587) (7623:7623:7623))
        (PORT d[12] (7148:7148:7148) (7204:7204:7204))
        (PORT clk (2348:2348:2348) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6331:6331:6331) (5854:5854:5854))
        (PORT clk (2348:2348:2348) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2302:2302:2302))
        (PORT d[0] (7383:7383:7383) (6902:6902:6902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5429:5429:5429) (5534:5534:5534))
        (PORT d[1] (6220:6220:6220) (6324:6324:6324))
        (PORT d[2] (7952:7952:7952) (7993:7993:7993))
        (PORT d[3] (7491:7491:7491) (7515:7515:7515))
        (PORT d[4] (4983:4983:4983) (5070:5070:5070))
        (PORT d[5] (7524:7524:7524) (7493:7493:7493))
        (PORT d[6] (7103:7103:7103) (7136:7136:7136))
        (PORT d[7] (5578:5578:5578) (5714:5714:5714))
        (PORT d[8] (6102:6102:6102) (6196:6196:6196))
        (PORT d[9] (5993:5993:5993) (6022:6022:6022))
        (PORT d[10] (5735:5735:5735) (5834:5834:5834))
        (PORT d[11] (7589:7589:7589) (7623:7623:7623))
        (PORT d[12] (7150:7150:7150) (7204:7204:7204))
        (PORT clk (2314:2314:2314) (2228:2228:2228))
        (PORT ena (4810:4810:4810) (4576:4576:4576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2228:2228:2228))
        (PORT d[0] (4810:4810:4810) (4576:4576:4576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4285:4285:4285) (4432:4432:4432))
        (PORT clk (2322:2322:2322) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6203:6203:6203) (6290:6290:6290))
        (PORT d[1] (6819:6819:6819) (6859:6859:6859))
        (PORT d[2] (5135:5135:5135) (5275:5275:5275))
        (PORT d[3] (5392:5392:5392) (5482:5482:5482))
        (PORT d[4] (5384:5384:5384) (5479:5479:5479))
        (PORT d[5] (5808:5808:5808) (5900:5900:5900))
        (PORT d[6] (4963:4963:4963) (5057:5057:5057))
        (PORT d[7] (5797:5797:5797) (5906:5906:5906))
        (PORT d[8] (5058:5058:5058) (5170:5170:5170))
        (PORT d[9] (5083:5083:5083) (5197:5197:5197))
        (PORT d[10] (4753:4753:4753) (4893:4893:4893))
        (PORT d[11] (5733:5733:5733) (5812:5812:5812))
        (PORT d[12] (7299:7299:7299) (7300:7300:7300))
        (PORT clk (2320:2320:2320) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4462:4462:4462) (4167:4167:4167))
        (PORT clk (2320:2320:2320) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2277:2277:2277))
        (PORT d[0] (4979:4979:4979) (4700:4700:4700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6163:6163:6163) (6242:6242:6242))
        (PORT d[1] (7088:7088:7088) (7099:7099:7099))
        (PORT d[2] (5137:5137:5137) (5275:5275:5275))
        (PORT d[3] (5394:5394:5394) (5482:5482:5482))
        (PORT d[4] (5394:5394:5394) (5479:5479:5479))
        (PORT d[5] (5810:5810:5810) (5900:5900:5900))
        (PORT d[6] (4965:4965:4965) (5057:5057:5057))
        (PORT d[7] (5799:5799:5799) (5906:5906:5906))
        (PORT d[8] (5060:5060:5060) (5170:5170:5170))
        (PORT d[9] (5085:5085:5085) (5197:5197:5197))
        (PORT d[10] (4755:4755:4755) (4893:4893:4893))
        (PORT d[11] (5735:5735:5735) (5812:5812:5812))
        (PORT d[12] (7301:7301:7301) (7300:7300:7300))
        (PORT clk (2286:2286:2286) (2203:2203:2203))
        (PORT ena (3738:3738:3738) (3569:3569:3569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2203:2203:2203))
        (PORT d[0] (3738:3738:3738) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5774:5774:5774) (5398:5398:5398))
        (PORT datab (4390:4390:4390) (3974:3974:3974))
        (PORT datac (671:671:671) (629:629:629))
        (PORT datad (1585:1585:1585) (1367:1367:1367))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (231:231:231))
        (PORT datab (220:220:220) (230:230:230))
        (PORT datac (5308:5308:5308) (4909:4909:4909))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5013:5013:5013) (5157:5157:5157))
        (PORT clk (2347:2347:2347) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5734:5734:5734) (5815:5815:5815))
        (PORT d[1] (6885:6885:6885) (6941:6941:6941))
        (PORT d[2] (4708:4708:4708) (4836:4836:4836))
        (PORT d[3] (5098:5098:5098) (5238:5238:5238))
        (PORT d[4] (8454:8454:8454) (8453:8453:8453))
        (PORT d[5] (7148:7148:7148) (7180:7180:7180))
        (PORT d[6] (4012:4012:4012) (4165:4165:4165))
        (PORT d[7] (5445:5445:5445) (5542:5542:5542))
        (PORT d[8] (4972:4972:4972) (5060:5060:5060))
        (PORT d[9] (5827:5827:5827) (5923:5923:5923))
        (PORT d[10] (4291:4291:4291) (4412:4412:4412))
        (PORT d[11] (4619:4619:4619) (4728:4728:4728))
        (PORT d[12] (7744:7744:7744) (7731:7731:7731))
        (PORT clk (2345:2345:2345) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6154:6154:6154) (5741:5741:5741))
        (PORT clk (2345:2345:2345) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2300:2300:2300))
        (PORT d[0] (6684:6684:6684) (6262:6262:6262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5736:5736:5736) (5815:5815:5815))
        (PORT d[1] (6863:6863:6863) (6917:6917:6917))
        (PORT d[2] (4717:4717:4717) (4834:4834:4834))
        (PORT d[3] (5100:5100:5100) (5238:5238:5238))
        (PORT d[4] (8821:8821:8821) (8787:8787:8787))
        (PORT d[5] (7150:7150:7150) (7180:7180:7180))
        (PORT d[6] (4014:4014:4014) (4165:4165:4165))
        (PORT d[7] (5447:5447:5447) (5542:5542:5542))
        (PORT d[8] (4974:4974:4974) (5060:5060:5060))
        (PORT d[9] (5829:5829:5829) (5923:5923:5923))
        (PORT d[10] (4293:4293:4293) (4412:4412:4412))
        (PORT d[11] (4621:4621:4621) (4728:4728:4728))
        (PORT d[12] (7746:7746:7746) (7731:7731:7731))
        (PORT clk (2311:2311:2311) (2226:2226:2226))
        (PORT ena (5683:5683:5683) (5503:5503:5503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2226:2226:2226))
        (PORT d[0] (5683:5683:5683) (5503:5503:5503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5297:5297:5297) (5418:5418:5418))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6406:6406:6406))
        (PORT d[1] (4090:4090:4090) (4262:4262:4262))
        (PORT d[2] (7401:7401:7401) (7399:7399:7399))
        (PORT d[3] (5786:5786:5786) (5889:5889:5889))
        (PORT d[4] (8268:8268:8268) (8283:8283:8283))
        (PORT d[5] (4316:4316:4316) (4448:4448:4448))
        (PORT d[6] (3969:3969:3969) (4125:4125:4125))
        (PORT d[7] (6083:6083:6083) (6148:6148:6148))
        (PORT d[8] (6235:6235:6235) (6315:6315:6315))
        (PORT d[9] (5514:5514:5514) (5633:5633:5633))
        (PORT d[10] (4919:4919:4919) (5008:5008:5008))
        (PORT d[11] (4653:4653:4653) (4769:4769:4769))
        (PORT d[12] (4700:4700:4700) (4838:4838:4838))
        (PORT clk (2304:2304:2304) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5600:5600:5600) (5167:5167:5167))
        (PORT clk (2304:2304:2304) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2258:2258:2258))
        (PORT d[0] (6117:6117:6117) (5700:5700:5700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6370:6370:6370) (6413:6413:6413))
        (PORT d[1] (4068:4068:4068) (4241:4241:4241))
        (PORT d[2] (7094:7094:7094) (7111:7111:7111))
        (PORT d[3] (5788:5788:5788) (5889:5889:5889))
        (PORT d[4] (8253:8253:8253) (8258:8258:8258))
        (PORT d[5] (4318:4318:4318) (4448:4448:4448))
        (PORT d[6] (3971:3971:3971) (4125:4125:4125))
        (PORT d[7] (6085:6085:6085) (6148:6148:6148))
        (PORT d[8] (6237:6237:6237) (6315:6315:6315))
        (PORT d[9] (5516:5516:5516) (5633:5633:5633))
        (PORT d[10] (4921:4921:4921) (5008:5008:5008))
        (PORT d[11] (4655:4655:4655) (4769:4769:4769))
        (PORT d[12] (4702:4702:4702) (4838:4838:4838))
        (PORT clk (2270:2270:2270) (2184:2184:2184))
        (PORT ena (5355:5355:5355) (5190:5190:5190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2184:2184:2184))
        (PORT d[0] (5355:5355:5355) (5190:5190:5190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5052:5052:5052) (4585:4585:4585))
        (PORT datab (1808:1808:1808) (1618:1618:1618))
        (PORT datac (5373:5373:5373) (5042:5042:5042))
        (PORT datad (1447:1447:1447) (1296:1296:1296))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4289:4289:4289))
        (PORT clk (2270:2270:2270) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7322:7322:7322))
        (PORT d[1] (8071:8071:8071) (8021:8021:8021))
        (PORT d[2] (6184:6184:6184) (6264:6264:6264))
        (PORT d[3] (5001:5001:5001) (5123:5123:5123))
        (PORT d[4] (6154:6154:6154) (6237:6237:6237))
        (PORT d[5] (4440:4440:4440) (4589:4589:4589))
        (PORT d[6] (5796:5796:5796) (5889:5889:5889))
        (PORT d[7] (6709:6709:6709) (6751:6751:6751))
        (PORT d[8] (5681:5681:5681) (5762:5762:5762))
        (PORT d[9] (5109:5109:5109) (5239:5239:5239))
        (PORT d[10] (4785:4785:4785) (4933:4933:4933))
        (PORT d[11] (5017:5017:5017) (5135:5135:5135))
        (PORT d[12] (4795:4795:4795) (4944:4944:4944))
        (PORT clk (2268:2268:2268) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7448:7448:7448) (6644:6644:6644))
        (PORT clk (2268:2268:2268) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2222:2222:2222))
        (PORT d[0] (7965:7965:7965) (7177:7177:7177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7345:7345:7345) (7346:7346:7346))
        (PORT d[1] (8048:8048:8048) (7999:7999:7999))
        (PORT d[2] (6144:6144:6144) (6217:6217:6217))
        (PORT d[3] (5003:5003:5003) (5123:5123:5123))
        (PORT d[4] (6479:6479:6479) (6536:6536:6536))
        (PORT d[5] (4442:4442:4442) (4589:4589:4589))
        (PORT d[6] (5798:5798:5798) (5889:5889:5889))
        (PORT d[7] (6711:6711:6711) (6751:6751:6751))
        (PORT d[8] (5683:5683:5683) (5762:5762:5762))
        (PORT d[9] (5111:5111:5111) (5239:5239:5239))
        (PORT d[10] (4787:4787:4787) (4933:4933:4933))
        (PORT d[11] (5019:5019:5019) (5135:5135:5135))
        (PORT d[12] (4797:4797:4797) (4944:4944:4944))
        (PORT clk (2234:2234:2234) (2148:2148:2148))
        (PORT ena (4484:4484:4484) (4270:4270:4270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2148:2148:2148))
        (PORT d[0] (4484:4484:4484) (4270:4270:4270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (5025:5025:5025))
        (PORT clk (2334:2334:2334) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6090:6090:6090) (6151:6151:6151))
        (PORT d[1] (6569:6569:6569) (6658:6658:6658))
        (PORT d[2] (7616:7616:7616) (7670:7670:7670))
        (PORT d[3] (8027:8027:8027) (8017:8017:8017))
        (PORT d[4] (5147:5147:5147) (5272:5272:5272))
        (PORT d[5] (7898:7898:7898) (7837:7837:7837))
        (PORT d[6] (7746:7746:7746) (7740:7740:7740))
        (PORT d[7] (6231:6231:6231) (6329:6329:6329))
        (PORT d[8] (6824:6824:6824) (6877:6877:6877))
        (PORT d[9] (5385:5385:5385) (5459:5459:5459))
        (PORT d[10] (6353:6353:6353) (6416:6416:6416))
        (PORT d[11] (7870:7870:7870) (7894:7894:7894))
        (PORT d[12] (5664:5664:5664) (5738:5738:5738))
        (PORT clk (2332:2332:2332) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4724:4724:4724) (4167:4167:4167))
        (PORT clk (2332:2332:2332) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2287:2287:2287))
        (PORT d[0] (5241:5241:5241) (4700:4700:4700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (5820:5820:5820))
        (PORT d[1] (6846:6846:6846) (6907:6907:6907))
        (PORT d[2] (7594:7594:7594) (7646:7646:7646))
        (PORT d[3] (8029:8029:8029) (8017:8017:8017))
        (PORT d[4] (5125:5125:5125) (5248:5248:5248))
        (PORT d[5] (7900:7900:7900) (7837:7837:7837))
        (PORT d[6] (7748:7748:7748) (7740:7740:7740))
        (PORT d[7] (6233:6233:6233) (6329:6329:6329))
        (PORT d[8] (6826:6826:6826) (6877:6877:6877))
        (PORT d[9] (5387:5387:5387) (5459:5459:5459))
        (PORT d[10] (6355:6355:6355) (6416:6416:6416))
        (PORT d[11] (7872:7872:7872) (7894:7894:7894))
        (PORT d[12] (5666:5666:5666) (5738:5738:5738))
        (PORT clk (2298:2298:2298) (2213:2213:2213))
        (PORT ena (4215:4215:4215) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2213:2213:2213))
        (PORT d[0] (4215:4215:4215) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5052:5052:5052) (4585:4585:4585))
        (PORT datab (5418:5418:5418) (5073:5073:5073))
        (PORT datac (1515:1515:1515) (1313:1313:1313))
        (PORT datad (1128:1128:1128) (1017:1017:1017))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (1941:1941:1941))
        (PORT datab (4513:4513:4513) (4187:4187:4187))
        (PORT datac (185:185:185) (199:199:199))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (4004:4004:4004))
        (PORT clk (2331:2331:2331) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6051:6051:6051) (6114:6114:6114))
        (PORT d[1] (7305:7305:7305) (7305:7305:7305))
        (PORT d[2] (7761:7761:7761) (7740:7740:7740))
        (PORT d[3] (5122:5122:5122) (5265:5265:5265))
        (PORT d[4] (8550:8550:8550) (8548:8548:8548))
        (PORT d[5] (7455:7455:7455) (7470:7470:7470))
        (PORT d[6] (3907:3907:3907) (4059:4059:4059))
        (PORT d[7] (5763:5763:5763) (5846:5846:5846))
        (PORT d[8] (4683:4683:4683) (4815:4815:4815))
        (PORT d[9] (5797:5797:5797) (5887:5887:5887))
        (PORT d[10] (4637:4637:4637) (4745:4745:4745))
        (PORT d[11] (4628:4628:4628) (4737:4737:4737))
        (PORT d[12] (4695:4695:4695) (4822:4822:4822))
        (PORT clk (2329:2329:2329) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5943:5943:5943) (5484:5484:5484))
        (PORT clk (2329:2329:2329) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
        (PORT d[0] (6476:6476:6476) (6011:6011:6011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6052:6052:6052) (6113:6113:6113))
        (PORT d[1] (7282:7282:7282) (7281:7281:7281))
        (PORT d[2] (7714:7714:7714) (7697:7697:7697))
        (PORT d[3] (5124:5124:5124) (5265:5265:5265))
        (PORT d[4] (8535:8535:8535) (8522:8522:8522))
        (PORT d[5] (7457:7457:7457) (7470:7470:7470))
        (PORT d[6] (3909:3909:3909) (4059:4059:4059))
        (PORT d[7] (5765:5765:5765) (5846:5846:5846))
        (PORT d[8] (4685:4685:4685) (4815:4815:4815))
        (PORT d[9] (5799:5799:5799) (5887:5887:5887))
        (PORT d[10] (4639:4639:4639) (4745:4745:4745))
        (PORT d[11] (4630:4630:4630) (4737:4737:4737))
        (PORT d[12] (4697:4697:4697) (4822:4822:4822))
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (PORT ena (5664:5664:5664) (5481:5481:5481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (PORT d[0] (5664:5664:5664) (5481:5481:5481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (4115:4115:4115))
        (PORT clk (2319:2319:2319) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (6404:6404:6404))
        (PORT d[1] (7312:7312:7312) (7312:7312:7312))
        (PORT d[2] (7712:7712:7712) (7690:7690:7690))
        (PORT d[3] (5459:5459:5459) (5582:5582:5582))
        (PORT d[4] (8191:8191:8191) (8214:8214:8214))
        (PORT d[5] (7438:7438:7438) (7454:7454:7454))
        (PORT d[6] (4223:4223:4223) (4342:4342:4342))
        (PORT d[7] (6054:6054:6054) (6123:6123:6123))
        (PORT d[8] (4734:4734:4734) (4866:4866:4866))
        (PORT d[9] (6150:6150:6150) (6223:6223:6223))
        (PORT d[10] (4935:4935:4935) (5024:5024:5024))
        (PORT d[11] (4621:4621:4621) (4731:4731:4731))
        (PORT d[12] (4386:4386:4386) (4541:4541:4541))
        (PORT clk (2317:2317:2317) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5947:5947:5947) (5530:5530:5530))
        (PORT clk (2317:2317:2317) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2270:2270:2270))
        (PORT d[0] (6464:6464:6464) (6063:6063:6063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (6380:6380:6380))
        (PORT d[1] (7314:7314:7314) (7312:7312:7312))
        (PORT d[2] (7449:7449:7449) (7447:7447:7447))
        (PORT d[3] (5461:5461:5461) (5582:5582:5582))
        (PORT d[4] (8532:8532:8532) (8526:8526:8526))
        (PORT d[5] (7440:7440:7440) (7454:7454:7454))
        (PORT d[6] (4225:4225:4225) (4342:4342:4342))
        (PORT d[7] (6056:6056:6056) (6123:6123:6123))
        (PORT d[8] (4736:4736:4736) (4866:4866:4866))
        (PORT d[9] (6152:6152:6152) (6223:6223:6223))
        (PORT d[10] (4937:4937:4937) (5024:5024:5024))
        (PORT d[11] (4623:4623:4623) (4731:4731:4731))
        (PORT d[12] (4388:4388:4388) (4541:4541:4541))
        (PORT clk (2283:2283:2283) (2196:2196:2196))
        (PORT ena (5701:5701:5701) (5497:5497:5497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2196:2196:2196))
        (PORT d[0] (5701:5701:5701) (5497:5497:5497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5051:5051:5051) (4584:4584:4584))
        (PORT datab (1455:1455:1455) (1312:1312:1312))
        (PORT datac (5374:5374:5374) (5043:5043:5043))
        (PORT datad (1435:1435:1435) (1289:1289:1289))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4076:4076:4076))
        (PORT clk (2342:2342:2342) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6042:6042:6042) (6104:6104:6104))
        (PORT d[1] (7002:7002:7002) (7023:7023:7023))
        (PORT d[2] (7941:7941:7941) (7876:7876:7876))
        (PORT d[3] (5138:5138:5138) (5279:5279:5279))
        (PORT d[4] (8487:8487:8487) (8489:8489:8489))
        (PORT d[5] (7124:7124:7124) (7156:7156:7156))
        (PORT d[6] (3972:3972:3972) (4130:4130:4130))
        (PORT d[7] (5734:5734:5734) (5821:5821:5821))
        (PORT d[8] (4782:4782:4782) (4915:4915:4915))
        (PORT d[9] (5782:5782:5782) (5884:5884:5884))
        (PORT d[10] (4557:4557:4557) (4669:4669:4669))
        (PORT d[11] (4608:4608:4608) (4716:4716:4716))
        (PORT d[12] (4666:4666:4666) (4800:4800:4800))
        (PORT clk (2340:2340:2340) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (3686:3686:3686))
        (PORT clk (2340:2340:2340) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2293:2293:2293))
        (PORT d[0] (4688:4688:4688) (4219:4219:4219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6020:6020:6020) (6080:6080:6080))
        (PORT d[1] (7004:7004:7004) (7023:7023:7023))
        (PORT d[2] (7746:7746:7746) (7729:7729:7729))
        (PORT d[3] (5140:5140:5140) (5279:5279:5279))
        (PORT d[4] (8810:8810:8810) (8778:8778:8778))
        (PORT d[5] (7126:7126:7126) (7156:7156:7156))
        (PORT d[6] (3974:3974:3974) (4130:4130:4130))
        (PORT d[7] (5736:5736:5736) (5821:5821:5821))
        (PORT d[8] (4784:4784:4784) (4915:4915:4915))
        (PORT d[9] (5784:5784:5784) (5884:5884:5884))
        (PORT d[10] (4559:4559:4559) (4669:4669:4669))
        (PORT d[11] (4610:4610:4610) (4716:4716:4716))
        (PORT d[12] (4668:4668:4668) (4800:4800:4800))
        (PORT clk (2306:2306:2306) (2219:2219:2219))
        (PORT ena (5974:5974:5974) (5766:5766:5766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2219:2219:2219))
        (PORT d[0] (5974:5974:5974) (5766:5766:5766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (4099:4099:4099))
        (PORT clk (2313:2313:2313) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6367:6367:6367) (6412:6412:6412))
        (PORT d[1] (4379:4379:4379) (4518:4518:4518))
        (PORT d[2] (7415:7415:7415) (7418:7418:7418))
        (PORT d[3] (5485:5485:5485) (5607:5607:5607))
        (PORT d[4] (8216:8216:8216) (8234:8234:8234))
        (PORT d[5] (4286:4286:4286) (4424:4424:4424))
        (PORT d[6] (3993:3993:3993) (4149:4149:4149))
        (PORT d[7] (6043:6043:6043) (6113:6113:6113))
        (PORT d[8] (6211:6211:6211) (6291:6291:6291))
        (PORT d[9] (6107:6107:6107) (6184:6184:6184))
        (PORT d[10] (4976:4976:4976) (5059:5059:5059))
        (PORT d[11] (4656:4656:4656) (4760:4760:4760))
        (PORT d[12] (4687:4687:4687) (4824:4824:4824))
        (PORT clk (2311:2311:2311) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5725:5725:5725) (5138:5138:5138))
        (PORT clk (2311:2311:2311) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2265:2265:2265))
        (PORT d[0] (6568:6568:6568) (5956:5956:5956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6375:6375:6375))
        (PORT d[1] (4099:4099:4099) (4269:4269:4269))
        (PORT d[2] (7417:7417:7417) (7415:7415:7415))
        (PORT d[3] (5487:5487:5487) (5607:5607:5607))
        (PORT d[4] (8201:8201:8201) (8208:8208:8208))
        (PORT d[5] (4288:4288:4288) (4424:4424:4424))
        (PORT d[6] (3995:3995:3995) (4149:4149:4149))
        (PORT d[7] (6045:6045:6045) (6113:6113:6113))
        (PORT d[8] (6213:6213:6213) (6291:6291:6291))
        (PORT d[9] (6109:6109:6109) (6184:6184:6184))
        (PORT d[10] (4978:4978:4978) (5059:5059:5059))
        (PORT d[11] (4658:4658:4658) (4760:4760:4760))
        (PORT d[12] (4689:4689:4689) (4824:4824:4824))
        (PORT clk (2277:2277:2277) (2191:2191:2191))
        (PORT ena (5635:5635:5635) (5445:5445:5445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2191:2191:2191))
        (PORT d[0] (5635:5635:5635) (5445:5445:5445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5059:5059:5059) (4592:4592:4592))
        (PORT datab (1786:1786:1786) (1621:1621:1621))
        (PORT datac (5368:5368:5368) (5035:5035:5035))
        (PORT datad (1131:1131:1131) (1020:1020:1020))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3971:3971:3971))
        (PORT clk (2318:2318:2318) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6419:6419:6419) (6467:6467:6467))
        (PORT d[1] (7192:7192:7192) (7218:7218:7218))
        (PORT d[2] (7273:7273:7273) (7342:7342:7342))
        (PORT d[3] (4775:4775:4775) (4910:4910:4910))
        (PORT d[4] (6622:6622:6622) (6711:6711:6711))
        (PORT d[5] (5165:5165:5165) (5221:5221:5221))
        (PORT d[6] (4603:4603:4603) (4733:4733:4733))
        (PORT d[7] (6534:6534:6534) (6612:6612:6612))
        (PORT d[8] (6527:6527:6527) (6605:6605:6605))
        (PORT d[9] (5500:5500:5500) (5613:5613:5613))
        (PORT d[10] (6667:6667:6667) (6709:6709:6709))
        (PORT d[11] (8159:8159:8159) (8157:8157:8157))
        (PORT d[12] (4754:4754:4754) (4906:4906:4906))
        (PORT clk (2316:2316:2316) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8097:8097:8097) (7547:7547:7547))
        (PORT clk (2316:2316:2316) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2269:2269:2269))
        (PORT d[0] (8614:8614:8614) (8080:8080:8080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6055:6055:6055) (6127:6127:6127))
        (PORT d[1] (7476:7476:7476) (7493:7493:7493))
        (PORT d[2] (7299:7299:7299) (7363:7363:7363))
        (PORT d[3] (4777:4777:4777) (4910:4910:4910))
        (PORT d[4] (6583:6583:6583) (6664:6664:6664))
        (PORT d[5] (5167:5167:5167) (5221:5221:5221))
        (PORT d[6] (4605:4605:4605) (4733:4733:4733))
        (PORT d[7] (6536:6536:6536) (6612:6612:6612))
        (PORT d[8] (6529:6529:6529) (6605:6605:6605))
        (PORT d[9] (5502:5502:5502) (5613:5613:5613))
        (PORT d[10] (6669:6669:6669) (6709:6709:6709))
        (PORT d[11] (8161:8161:8161) (8157:8157:8157))
        (PORT d[12] (4756:4756:4756) (4906:4906:4906))
        (PORT clk (2282:2282:2282) (2195:2195:2195))
        (PORT ena (4063:4063:4063) (3883:3883:3883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2195:2195:2195))
        (PORT d[0] (4063:4063:4063) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3916:3916:3916) (4098:4098:4098))
        (PORT clk (2326:2326:2326) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6052:6052:6052) (6115:6115:6115))
        (PORT d[1] (4690:4690:4690) (4797:4797:4797))
        (PORT d[2] (7652:7652:7652) (7612:7612:7612))
        (PORT d[3] (5501:5501:5501) (5617:5617:5617))
        (PORT d[4] (8167:8167:8167) (8192:8192:8192))
        (PORT d[5] (7461:7461:7461) (7478:7478:7478))
        (PORT d[6] (3975:3975:3975) (4129:4129:4129))
        (PORT d[7] (5764:5764:5764) (5847:5847:5847))
        (PORT d[8] (4725:4725:4725) (4856:4856:4856))
        (PORT d[9] (5478:5478:5478) (5603:5603:5603))
        (PORT d[10] (4604:4604:4604) (4718:4718:4718))
        (PORT d[11] (4320:4320:4320) (4460:4460:4460))
        (PORT d[12] (4684:4684:4684) (4810:4810:4810))
        (PORT clk (2324:2324:2324) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (3719:3719:3719))
        (PORT clk (2324:2324:2324) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2279:2279:2279))
        (PORT d[0] (4550:4550:4550) (4252:4252:4252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (6115:6115:6115))
        (PORT d[1] (7167:7167:7167) (7199:7199:7199))
        (PORT d[2] (7401:7401:7401) (7403:7403:7403))
        (PORT d[3] (5503:5503:5503) (5617:5617:5617))
        (PORT d[4] (8545:8545:8545) (8539:8539:8539))
        (PORT d[5] (7463:7463:7463) (7478:7478:7478))
        (PORT d[6] (3977:3977:3977) (4129:4129:4129))
        (PORT d[7] (5766:5766:5766) (5847:5847:5847))
        (PORT d[8] (4727:4727:4727) (4856:4856:4856))
        (PORT d[9] (5480:5480:5480) (5603:5603:5603))
        (PORT d[10] (4606:4606:4606) (4718:4718:4718))
        (PORT d[11] (4322:4322:4322) (4460:4460:4460))
        (PORT d[12] (4686:4686:4686) (4810:4810:4810))
        (PORT clk (2290:2290:2290) (2205:2205:2205))
        (PORT ena (5364:5364:5364) (5199:5199:5199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2205:2205:2205))
        (PORT d[0] (5364:5364:5364) (5199:5199:5199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5059:5059:5059) (4592:4592:4592))
        (PORT datab (5413:5413:5413) (5067:5067:5067))
        (PORT datac (886:886:886) (787:787:787))
        (PORT datad (1383:1383:1383) (1255:1255:1255))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3701:3701:3701))
        (PORT clk (2280:2280:2280) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6684:6684:6684) (6716:6716:6716))
        (PORT d[1] (4121:4121:4121) (4294:4294:4294))
        (PORT d[2] (6615:6615:6615) (6713:6713:6713))
        (PORT d[3] (5065:5065:5065) (5185:5185:5185))
        (PORT d[4] (6561:6561:6561) (6638:6638:6638))
        (PORT d[5] (5706:5706:5706) (5791:5791:5791))
        (PORT d[6] (6193:6193:6193) (6305:6305:6305))
        (PORT d[7] (7166:7166:7166) (7200:7200:7200))
        (PORT d[8] (6178:6178:6178) (6274:6274:6274))
        (PORT d[9] (5766:5766:5766) (5858:5858:5858))
        (PORT d[10] (7298:7298:7298) (7294:7294:7294))
        (PORT d[11] (5205:5205:5205) (5357:5357:5357))
        (PORT d[12] (5078:5078:5078) (5217:5217:5217))
        (PORT clk (2278:2278:2278) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (3941:3941:3941))
        (PORT clk (2278:2278:2278) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2232:2232:2232))
        (PORT d[0] (4772:4772:4772) (4474:4474:4474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6731:6731:6731) (6762:6762:6762))
        (PORT d[1] (4123:4123:4123) (4296:4296:4296))
        (PORT d[2] (6593:6593:6593) (6690:6690:6690))
        (PORT d[3] (5067:5067:5067) (5185:5185:5185))
        (PORT d[4] (6252:6252:6252) (6357:6357:6357))
        (PORT d[5] (5708:5708:5708) (5791:5791:5791))
        (PORT d[6] (6195:6195:6195) (6305:6305:6305))
        (PORT d[7] (7168:7168:7168) (7200:7200:7200))
        (PORT d[8] (6180:6180:6180) (6274:6274:6274))
        (PORT d[9] (5768:5768:5768) (5858:5858:5858))
        (PORT d[10] (7300:7300:7300) (7294:7294:7294))
        (PORT d[11] (5207:5207:5207) (5357:5357:5357))
        (PORT d[12] (5080:5080:5080) (5217:5217:5217))
        (PORT clk (2244:2244:2244) (2158:2158:2158))
        (PORT ena (5196:5196:5196) (4959:4959:4959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2158:2158:2158))
        (PORT d[0] (5196:5196:5196) (4959:4959:4959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4565:4565:4565))
        (PORT clk (2337:2337:2337) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6050:6050:6050) (6112:6112:6112))
        (PORT d[1] (7182:7182:7182) (7216:7216:7216))
        (PORT d[2] (8018:8018:8018) (7967:7967:7967))
        (PORT d[3] (5147:5147:5147) (5289:5289:5289))
        (PORT d[4] (8525:8525:8525) (8528:8528:8528))
        (PORT d[5] (7107:7107:7107) (7144:7144:7144))
        (PORT d[6] (3984:3984:3984) (4141:4141:4141))
        (PORT d[7] (5781:5781:5781) (5862:5862:5862))
        (PORT d[8] (4770:4770:4770) (4902:4902:4902))
        (PORT d[9] (5465:5465:5465) (5592:5592:5592))
        (PORT d[10] (4596:4596:4596) (4709:4709:4709))
        (PORT d[11] (4604:4604:4604) (4712:4712:4712))
        (PORT d[12] (4666:4666:4666) (4799:4799:4799))
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6362:6362:6362) (5865:5865:5865))
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2289:2289:2289))
        (PORT d[0] (6933:6933:6933) (6439:6439:6439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6021:6021:6021) (6082:6082:6082))
        (PORT d[1] (6990:6990:6990) (7004:7004:7004))
        (PORT d[2] (7770:7770:7770) (7748:7748:7748))
        (PORT d[3] (5149:5149:5149) (5289:5289:5289))
        (PORT d[4] (8496:8496:8496) (8483:8483:8483))
        (PORT d[5] (7109:7109:7109) (7144:7144:7144))
        (PORT d[6] (3986:3986:3986) (4141:4141:4141))
        (PORT d[7] (5783:5783:5783) (5862:5862:5862))
        (PORT d[8] (4772:4772:4772) (4902:4902:4902))
        (PORT d[9] (5467:5467:5467) (5592:5592:5592))
        (PORT d[10] (4598:4598:4598) (4709:4709:4709))
        (PORT d[11] (4606:4606:4606) (4712:4712:4712))
        (PORT d[12] (4668:4668:4668) (4799:4799:4799))
        (PORT clk (2301:2301:2301) (2215:2215:2215))
        (PORT ena (5676:5676:5676) (5495:5495:5495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2215:2215:2215))
        (PORT d[0] (5676:5676:5676) (5495:5495:5495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5053:5053:5053) (4586:4586:4586))
        (PORT datab (958:958:958) (850:850:850))
        (PORT datac (5373:5373:5373) (5041:5041:5041))
        (PORT datad (1417:1417:1417) (1283:1283:1283))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (233:233:233))
        (PORT datab (4513:4513:4513) (4188:4188:4188))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (4512:4512:4512) (4185:4185:4185))
        (PORT datac (185:185:185) (199:199:199))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3868:3868:3868) (4024:4024:4024))
        (PORT clk (2305:2305:2305) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5560:5560:5560) (5674:5674:5674))
        (PORT d[1] (5531:5531:5531) (5649:5649:5649))
        (PORT d[2] (5083:5083:5083) (5217:5217:5217))
        (PORT d[3] (5417:5417:5417) (5519:5519:5519))
        (PORT d[4] (4706:4706:4706) (4829:4829:4829))
        (PORT d[5] (5432:5432:5432) (5515:5515:5515))
        (PORT d[6] (5300:5300:5300) (5395:5395:5395))
        (PORT d[7] (5989:5989:5989) (6108:6108:6108))
        (PORT d[8] (4710:4710:4710) (4824:4824:4824))
        (PORT d[9] (4744:4744:4744) (4890:4890:4890))
        (PORT d[10] (5157:5157:5157) (5280:5280:5280))
        (PORT d[11] (5799:5799:5799) (5887:5887:5887))
        (PORT d[12] (6068:6068:6068) (6149:6149:6149))
        (PORT clk (2303:2303:2303) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5700:5700:5700) (5123:5123:5123))
        (PORT clk (2303:2303:2303) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2256:2256:2256))
        (PORT d[0] (6217:6217:6217) (5656:5656:5656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5520:5520:5520) (5626:5626:5626))
        (PORT d[1] (5484:5484:5484) (5602:5602:5602))
        (PORT d[2] (5135:5135:5135) (5260:5260:5260))
        (PORT d[3] (5419:5419:5419) (5519:5519:5519))
        (PORT d[4] (4708:4708:4708) (4829:4829:4829))
        (PORT d[5] (5434:5434:5434) (5515:5515:5515))
        (PORT d[6] (5302:5302:5302) (5395:5395:5395))
        (PORT d[7] (5991:5991:5991) (6108:6108:6108))
        (PORT d[8] (4712:4712:4712) (4824:4824:4824))
        (PORT d[9] (4746:4746:4746) (4890:4890:4890))
        (PORT d[10] (5159:5159:5159) (5280:5280:5280))
        (PORT d[11] (5801:5801:5801) (5887:5887:5887))
        (PORT d[12] (6070:6070:6070) (6149:6149:6149))
        (PORT clk (2269:2269:2269) (2182:2182:2182))
        (PORT ena (3727:3727:3727) (3552:3552:3552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2182:2182:2182))
        (PORT d[0] (3727:3727:3727) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4433:4433:4433))
        (PORT clk (2337:2337:2337) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6092:6092:6092) (6172:6172:6172))
        (PORT d[1] (5558:5558:5558) (5696:5696:5696))
        (PORT d[2] (4992:4992:4992) (5125:5125:5125))
        (PORT d[3] (7190:7190:7190) (7231:7231:7231))
        (PORT d[4] (5139:5139:5139) (5270:5270:5270))
        (PORT d[5] (6424:6424:6424) (6475:6475:6475))
        (PORT d[6] (6807:6807:6807) (6861:6861:6861))
        (PORT d[7] (6972:6972:6972) (7043:7043:7043))
        (PORT d[8] (6418:6418:6418) (6495:6495:6495))
        (PORT d[9] (6332:6332:6332) (6342:6342:6342))
        (PORT d[10] (5432:5432:5432) (5544:5544:5544))
        (PORT d[11] (7307:7307:7307) (7358:7358:7358))
        (PORT d[12] (6822:6822:6822) (6899:6899:6899))
        (PORT clk (2335:2335:2335) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6500:6500:6500) (5896:5896:5896))
        (PORT clk (2335:2335:2335) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2286:2286:2286))
        (PORT d[0] (7017:7017:7017) (6429:6429:6429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6101:6101:6101) (6170:6170:6170))
        (PORT d[1] (5918:5918:5918) (6030:6030:6030))
        (PORT d[2] (5003:5003:5003) (5120:5120:5120))
        (PORT d[3] (7192:7192:7192) (7231:7231:7231))
        (PORT d[4] (5408:5408:5408) (5502:5502:5502))
        (PORT d[5] (6426:6426:6426) (6475:6475:6475))
        (PORT d[6] (6809:6809:6809) (6861:6861:6861))
        (PORT d[7] (6974:6974:6974) (7043:7043:7043))
        (PORT d[8] (6420:6420:6420) (6495:6495:6495))
        (PORT d[9] (6334:6334:6334) (6342:6342:6342))
        (PORT d[10] (5434:5434:5434) (5544:5544:5544))
        (PORT d[11] (7309:7309:7309) (7358:7358:7358))
        (PORT d[12] (6824:6824:6824) (6899:6899:6899))
        (PORT clk (2301:2301:2301) (2212:2212:2212))
        (PORT ena (4366:4366:4366) (4125:4125:4125))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2212:2212:2212))
        (PORT d[0] (4366:4366:4366) (4125:4125:4125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5774:5774:5774) (5399:5399:5399))
        (PORT datab (4389:4389:4389) (3973:3973:3973))
        (PORT datac (2086:2086:2086) (1910:1910:1910))
        (PORT datad (1271:1271:1271) (1182:1182:1182))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4438:4438:4438))
        (PORT clk (2351:2351:2351) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (6461:6461:6461))
        (PORT d[1] (5888:5888:5888) (6006:6006:6006))
        (PORT d[2] (8264:8264:8264) (8292:8292:8292))
        (PORT d[3] (7193:7193:7193) (7235:7235:7235))
        (PORT d[4] (5387:5387:5387) (5485:5485:5485))
        (PORT d[5] (6694:6694:6694) (6730:6730:6730))
        (PORT d[6] (6795:6795:6795) (6851:6851:6851))
        (PORT d[7] (5219:5219:5219) (5373:5373:5373))
        (PORT d[8] (6449:6449:6449) (6518:6518:6518))
        (PORT d[9] (6297:6297:6297) (6309:6309:6309))
        (PORT d[10] (5403:5403:5403) (5520:5520:5520))
        (PORT d[11] (7283:7283:7283) (7341:7341:7341))
        (PORT d[12] (6834:6834:6834) (6912:6912:6912))
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4068:4068:4068))
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2304:2304:2304))
        (PORT d[0] (5010:5010:5010) (4601:4601:4601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6139:6139:6139) (6218:6218:6218))
        (PORT d[1] (5897:5897:5897) (6004:6004:6004))
        (PORT d[2] (8290:8290:8290) (8313:8313:8313))
        (PORT d[3] (7195:7195:7195) (7235:7235:7235))
        (PORT d[4] (4784:4784:4784) (4933:4933:4933))
        (PORT d[5] (6696:6696:6696) (6730:6730:6730))
        (PORT d[6] (6797:6797:6797) (6851:6851:6851))
        (PORT d[7] (5221:5221:5221) (5373:5373:5373))
        (PORT d[8] (6451:6451:6451) (6518:6518:6518))
        (PORT d[9] (6299:6299:6299) (6309:6309:6309))
        (PORT d[10] (5405:5405:5405) (5520:5520:5520))
        (PORT d[11] (7285:7285:7285) (7341:7341:7341))
        (PORT d[12] (6836:6836:6836) (6912:6912:6912))
        (PORT clk (2315:2315:2315) (2230:2230:2230))
        (PORT ena (4314:4314:4314) (4085:4085:4085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2230:2230:2230))
        (PORT d[0] (4314:4314:4314) (4085:4085:4085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4393:4393:4393))
        (PORT clk (2337:2337:2337) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6106:6106:6106) (6172:6172:6172))
        (PORT d[1] (5557:5557:5557) (5695:5695:5695))
        (PORT d[2] (4716:4716:4716) (4856:4856:4856))
        (PORT d[3] (7134:7134:7134) (7180:7180:7180))
        (PORT d[4] (5389:5389:5389) (5489:5489:5489))
        (PORT d[5] (6423:6423:6423) (6474:6474:6474))
        (PORT d[6] (6823:6823:6823) (6871:6871:6871))
        (PORT d[7] (6920:6920:6920) (6994:6994:6994))
        (PORT d[8] (6403:6403:6403) (6481:6481:6481))
        (PORT d[9] (6570:6570:6570) (6572:6572:6572))
        (PORT d[10] (5391:5391:5391) (5507:5507:5507))
        (PORT d[11] (6944:6944:6944) (7021:7021:7021))
        (PORT d[12] (6807:6807:6807) (6882:6882:6882))
        (PORT clk (2335:2335:2335) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6713:6713:6713) (6272:6272:6272))
        (PORT clk (2335:2335:2335) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2286:2286:2286))
        (PORT d[0] (7230:7230:7230) (6805:6805:6805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5921:5921:5921))
        (PORT d[1] (5535:5535:5535) (5672:5672:5672))
        (PORT d[2] (4752:4752:4752) (4902:4902:4902))
        (PORT d[3] (7136:7136:7136) (7180:7180:7180))
        (PORT d[4] (5123:5123:5123) (5252:5252:5252))
        (PORT d[5] (6425:6425:6425) (6474:6474:6474))
        (PORT d[6] (6825:6825:6825) (6871:6871:6871))
        (PORT d[7] (6922:6922:6922) (6994:6994:6994))
        (PORT d[8] (6405:6405:6405) (6481:6481:6481))
        (PORT d[9] (6572:6572:6572) (6572:6572:6572))
        (PORT d[10] (5393:5393:5393) (5507:5507:5507))
        (PORT d[11] (6946:6946:6946) (7021:7021:7021))
        (PORT d[12] (6809:6809:6809) (6882:6882:6882))
        (PORT clk (2301:2301:2301) (2212:2212:2212))
        (PORT ena (4083:4083:4083) (3842:3842:3842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2212:2212:2212))
        (PORT d[0] (4083:4083:4083) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5775:5775:5775) (5399:5399:5399))
        (PORT datab (4387:4387:4387) (3971:3971:3971))
        (PORT datac (976:976:976) (907:907:907))
        (PORT datad (1233:1233:1233) (1152:1152:1152))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4748:4748:4748))
        (PORT clk (2308:2308:2308) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5644:5644:5644))
        (PORT d[1] (5867:5867:5867) (5959:5959:5959))
        (PORT d[2] (5742:5742:5742) (5813:5813:5813))
        (PORT d[3] (6184:6184:6184) (6282:6282:6282))
        (PORT d[4] (4391:4391:4391) (4541:4541:4541))
        (PORT d[5] (5999:5999:5999) (6070:6070:6070))
        (PORT d[6] (6096:6096:6096) (6173:6173:6173))
        (PORT d[7] (6046:6046:6046) (6181:6181:6181))
        (PORT d[8] (4967:4967:4967) (5064:5064:5064))
        (PORT d[9] (5687:5687:5687) (5765:5765:5765))
        (PORT d[10] (5746:5746:5746) (5836:5836:5836))
        (PORT d[11] (5994:5994:5994) (6117:6117:6117))
        (PORT d[12] (5846:5846:5846) (5973:5973:5973))
        (PORT clk (2306:2306:2306) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4296:4296:4296))
        (PORT clk (2306:2306:2306) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2256:2256:2256))
        (PORT d[0] (5266:5266:5266) (4829:4829:4829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5502:5502:5502) (5620:5620:5620))
        (PORT d[1] (5845:5845:5845) (5935:5935:5935))
        (PORT d[2] (5452:5452:5452) (5563:5563:5563))
        (PORT d[3] (6186:6186:6186) (6282:6282:6282))
        (PORT d[4] (4393:4393:4393) (4541:4541:4541))
        (PORT d[5] (6001:6001:6001) (6070:6070:6070))
        (PORT d[6] (6098:6098:6098) (6173:6173:6173))
        (PORT d[7] (6048:6048:6048) (6181:6181:6181))
        (PORT d[8] (4969:4969:4969) (5064:5064:5064))
        (PORT d[9] (5689:5689:5689) (5765:5765:5765))
        (PORT d[10] (5748:5748:5748) (5836:5836:5836))
        (PORT d[11] (5996:5996:5996) (6117:6117:6117))
        (PORT d[12] (5848:5848:5848) (5973:5973:5973))
        (PORT clk (2272:2272:2272) (2182:2182:2182))
        (PORT ena (3772:3772:3772) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2182:2182:2182))
        (PORT d[0] (3772:3772:3772) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4220:4220:4220) (4382:4382:4382))
        (PORT clk (2336:2336:2336) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6065:6065:6065) (6135:6135:6135))
        (PORT d[1] (5803:5803:5803) (5907:5907:5907))
        (PORT d[2] (5095:5095:5095) (5227:5227:5227))
        (PORT d[3] (6874:6874:6874) (6938:6938:6938))
        (PORT d[4] (5429:5429:5429) (5544:5544:5544))
        (PORT d[5] (6369:6369:6369) (6423:6423:6423))
        (PORT d[6] (6477:6477:6477) (6548:6548:6548))
        (PORT d[7] (6651:6651:6651) (6745:6745:6745))
        (PORT d[8] (6749:6749:6749) (6804:6804:6804))
        (PORT d[9] (6603:6603:6603) (6593:6593:6593))
        (PORT d[10] (5082:5082:5082) (5218:5218:5218))
        (PORT d[11] (6958:6958:6958) (7025:7025:7025))
        (PORT d[12] (6500:6500:6500) (6592:6592:6592))
        (PORT clk (2334:2334:2334) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6611:6611:6611) (6114:6114:6114))
        (PORT clk (2334:2334:2334) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2284:2284:2284))
        (PORT d[0] (6841:6841:6841) (6391:6391:6391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5797:5797:5797) (5891:5891:5891))
        (PORT d[1] (5536:5536:5536) (5669:5669:5669))
        (PORT d[2] (5073:5073:5073) (5203:5203:5203))
        (PORT d[3] (6876:6876:6876) (6938:6938:6938))
        (PORT d[4] (5098:5098:5098) (5232:5232:5232))
        (PORT d[5] (6371:6371:6371) (6423:6423:6423))
        (PORT d[6] (6479:6479:6479) (6548:6548:6548))
        (PORT d[7] (6653:6653:6653) (6745:6745:6745))
        (PORT d[8] (6751:6751:6751) (6804:6804:6804))
        (PORT d[9] (6605:6605:6605) (6593:6593:6593))
        (PORT d[10] (5084:5084:5084) (5218:5218:5218))
        (PORT d[11] (6960:6960:6960) (7025:7025:7025))
        (PORT d[12] (6502:6502:6502) (6592:6592:6592))
        (PORT clk (2300:2300:2300) (2210:2210:2210))
        (PORT ena (4003:4003:4003) (3796:3796:3796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2210:2210:2210))
        (PORT d[0] (4003:4003:4003) (3796:3796:3796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5774:5774:5774) (5399:5399:5399))
        (PORT datab (4388:4388:4388) (3973:3973:3973))
        (PORT datac (2168:2168:2168) (1997:1997:1997))
        (PORT datad (1331:1331:1331) (1228:1228:1228))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4301:4301:4301))
        (PORT clk (2327:2327:2327) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5705:5705:5705))
        (PORT d[1] (6122:6122:6122) (6204:6204:6204))
        (PORT d[2] (5798:5798:5798) (5900:5900:5900))
        (PORT d[3] (5142:5142:5142) (5268:5268:5268))
        (PORT d[4] (5412:5412:5412) (5513:5513:5513))
        (PORT d[5] (5161:5161:5161) (5303:5303:5303))
        (PORT d[6] (4990:4990:4990) (5102:5102:5102))
        (PORT d[7] (5221:5221:5221) (5380:5380:5380))
        (PORT d[8] (5663:5663:5663) (5729:5729:5729))
        (PORT d[9] (5088:5088:5088) (5214:5214:5214))
        (PORT d[10] (5099:5099:5099) (5228:5228:5228))
        (PORT d[11] (5116:5116:5116) (5248:5248:5248))
        (PORT d[12] (6712:6712:6712) (6759:6759:6759))
        (PORT clk (2325:2325:2325) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8145:8145:8145) (7593:7593:7593))
        (PORT clk (2325:2325:2325) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2282:2282:2282))
        (PORT d[0] (8662:8662:8662) (8126:8126:8126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5545:5545:5545) (5659:5659:5659))
        (PORT d[1] (6459:6459:6459) (6517:6517:6517))
        (PORT d[2] (5824:5824:5824) (5921:5921:5921))
        (PORT d[3] (5144:5144:5144) (5268:5268:5268))
        (PORT d[4] (5129:5129:5129) (5255:5255:5255))
        (PORT d[5] (5163:5163:5163) (5303:5303:5303))
        (PORT d[6] (4992:4992:4992) (5102:5102:5102))
        (PORT d[7] (5223:5223:5223) (5380:5380:5380))
        (PORT d[8] (5665:5665:5665) (5729:5729:5729))
        (PORT d[9] (5090:5090:5090) (5214:5214:5214))
        (PORT d[10] (5101:5101:5101) (5228:5228:5228))
        (PORT d[11] (5118:5118:5118) (5248:5248:5248))
        (PORT d[12] (6714:6714:6714) (6759:6759:6759))
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (PORT ena (4363:4363:4363) (4151:4151:4151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (PORT d[0] (4363:4363:4363) (4151:4151:4151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4369:4369:4369))
        (PORT clk (2327:2327:2327) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5868:5868:5868) (5977:5977:5977))
        (PORT d[1] (6493:6493:6493) (6551:6551:6551))
        (PORT d[2] (5816:5816:5816) (5914:5914:5914))
        (PORT d[3] (5426:5426:5426) (5539:5539:5539))
        (PORT d[4] (5413:5413:5413) (5510:5510:5510))
        (PORT d[5] (5195:5195:5195) (5332:5332:5332))
        (PORT d[6] (4989:4989:4989) (5101:5101:5101))
        (PORT d[7] (5216:5216:5216) (5362:5362:5362))
        (PORT d[8] (5682:5682:5682) (5748:5748:5748))
        (PORT d[9] (5078:5078:5078) (5198:5198:5198))
        (PORT d[10] (5127:5127:5127) (5260:5260:5260))
        (PORT d[11] (5399:5399:5399) (5509:5509:5509))
        (PORT d[12] (7009:7009:7009) (7037:7037:7037))
        (PORT clk (2325:2325:2325) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3686:3686:3686))
        (PORT clk (2325:2325:2325) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2282:2282:2282))
        (PORT d[0] (4493:4493:4493) (4231:4231:4231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (5276:5276:5276))
        (PORT d[1] (6773:6773:6773) (6791:6791:6791))
        (PORT d[2] (5793:5793:5793) (5893:5893:5893))
        (PORT d[3] (5428:5428:5428) (5539:5539:5539))
        (PORT d[4] (5128:5128:5128) (5250:5250:5250))
        (PORT d[5] (5197:5197:5197) (5332:5332:5332))
        (PORT d[6] (4991:4991:4991) (5101:5101:5101))
        (PORT d[7] (5218:5218:5218) (5362:5362:5362))
        (PORT d[8] (5684:5684:5684) (5748:5748:5748))
        (PORT d[9] (5080:5080:5080) (5198:5198:5198))
        (PORT d[10] (5129:5129:5129) (5260:5260:5260))
        (PORT d[11] (5401:5401:5401) (5509:5509:5509))
        (PORT d[12] (7011:7011:7011) (7037:7037:7037))
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (PORT ena (4415:4415:4415) (4190:4190:4190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2208:2208:2208))
        (PORT d[0] (4415:4415:4415) (4190:4190:4190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5776:5776:5776) (5400:5400:5400))
        (PORT datab (1768:1768:1768) (1594:1594:1594))
        (PORT datac (1498:1498:1498) (1292:1292:1292))
        (PORT datad (4337:4337:4337) (3933:3933:3933))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (5308:5308:5308) (4909:4909:4909))
        (PORT datad (179:179:179) (192:192:192))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (234:234:234))
        (PORT datab (218:218:218) (228:228:228))
        (PORT datac (5308:5308:5308) (4909:4909:4909))
        (PORT datad (180:180:180) (192:192:192))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (620:620:620) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3555:3555:3555))
        (PORT clk (2365:2365:2365) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5535:5535:5535))
        (PORT d[1] (5712:5712:5712) (5801:5801:5801))
        (PORT d[2] (3871:3871:3871) (3979:3979:3979))
        (PORT d[3] (3910:3910:3910) (4027:4027:4027))
        (PORT d[4] (6541:6541:6541) (6620:6620:6620))
        (PORT d[5] (6568:6568:6568) (6636:6636:6636))
        (PORT d[6] (7246:7246:7246) (7320:7320:7320))
        (PORT d[7] (4235:4235:4235) (4341:4341:4341))
        (PORT d[8] (3946:3946:3946) (4085:4085:4085))
        (PORT d[9] (4344:4344:4344) (4489:4489:4489))
        (PORT d[10] (5343:5343:5343) (5447:5447:5447))
        (PORT d[11] (5491:5491:5491) (5627:5627:5627))
        (PORT d[12] (6925:6925:6925) (6900:6900:6900))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1338:1338:1338))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (PORT d[0] (2060:2060:2060) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5468:5468:5468) (5559:5559:5559))
        (PORT d[1] (5737:5737:5737) (5825:5825:5825))
        (PORT d[2] (3575:3575:3575) (3709:3709:3709))
        (PORT d[3] (3912:3912:3912) (4027:4027:4027))
        (PORT d[4] (6554:6554:6554) (6618:6618:6618))
        (PORT d[5] (6570:6570:6570) (6636:6636:6636))
        (PORT d[6] (7248:7248:7248) (7320:7320:7320))
        (PORT d[7] (4237:4237:4237) (4341:4341:4341))
        (PORT d[8] (3948:3948:3948) (4085:4085:4085))
        (PORT d[9] (4346:4346:4346) (4489:4489:4489))
        (PORT d[10] (5345:5345:5345) (5447:5447:5447))
        (PORT d[11] (5493:5493:5493) (5627:5627:5627))
        (PORT d[12] (6927:6927:6927) (6900:6900:6900))
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (PORT ena (2201:2201:2201) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (PORT d[0] (2201:2201:2201) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3702:3702:3702))
        (PORT clk (2327:2327:2327) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6323:6323:6323) (6361:6361:6361))
        (PORT d[1] (5504:5504:5504) (5625:5625:5625))
        (PORT d[2] (3676:3676:3676) (3836:3836:3836))
        (PORT d[3] (8129:8129:8129) (8194:8194:8194))
        (PORT d[4] (3856:3856:3856) (3981:3981:3981))
        (PORT d[5] (6269:6269:6269) (6377:6377:6377))
        (PORT d[6] (7565:7565:7565) (7620:7620:7620))
        (PORT d[7] (6344:6344:6344) (6379:6379:6379))
        (PORT d[8] (3631:3631:3631) (3796:3796:3796))
        (PORT d[9] (4640:4640:4640) (4767:4767:4767))
        (PORT d[10] (4319:4319:4319) (4443:4443:4443))
        (PORT d[11] (7743:7743:7743) (7815:7815:7815))
        (PORT d[12] (6437:6437:6437) (6493:6493:6493))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4061:4061:4061))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2275:2275:2275))
        (PORT d[0] (4933:4933:4933) (4594:4594:4594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6013:6013:6013) (6067:6067:6067))
        (PORT d[1] (5482:5482:5482) (5601:5601:5601))
        (PORT d[2] (3654:3654:3654) (3812:3812:3812))
        (PORT d[3] (8131:8131:8131) (8194:8194:8194))
        (PORT d[4] (3858:3858:3858) (3981:3981:3981))
        (PORT d[5] (6271:6271:6271) (6377:6377:6377))
        (PORT d[6] (7567:7567:7567) (7620:7620:7620))
        (PORT d[7] (6346:6346:6346) (6379:6379:6379))
        (PORT d[8] (3633:3633:3633) (3796:3796:3796))
        (PORT d[9] (4642:4642:4642) (4767:4767:4767))
        (PORT d[10] (4321:4321:4321) (4443:4443:4443))
        (PORT d[11] (7745:7745:7745) (7815:7815:7815))
        (PORT d[12] (6439:6439:6439) (6493:6493:6493))
        (PORT clk (2291:2291:2291) (2201:2201:2201))
        (PORT ena (2557:2557:2557) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2201:2201:2201))
        (PORT d[0] (2557:2557:2557) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2182:2182:2182))
        (PORT datab (1685:1685:1685) (1495:1495:1495))
        (PORT datac (4982:4982:4982) (4639:4639:4639))
        (PORT datad (945:945:945) (878:878:878))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (4087:4087:4087))
        (PORT clk (2370:2370:2370) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4903:4903:4903))
        (PORT d[1] (5879:5879:5879) (5987:5987:5987))
        (PORT d[2] (4371:4371:4371) (4521:4521:4521))
        (PORT d[3] (8559:8559:8559) (8553:8553:8553))
        (PORT d[4] (5136:5136:5136) (5278:5278:5278))
        (PORT d[5] (6117:6117:6117) (6213:6213:6213))
        (PORT d[6] (6898:6898:6898) (6965:6965:6965))
        (PORT d[7] (4773:4773:4773) (4908:4908:4908))
        (PORT d[8] (5670:5670:5670) (5760:5760:5760))
        (PORT d[9] (5743:5743:5743) (5849:5849:5849))
        (PORT d[10] (8040:8040:8040) (8014:8014:8014))
        (PORT d[11] (8801:8801:8801) (8777:8777:8777))
        (PORT d[12] (6820:6820:6820) (6874:6874:6874))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (3442:3442:3442))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (PORT d[0] (4332:4332:4332) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5170:5170:5170))
        (PORT d[1] (5881:5881:5881) (5987:5987:5987))
        (PORT d[2] (4398:4398:4398) (4545:4545:4545))
        (PORT d[3] (8561:8561:8561) (8553:8553:8553))
        (PORT d[4] (5789:5789:5789) (5854:5854:5854))
        (PORT d[5] (6119:6119:6119) (6213:6213:6213))
        (PORT d[6] (6900:6900:6900) (6965:6965:6965))
        (PORT d[7] (4775:4775:4775) (4908:4908:4908))
        (PORT d[8] (5672:5672:5672) (5760:5760:5760))
        (PORT d[9] (5745:5745:5745) (5849:5849:5849))
        (PORT d[10] (8042:8042:8042) (8014:8014:8014))
        (PORT d[11] (8803:8803:8803) (8777:8777:8777))
        (PORT d[12] (6822:6822:6822) (6874:6874:6874))
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (PORT ena (3527:3527:3527) (3309:3309:3309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (PORT d[0] (3527:3527:3527) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3564:3564:3564) (3698:3698:3698))
        (PORT clk (2341:2341:2341) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6669:6669:6669) (6680:6680:6680))
        (PORT d[1] (5510:5510:5510) (5631:5631:5631))
        (PORT d[2] (7301:7301:7301) (7318:7318:7318))
        (PORT d[3] (8108:8108:8108) (8171:8171:8171))
        (PORT d[4] (6966:6966:6966) (6931:6931:6931))
        (PORT d[5] (6379:6379:6379) (6483:6483:6483))
        (PORT d[6] (7569:7569:7569) (7624:7624:7624))
        (PORT d[7] (6320:6320:6320) (6362:6362:6362))
        (PORT d[8] (3681:3681:3681) (3839:3839:3839))
        (PORT d[9] (4630:4630:4630) (4757:4757:4757))
        (PORT d[10] (4617:4617:4617) (4727:4727:4727))
        (PORT d[11] (7727:7727:7727) (7805:7805:7805))
        (PORT d[12] (6489:6489:6489) (6544:6544:6544))
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6310:6310:6310) (5908:5908:5908))
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2296:2296:2296))
        (PORT d[0] (6827:6827:6827) (6441:6441:6441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6395:6395:6395) (6431:6431:6431))
        (PORT d[1] (5488:5488:5488) (5607:5607:5607))
        (PORT d[2] (7648:7648:7648) (7642:7642:7642))
        (PORT d[3] (8110:8110:8110) (8171:8171:8171))
        (PORT d[4] (6944:6944:6944) (6907:6907:6907))
        (PORT d[5] (6381:6381:6381) (6483:6483:6483))
        (PORT d[6] (7571:7571:7571) (7624:7624:7624))
        (PORT d[7] (6322:6322:6322) (6362:6362:6362))
        (PORT d[8] (3683:3683:3683) (3839:3839:3839))
        (PORT d[9] (4632:4632:4632) (4757:4757:4757))
        (PORT d[10] (4619:4619:4619) (4727:4727:4727))
        (PORT d[11] (7729:7729:7729) (7805:7805:7805))
        (PORT d[12] (6491:6491:6491) (6544:6544:6544))
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (PORT ena (2527:2527:2527) (2333:2333:2333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (PORT d[0] (2527:2527:2527) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1498:1498:1498))
        (PORT datab (698:698:698) (643:643:643))
        (PORT datac (4982:4982:4982) (4638:4638:4638))
        (PORT datad (2335:2335:2335) (2140:2140:2140))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (4050:4050:4050))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5193:5193:5193))
        (PORT d[1] (6191:6191:6191) (6288:6288:6288))
        (PORT d[2] (4359:4359:4359) (4500:4500:4500))
        (PORT d[3] (8835:8835:8835) (8807:8807:8807))
        (PORT d[4] (5440:5440:5440) (5536:5536:5536))
        (PORT d[5] (6439:6439:6439) (6517:6517:6517))
        (PORT d[6] (7203:7203:7203) (7250:7250:7250))
        (PORT d[7] (4818:4818:4818) (4955:4955:4955))
        (PORT d[8] (5668:5668:5668) (5738:5738:5738))
        (PORT d[9] (5433:5433:5433) (5559:5559:5559))
        (PORT d[10] (8671:8671:8671) (8597:8597:8597))
        (PORT d[11] (9104:9104:9104) (9064:9064:9064))
        (PORT d[12] (7144:7144:7144) (7174:7174:7174))
        (PORT clk (2366:2366:2366) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6008:6008:6008) (5506:5506:5506))
        (PORT clk (2366:2366:2366) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2322:2322:2322))
        (PORT d[0] (6525:6525:6525) (6039:6039:6039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2323:2323:2323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2323:2323:2323))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5060:5060:5060) (5169:5169:5169))
        (PORT d[1] (6193:6193:6193) (6288:6288:6288))
        (PORT d[2] (4361:4361:4361) (4500:4500:4500))
        (PORT d[3] (8837:8837:8837) (8807:8807:8807))
        (PORT d[4] (5418:5418:5418) (5512:5512:5512))
        (PORT d[5] (6441:6441:6441) (6517:6517:6517))
        (PORT d[6] (7205:7205:7205) (7250:7250:7250))
        (PORT d[7] (4820:4820:4820) (4955:4955:4955))
        (PORT d[8] (5670:5670:5670) (5738:5738:5738))
        (PORT d[9] (5435:5435:5435) (5559:5559:5559))
        (PORT d[10] (8673:8673:8673) (8597:8597:8597))
        (PORT d[11] (9106:9106:9106) (9064:9064:9064))
        (PORT d[12] (7146:7146:7146) (7174:7174:7174))
        (PORT clk (2332:2332:2332) (2248:2248:2248))
        (PORT ena (3241:3241:3241) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2248:2248:2248))
        (PORT d[0] (3241:3241:3241) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3656:3656:3656))
        (PORT clk (2341:2341:2341) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6650:6650:6650) (6665:6665:6665))
        (PORT d[1] (5877:5877:5877) (5988:5988:5988))
        (PORT d[2] (7639:7639:7639) (7635:7635:7635))
        (PORT d[3] (8382:8382:8382) (8427:8427:8427))
        (PORT d[4] (3870:3870:3870) (3984:3984:3984))
        (PORT d[5] (6623:6623:6623) (6712:6712:6712))
        (PORT d[6] (3991:3991:3991) (4127:4127:4127))
        (PORT d[7] (6646:6646:6646) (6659:6659:6659))
        (PORT d[8] (3644:3644:3644) (3808:3808:3808))
        (PORT d[9] (4351:4351:4351) (4495:4495:4495))
        (PORT d[10] (4668:4668:4668) (4776:4776:4776))
        (PORT d[11] (8084:8084:8084) (8133:8133:8133))
        (PORT d[12] (6465:6465:6465) (6524:6524:6524))
        (PORT clk (2339:2339:2339) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (3745:3745:3745))
        (PORT clk (2339:2339:2339) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2295:2295:2295))
        (PORT d[0] (4660:4660:4660) (4278:4278:4278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6381:6381:6381) (6419:6419:6419))
        (PORT d[1] (5855:5855:5855) (5964:5964:5964))
        (PORT d[2] (7641:7641:7641) (7635:7635:7635))
        (PORT d[3] (8384:8384:8384) (8427:8427:8427))
        (PORT d[4] (4164:4164:4164) (4248:4248:4248))
        (PORT d[5] (6625:6625:6625) (6712:6712:6712))
        (PORT d[6] (3993:3993:3993) (4127:4127:4127))
        (PORT d[7] (6648:6648:6648) (6659:6659:6659))
        (PORT d[8] (3646:3646:3646) (3808:3808:3808))
        (PORT d[9] (4353:4353:4353) (4495:4495:4495))
        (PORT d[10] (4670:4670:4670) (4776:4776:4776))
        (PORT d[11] (8086:8086:8086) (8133:8133:8133))
        (PORT d[12] (6467:6467:6467) (6524:6524:6524))
        (PORT clk (2305:2305:2305) (2221:2221:2221))
        (PORT ena (2598:2598:2598) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2221:2221:2221))
        (PORT d[0] (2598:2598:2598) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2183:2183:2183))
        (PORT datab (5026:5026:5026) (4670:4670:4670))
        (PORT datac (2494:2494:2494) (2155:2155:2155))
        (PORT datad (965:965:965) (896:896:896))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3915:3915:3915))
        (PORT clk (2348:2348:2348) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (5169:5169:5169))
        (PORT d[1] (4764:4764:4764) (4892:4892:4892))
        (PORT d[2] (7701:7701:7701) (7619:7619:7619))
        (PORT d[3] (8255:8255:8255) (8275:8275:8275))
        (PORT d[4] (5409:5409:5409) (5512:5512:5512))
        (PORT d[5] (5899:5899:5899) (6019:6019:6019))
        (PORT d[6] (6905:6905:6905) (6994:6994:6994))
        (PORT d[7] (5656:5656:5656) (5717:5717:5717))
        (PORT d[8] (5539:5539:5539) (5586:5586:5586))
        (PORT d[9] (5498:5498:5498) (5627:5627:5627))
        (PORT d[10] (8370:8370:8370) (8333:8333:8333))
        (PORT d[11] (7627:7627:7627) (7681:7681:7681))
        (PORT d[12] (4355:4355:4355) (4500:4500:4500))
        (PORT clk (2346:2346:2346) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (2914:2914:2914))
        (PORT clk (2346:2346:2346) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (PORT d[0] (3737:3737:3737) (3448:3448:3448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5089:5089:5089) (5193:5193:5193))
        (PORT d[1] (4731:4731:4731) (4870:4870:4870))
        (PORT d[2] (7728:7728:7728) (7643:7643:7643))
        (PORT d[3] (8257:8257:8257) (8275:8275:8275))
        (PORT d[4] (5374:5374:5374) (5471:5471:5471))
        (PORT d[5] (5901:5901:5901) (6019:6019:6019))
        (PORT d[6] (6907:6907:6907) (6994:6994:6994))
        (PORT d[7] (5658:5658:5658) (5717:5717:5717))
        (PORT d[8] (5541:5541:5541) (5586:5586:5586))
        (PORT d[9] (5500:5500:5500) (5627:5627:5627))
        (PORT d[10] (8372:8372:8372) (8333:8333:8333))
        (PORT d[11] (7629:7629:7629) (7681:7681:7681))
        (PORT d[12] (4357:4357:4357) (4500:4500:4500))
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (PORT ena (3597:3597:3597) (3360:3360:3360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (PORT d[0] (3597:3597:3597) (3360:3360:3360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3950:3950:3950))
        (PORT clk (2345:2345:2345) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (4454:4454:4454))
        (PORT d[1] (5151:5151:5151) (5267:5267:5267))
        (PORT d[2] (7400:7400:7400) (7341:7341:7341))
        (PORT d[3] (8617:8617:8617) (8612:8612:8612))
        (PORT d[4] (5030:5030:5030) (5150:5150:5150))
        (PORT d[5] (6281:6281:6281) (6372:6372:6372))
        (PORT d[6] (7239:7239:7239) (7301:7301:7301))
        (PORT d[7] (4299:4299:4299) (4429:4429:4429))
        (PORT d[8] (5242:5242:5242) (5307:5307:5307))
        (PORT d[9] (5460:5460:5460) (5588:5588:5588))
        (PORT d[10] (8707:8707:8707) (8644:8644:8644))
        (PORT d[11] (8239:8239:8239) (8260:8260:8260))
        (PORT d[12] (4386:4386:4386) (4525:4525:4525))
        (PORT clk (2343:2343:2343) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7134:7134:7134) (6551:6551:6551))
        (PORT clk (2343:2343:2343) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2299:2299:2299))
        (PORT d[0] (7651:7651:7651) (7084:7084:7084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4792:4792:4792))
        (PORT d[1] (5142:5142:5142) (5269:5269:5269))
        (PORT d[2] (4636:4636:4636) (4747:4747:4747))
        (PORT d[3] (8619:8619:8619) (8612:8612:8612))
        (PORT d[4] (5032:5032:5032) (5150:5150:5150))
        (PORT d[5] (6283:6283:6283) (6372:6372:6372))
        (PORT d[6] (7241:7241:7241) (7301:7301:7301))
        (PORT d[7] (4301:4301:4301) (4429:4429:4429))
        (PORT d[8] (5244:5244:5244) (5307:5307:5307))
        (PORT d[9] (5462:5462:5462) (5588:5588:5588))
        (PORT d[10] (8709:8709:8709) (8644:8644:8644))
        (PORT d[11] (8241:8241:8241) (8260:8260:8260))
        (PORT d[12] (4388:4388:4388) (4525:4525:4525))
        (PORT clk (2309:2309:2309) (2225:2225:2225))
        (PORT ena (3251:3251:3251) (3054:3054:3054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2225:2225:2225))
        (PORT d[0] (3251:3251:3251) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2181:2181:2181))
        (PORT datab (1078:1078:1078) (932:932:932))
        (PORT datac (4980:4980:4980) (4636:4636:4636))
        (PORT datad (1585:1585:1585) (1407:1407:1407))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2271:2271:2271) (2068:2068:2068))
        (PORT datac (188:188:188) (202:202:202))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2271:2271:2271) (2068:2068:2068))
        (PORT datab (220:220:220) (231:231:231))
        (PORT datac (186:186:186) (200:200:200))
        (PORT datad (179:179:179) (192:192:192))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (620:620:620) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3969:3969:3969))
        (PORT clk (2351:2351:2351) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (5190:5190:5190))
        (PORT d[1] (5704:5704:5704) (5789:5789:5789))
        (PORT d[2] (3520:3520:3520) (3635:3635:3635))
        (PORT d[3] (4778:4778:4778) (4833:4833:4833))
        (PORT d[4] (6516:6516:6516) (6599:6599:6599))
        (PORT d[5] (6196:6196:6196) (6288:6288:6288))
        (PORT d[6] (7255:7255:7255) (7325:7325:7325))
        (PORT d[7] (3985:3985:3985) (4125:4125:4125))
        (PORT d[8] (4235:4235:4235) (4361:4361:4361))
        (PORT d[9] (4353:4353:4353) (4498:4498:4498))
        (PORT d[10] (5064:5064:5064) (5177:5177:5177))
        (PORT d[11] (5516:5516:5516) (5655:5655:5655))
        (PORT d[12] (6629:6629:6629) (6616:6616:6616))
        (PORT clk (2349:2349:2349) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (3751:3751:3751))
        (PORT clk (2349:2349:2349) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
        (PORT d[0] (4679:4679:4679) (4284:4284:4284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5134:5134:5134) (5237:5237:5237))
        (PORT d[1] (5705:5705:5705) (5789:5789:5789))
        (PORT d[2] (3602:3602:3602) (3738:3738:3738))
        (PORT d[3] (4780:4780:4780) (4833:4833:4833))
        (PORT d[4] (6542:6542:6542) (6621:6621:6621))
        (PORT d[5] (6198:6198:6198) (6288:6288:6288))
        (PORT d[6] (7257:7257:7257) (7325:7325:7325))
        (PORT d[7] (3987:3987:3987) (4125:4125:4125))
        (PORT d[8] (4237:4237:4237) (4361:4361:4361))
        (PORT d[9] (4355:4355:4355) (4498:4498:4498))
        (PORT d[10] (5066:5066:5066) (5177:5177:5177))
        (PORT d[11] (5518:5518:5518) (5655:5655:5655))
        (PORT d[12] (6631:6631:6631) (6616:6616:6616))
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (PORT ena (2152:2152:2152) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (PORT d[0] (2152:2152:2152) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3277:3277:3277) (3439:3439:3439))
        (PORT clk (2300:2300:2300) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5489:5489:5489))
        (PORT d[1] (5050:5050:5050) (5162:5162:5162))
        (PORT d[2] (3286:3286:3286) (3456:3456:3456))
        (PORT d[3] (7141:7141:7141) (7253:7253:7253))
        (PORT d[4] (3561:3561:3561) (3701:3701:3701))
        (PORT d[5] (5597:5597:5597) (5739:5739:5739))
        (PORT d[6] (6605:6605:6605) (6708:6708:6708))
        (PORT d[7] (5411:5411:5411) (5500:5500:5500))
        (PORT d[8] (3312:3312:3312) (3477:3477:3477))
        (PORT d[9] (3568:3568:3568) (3717:3717:3717))
        (PORT d[10] (4647:4647:4647) (4753:4753:4753))
        (PORT d[11] (6782:6782:6782) (6897:6897:6897))
        (PORT d[12] (5086:5086:5086) (5199:5199:5199))
        (PORT clk (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7116:7116:7116) (6665:6665:6665))
        (PORT clk (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
        (PORT d[0] (7633:7633:7633) (7198:7198:7198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5357:5357:5357) (5446:5446:5446))
        (PORT d[1] (4734:4734:4734) (4874:4874:4874))
        (PORT d[2] (3312:3312:3312) (3479:3479:3479))
        (PORT d[3] (7143:7143:7143) (7253:7253:7253))
        (PORT d[4] (3574:3574:3574) (3696:3696:3696))
        (PORT d[5] (5599:5599:5599) (5739:5739:5739))
        (PORT d[6] (6607:6607:6607) (6708:6708:6708))
        (PORT d[7] (5413:5413:5413) (5500:5500:5500))
        (PORT d[8] (3314:3314:3314) (3477:3477:3477))
        (PORT d[9] (3570:3570:3570) (3717:3717:3717))
        (PORT d[10] (4649:4649:4649) (4753:4753:4753))
        (PORT d[11] (6784:6784:6784) (6897:6897:6897))
        (PORT d[12] (5088:5088:5088) (5199:5199:5199))
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (PORT ena (2950:2950:2950) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (PORT d[0] (2950:2950:2950) (2754:2754:2754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2383:2383:2383) (2180:2180:2180))
        (PORT datab (5022:5022:5022) (4665:4665:4665))
        (PORT datac (1867:1867:1867) (1745:1745:1745))
        (PORT datad (1833:1833:1833) (1690:1690:1690))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3452:3452:3452))
        (PORT clk (2316:2316:2316) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5463:5463:5463))
        (PORT d[1] (5108:5108:5108) (5238:5238:5238))
        (PORT d[2] (4023:4023:4023) (4168:4168:4168))
        (PORT d[3] (7461:7461:7461) (7556:7556:7556))
        (PORT d[4] (3934:3934:3934) (4046:4046:4046))
        (PORT d[5] (5554:5554:5554) (5673:5673:5673))
        (PORT d[6] (6904:6904:6904) (7002:7002:7002))
        (PORT d[7] (5728:5728:5728) (5802:5802:5802))
        (PORT d[8] (3325:3325:3325) (3493:3493:3493))
        (PORT d[9] (3893:3893:3893) (4017:4017:4017))
        (PORT d[10] (4585:4585:4585) (4692:4692:4692))
        (PORT d[11] (7114:7114:7114) (7217:7217:7217))
        (PORT d[12] (5152:5152:5152) (5293:5293:5293))
        (PORT clk (2314:2314:2314) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3488:3488:3488))
        (PORT clk (2314:2314:2314) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2263:2263:2263))
        (PORT d[0] (4319:4319:4319) (4021:4021:4021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5437:5437:5437))
        (PORT d[1] (5111:5111:5111) (5238:5238:5238))
        (PORT d[2] (3285:3285:3285) (3444:3444:3444))
        (PORT d[3] (7463:7463:7463) (7556:7556:7556))
        (PORT d[4] (3926:3926:3926) (4050:4050:4050))
        (PORT d[5] (5556:5556:5556) (5673:5673:5673))
        (PORT d[6] (6906:6906:6906) (7002:7002:7002))
        (PORT d[7] (5730:5730:5730) (5802:5802:5802))
        (PORT d[8] (3327:3327:3327) (3493:3493:3493))
        (PORT d[9] (3895:3895:3895) (4017:4017:4017))
        (PORT d[10] (4587:4587:4587) (4692:4692:4692))
        (PORT d[11] (7116:7116:7116) (7217:7217:7217))
        (PORT d[12] (5154:5154:5154) (5293:5293:5293))
        (PORT clk (2280:2280:2280) (2189:2189:2189))
        (PORT ena (3254:3254:3254) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2189:2189:2189))
        (PORT d[0] (3254:3254:3254) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (5516:5516:5516))
        (PORT clk (2327:2327:2327) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6299:6299:6299) (6329:6329:6329))
        (PORT d[1] (5470:5470:5470) (5590:5590:5590))
        (PORT d[2] (3650:3650:3650) (3803:3803:3803))
        (PORT d[3] (8071:8071:8071) (8130:8130:8130))
        (PORT d[4] (4457:4457:4457) (4520:4520:4520))
        (PORT d[5] (5998:5998:5998) (6125:6125:6125))
        (PORT d[6] (7550:7550:7550) (7611:7611:7611))
        (PORT d[7] (6330:6330:6330) (6364:6364:6364))
        (PORT d[8] (3667:3667:3667) (3832:3832:3832))
        (PORT d[9] (4641:4641:4641) (4768:4768:4768))
        (PORT d[10] (4976:4976:4976) (5063:5063:5063))
        (PORT d[11] (7776:7776:7776) (7842:7842:7842))
        (PORT d[12] (6133:6133:6133) (6205:6205:6205))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2458:2458:2458))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2275:2275:2275))
        (PORT d[0] (3266:3266:3266) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6012:6012:6012) (6066:6066:6066))
        (PORT d[1] (5496:5496:5496) (5615:5615:5615))
        (PORT d[2] (3628:3628:3628) (3779:3779:3779))
        (PORT d[3] (8073:8073:8073) (8130:8130:8130))
        (PORT d[4] (4483:4483:4483) (4544:4544:4544))
        (PORT d[5] (6000:6000:6000) (6125:6125:6125))
        (PORT d[6] (7552:7552:7552) (7611:7611:7611))
        (PORT d[7] (6332:6332:6332) (6364:6364:6364))
        (PORT d[8] (3669:3669:3669) (3832:3832:3832))
        (PORT d[9] (4643:4643:4643) (4768:4768:4768))
        (PORT d[10] (4978:4978:4978) (5063:5063:5063))
        (PORT d[11] (7778:7778:7778) (7842:7842:7842))
        (PORT d[12] (6135:6135:6135) (6205:6205:6205))
        (PORT clk (2291:2291:2291) (2201:2201:2201))
        (PORT ena (2569:2569:2569) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2201:2201:2201))
        (PORT d[0] (2569:2569:2569) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2379:2379:2379) (2176:2176:2176))
        (PORT datab (1650:1650:1650) (1527:1527:1527))
        (PORT datac (4975:4975:4975) (4629:4629:4629))
        (PORT datad (951:951:951) (883:883:883))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4652:4652:4652))
        (PORT clk (2334:2334:2334) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6977:6977:6977) (6974:6974:6974))
        (PORT d[1] (6196:6196:6196) (6280:6280:6280))
        (PORT d[2] (7309:7309:7309) (7309:7309:7309))
        (PORT d[3] (8657:8657:8657) (8676:8676:8676))
        (PORT d[4] (6616:6616:6616) (6602:6602:6602))
        (PORT d[5] (6938:6938:6938) (7008:7008:7008))
        (PORT d[6] (4323:4323:4323) (4445:4445:4445))
        (PORT d[7] (6955:6955:6955) (6949:6949:6949))
        (PORT d[8] (3662:3662:3662) (3831:3831:3831))
        (PORT d[9] (6752:6752:6752) (6716:6716:6716))
        (PORT d[10] (5047:5047:5047) (5131:5131:5131))
        (PORT d[11] (8421:8421:8421) (8460:8460:8460))
        (PORT d[12] (6777:6777:6777) (6818:6818:6818))
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1660:1660:1660))
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2286:2286:2286))
        (PORT d[0] (2426:2426:2426) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6697:6697:6697) (6717:6717:6717))
        (PORT d[1] (6174:6174:6174) (6258:6258:6258))
        (PORT d[2] (7004:7004:7004) (7036:7036:7036))
        (PORT d[3] (8659:8659:8659) (8676:8676:8676))
        (PORT d[4] (6629:6629:6629) (6598:6598:6598))
        (PORT d[5] (6940:6940:6940) (7008:7008:7008))
        (PORT d[6] (4325:4325:4325) (4445:4445:4445))
        (PORT d[7] (6957:6957:6957) (6949:6949:6949))
        (PORT d[8] (3664:3664:3664) (3831:3831:3831))
        (PORT d[9] (6754:6754:6754) (6716:6716:6716))
        (PORT d[10] (5049:5049:5049) (5131:5131:5131))
        (PORT d[11] (8423:8423:8423) (8460:8460:8460))
        (PORT d[12] (6779:6779:6779) (6818:6818:6818))
        (PORT clk (2298:2298:2298) (2212:2212:2212))
        (PORT ena (2900:2900:2900) (2725:2725:2725))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2212:2212:2212))
        (PORT d[0] (2900:2900:2900) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (4035:4035:4035))
        (PORT clk (2347:2347:2347) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4655:4655:4655) (4771:4771:4771))
        (PORT d[1] (4790:4790:4790) (4920:4920:4920))
        (PORT d[2] (4673:4673:4673) (4773:4773:4773))
        (PORT d[3] (8249:8249:8249) (8268:8268:8268))
        (PORT d[4] (5353:5353:5353) (5451:5451:5451))
        (PORT d[5] (5914:5914:5914) (6037:6037:6037))
        (PORT d[6] (7228:7228:7228) (7294:7294:7294))
        (PORT d[7] (5994:5994:5994) (6031:6031:6031))
        (PORT d[8] (3956:3956:3956) (4102:4102:4102))
        (PORT d[9] (5515:5515:5515) (5639:5639:5639))
        (PORT d[10] (8348:8348:8348) (8312:8312:8312))
        (PORT d[11] (7947:7947:7947) (7982:7982:7982))
        (PORT d[12] (4338:4338:4338) (4480:4480:4480))
        (PORT clk (2345:2345:2345) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (2881:2881:2881))
        (PORT clk (2345:2345:2345) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2301:2301:2301))
        (PORT d[0] (3696:3696:3696) (3414:3414:3414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5387:5387:5387) (5466:5466:5466))
        (PORT d[1] (5101:5101:5101) (5219:5219:5219))
        (PORT d[2] (4959:4959:4959) (5032:5032:5032))
        (PORT d[3] (8251:8251:8251) (8268:8268:8268))
        (PORT d[4] (5066:5066:5066) (5181:5181:5181))
        (PORT d[5] (5916:5916:5916) (6037:6037:6037))
        (PORT d[6] (7230:7230:7230) (7294:7294:7294))
        (PORT d[7] (5996:5996:5996) (6031:6031:6031))
        (PORT d[8] (3958:3958:3958) (4102:4102:4102))
        (PORT d[9] (5517:5517:5517) (5639:5639:5639))
        (PORT d[10] (8350:8350:8350) (8312:8312:8312))
        (PORT d[11] (7949:7949:7949) (7982:7982:7982))
        (PORT d[12] (4340:4340:4340) (4480:4480:4480))
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (PORT ena (3242:3242:3242) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (PORT d[0] (3242:3242:3242) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (934:934:934))
        (PORT datab (1992:1992:1992) (1809:1809:1809))
        (PORT datac (1974:1974:1974) (1799:1799:1799))
        (PORT datad (1297:1297:1297) (1137:1137:1137))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4974:4974:4974))
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6984:6984:6984) (6976:6976:6976))
        (PORT d[1] (5812:5812:5812) (5919:5919:5919))
        (PORT d[2] (7003:7003:7003) (7045:7045:7045))
        (PORT d[3] (8388:8388:8388) (8420:8420:8420))
        (PORT d[4] (6652:6652:6652) (6625:6625:6625))
        (PORT d[5] (6947:6947:6947) (7019:7019:7019))
        (PORT d[6] (4281:4281:4281) (4406:4406:4406))
        (PORT d[7] (6629:6629:6629) (6652:6652:6652))
        (PORT d[8] (3645:3645:3645) (3811:3811:3811))
        (PORT d[9] (7013:7013:7013) (6958:6958:6958))
        (PORT d[10] (4657:4657:4657) (4772:4772:4772))
        (PORT d[11] (8039:8039:8039) (8099:8099:8099))
        (PORT d[12] (6803:6803:6803) (6836:6836:6836))
        (PORT clk (2337:2337:2337) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4903:4903:4903) (4430:4430:4430))
        (PORT clk (2337:2337:2337) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2294:2294:2294))
        (PORT d[0] (5348:5348:5348) (4926:4926:4926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6711:6711:6711) (6728:6728:6728))
        (PORT d[1] (5814:5814:5814) (5919:5919:5919))
        (PORT d[2] (7320:7320:7320) (7334:7334:7334))
        (PORT d[3] (8390:8390:8390) (8420:8420:8420))
        (PORT d[4] (6619:6619:6619) (6606:6606:6606))
        (PORT d[5] (6949:6949:6949) (7019:7019:7019))
        (PORT d[6] (4283:4283:4283) (4406:4406:4406))
        (PORT d[7] (6631:6631:6631) (6652:6652:6652))
        (PORT d[8] (3647:3647:3647) (3811:3811:3811))
        (PORT d[9] (7015:7015:7015) (6958:6958:6958))
        (PORT d[10] (4659:4659:4659) (4772:4772:4772))
        (PORT d[11] (8041:8041:8041) (8099:8099:8099))
        (PORT d[12] (6805:6805:6805) (6836:6836:6836))
        (PORT clk (2303:2303:2303) (2220:2220:2220))
        (PORT ena (2907:2907:2907) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2220:2220:2220))
        (PORT d[0] (2907:2907:2907) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4893:4893:4893) (4962:4962:4962))
        (PORT clk (2338:2338:2338) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7013:7013:7013) (7007:7007:7007))
        (PORT d[1] (6187:6187:6187) (6273:6273:6273))
        (PORT d[2] (6989:6989:6989) (7023:7023:7023))
        (PORT d[3] (8395:8395:8395) (8443:8443:8443))
        (PORT d[4] (6608:6608:6608) (6595:6595:6595))
        (PORT d[5] (6669:6669:6669) (6761:6761:6761))
        (PORT d[6] (4289:4289:4289) (4416:4416:4416))
        (PORT d[7] (3976:3976:3976) (4120:4120:4120))
        (PORT d[8] (3656:3656:3656) (3824:3824:3824))
        (PORT d[9] (6747:6747:6747) (6713:6713:6713))
        (PORT d[10] (4658:4658:4658) (4773:4773:4773))
        (PORT d[11] (8349:8349:8349) (8390:8390:8390))
        (PORT d[12] (6776:6776:6776) (6817:6817:6817))
        (PORT clk (2336:2336:2336) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (1910:1910:1910))
        (PORT clk (2336:2336:2336) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2293:2293:2293))
        (PORT d[0] (2715:2715:2715) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6696:6696:6696) (6716:6716:6716))
        (PORT d[1] (6189:6189:6189) (6273:6273:6273))
        (PORT d[2] (6998:6998:6998) (7022:7022:7022))
        (PORT d[3] (8397:8397:8397) (8443:8443:8443))
        (PORT d[4] (6622:6622:6622) (6592:6592:6592))
        (PORT d[5] (6671:6671:6671) (6761:6761:6761))
        (PORT d[6] (4291:4291:4291) (4416:4416:4416))
        (PORT d[7] (3978:3978:3978) (4120:4120:4120))
        (PORT d[8] (3658:3658:3658) (3824:3824:3824))
        (PORT d[9] (6749:6749:6749) (6713:6713:6713))
        (PORT d[10] (4660:4660:4660) (4773:4773:4773))
        (PORT d[11] (8351:8351:8351) (8390:8390:8390))
        (PORT d[12] (6778:6778:6778) (6817:6817:6817))
        (PORT clk (2302:2302:2302) (2219:2219:2219))
        (PORT ena (2906:2906:2906) (2739:2739:2739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2219:2219:2219))
        (PORT d[0] (2906:2906:2906) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (624:624:624))
        (PORT datab (1992:1992:1992) (1809:1809:1809))
        (PORT datac (1974:1974:1974) (1799:1799:1799))
        (PORT datad (896:896:896) (828:828:828))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (230:230:230))
        (PORT datac (1917:1917:1917) (1739:1739:1739))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (646:646:646))
        (PORT datab (721:721:721) (650:650:650))
        (PORT datac (1917:1917:1917) (1739:1739:1739))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4484:4484:4484))
        (PORT clk (2324:2324:2324) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4448:4448:4448))
        (PORT d[1] (4666:4666:4666) (4788:4788:4788))
        (PORT d[2] (6772:6772:6772) (6750:6750:6750))
        (PORT d[3] (5436:5436:5436) (5538:5538:5538))
        (PORT d[4] (5270:5270:5270) (5359:5359:5359))
        (PORT d[5] (6827:6827:6827) (6887:6887:6887))
        (PORT d[6] (4245:4245:4245) (4370:4370:4370))
        (PORT d[7] (4626:4626:4626) (4733:4733:4733))
        (PORT d[8] (4981:4981:4981) (5071:5071:5071))
        (PORT d[9] (6147:6147:6147) (6150:6150:6150))
        (PORT d[10] (3947:3947:3947) (4088:4088:4088))
        (PORT d[11] (4729:4729:4729) (4855:4855:4855))
        (PORT d[12] (4345:4345:4345) (4476:4476:4476))
        (PORT clk (2322:2322:2322) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3001:3001:3001))
        (PORT clk (2322:2322:2322) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2278:2278:2278))
        (PORT d[0] (3888:3888:3888) (3534:3534:3534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4336:4336:4336) (4469:4469:4469))
        (PORT d[1] (4668:4668:4668) (4785:4785:4785))
        (PORT d[2] (6792:6792:6792) (6765:6765:6765))
        (PORT d[3] (5438:5438:5438) (5538:5538:5538))
        (PORT d[4] (5005:5005:5005) (5110:5110:5110))
        (PORT d[5] (6829:6829:6829) (6887:6887:6887))
        (PORT d[6] (4247:4247:4247) (4370:4370:4370))
        (PORT d[7] (4628:4628:4628) (4733:4733:4733))
        (PORT d[8] (4983:4983:4983) (5071:5071:5071))
        (PORT d[9] (6149:6149:6149) (6150:6150:6150))
        (PORT d[10] (3949:3949:3949) (4088:4088:4088))
        (PORT d[11] (4731:4731:4731) (4855:4855:4855))
        (PORT d[12] (4347:4347:4347) (4476:4476:4476))
        (PORT clk (2288:2288:2288) (2204:2204:2204))
        (PORT ena (6649:6649:6649) (6391:6391:6391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2204:2204:2204))
        (PORT d[0] (6649:6649:6649) (6391:6391:6391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4382:4382:4382))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7353:7353:7353) (7323:7323:7323))
        (PORT d[1] (6166:6166:6166) (6258:6258:6258))
        (PORT d[2] (6687:6687:6687) (6744:6744:6744))
        (PORT d[3] (4257:4257:4257) (4359:4359:4359))
        (PORT d[4] (6323:6323:6323) (6323:6323:6323))
        (PORT d[5] (7016:7016:7016) (7079:7079:7079))
        (PORT d[6] (4615:4615:4615) (4718:4718:4718))
        (PORT d[7] (6938:6938:6938) (6942:6942:6942))
        (PORT d[8] (8251:8251:8251) (8257:8257:8257))
        (PORT d[9] (6746:6746:6746) (6709:6709:6709))
        (PORT d[10] (4997:4997:4997) (5089:5089:5089))
        (PORT d[11] (8372:8372:8372) (8417:8417:8417))
        (PORT d[12] (7122:7122:7122) (7138:7138:7138))
        (PORT clk (2328:2328:2328) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2158:2158:2158))
        (PORT clk (2328:2328:2328) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2282:2282:2282))
        (PORT d[0] (2956:2956:2956) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7037:7037:7037) (7036:7036:7036))
        (PORT d[1] (6179:6179:6179) (6256:6256:6256))
        (PORT d[2] (6713:6713:6713) (6766:6766:6766))
        (PORT d[3] (4259:4259:4259) (4359:4359:4359))
        (PORT d[4] (6301:6301:6301) (6299:6299:6299))
        (PORT d[5] (7018:7018:7018) (7079:7079:7079))
        (PORT d[6] (4617:4617:4617) (4718:4718:4718))
        (PORT d[7] (6940:6940:6940) (6942:6942:6942))
        (PORT d[8] (8253:8253:8253) (8257:8257:8257))
        (PORT d[9] (6748:6748:6748) (6709:6709:6709))
        (PORT d[10] (4999:4999:4999) (5089:5089:5089))
        (PORT d[11] (8374:8374:8374) (8417:8417:8417))
        (PORT d[12] (7124:7124:7124) (7138:7138:7138))
        (PORT clk (2294:2294:2294) (2208:2208:2208))
        (PORT ena (2950:2950:2950) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2208:2208:2208))
        (PORT d[0] (2950:2950:2950) (2761:2761:2761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1699:1699:1699))
        (PORT datab (1990:1990:1990) (1807:1807:1807))
        (PORT datac (1973:1973:1973) (1798:1798:1798))
        (PORT datad (939:939:939) (869:869:869))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3561:3561:3561))
        (PORT clk (2365:2365:2365) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5454:5454:5454) (5547:5547:5547))
        (PORT d[1] (6061:6061:6061) (6126:6126:6126))
        (PORT d[2] (3511:3511:3511) (3647:3647:3647))
        (PORT d[3] (5105:5105:5105) (5133:5133:5133))
        (PORT d[4] (6557:6557:6557) (6635:6635:6635))
        (PORT d[5] (6542:6542:6542) (6616:6616:6616))
        (PORT d[6] (7593:7593:7593) (7637:7637:7637))
        (PORT d[7] (3900:3900:3900) (4032:4032:4032))
        (PORT d[8] (3940:3940:3940) (4077:4077:4077))
        (PORT d[9] (4365:4365:4365) (4502:4502:4502))
        (PORT d[10] (5389:5389:5389) (5490:5490:5490))
        (PORT d[11] (5483:5483:5483) (5611:5611:5611))
        (PORT d[12] (5763:5763:5763) (5831:5831:5831))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (3763:3763:3763))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (PORT d[0] (4673:4673:4673) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5480:5480:5480) (5571:5571:5571))
        (PORT d[1] (5739:5739:5739) (5826:5826:5826))
        (PORT d[2] (3520:3520:3520) (3641:3641:3641))
        (PORT d[3] (5107:5107:5107) (5133:5133:5133))
        (PORT d[4] (6517:6517:6517) (6587:6587:6587))
        (PORT d[5] (6544:6544:6544) (6616:6616:6616))
        (PORT d[6] (7595:7595:7595) (7637:7637:7637))
        (PORT d[7] (3902:3902:3902) (4032:4032:4032))
        (PORT d[8] (3942:3942:3942) (4077:4077:4077))
        (PORT d[9] (4367:4367:4367) (4502:4502:4502))
        (PORT d[10] (5391:5391:5391) (5490:5490:5490))
        (PORT d[11] (5485:5485:5485) (5611:5611:5611))
        (PORT d[12] (5765:5765:5765) (5831:5831:5831))
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (PORT ena (2120:2120:2120) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (PORT d[0] (2120:2120:2120) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3437:3437:3437))
        (PORT clk (2340:2340:2340) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6646:6646:6646) (6666:6666:6666))
        (PORT d[1] (5878:5878:5878) (5989:5989:5989))
        (PORT d[2] (7636:7636:7636) (7617:7617:7617))
        (PORT d[3] (8446:8446:8446) (8489:8489:8489))
        (PORT d[4] (6653:6653:6653) (6626:6626:6626))
        (PORT d[5] (6561:6561:6561) (6643:6643:6643))
        (PORT d[6] (4275:4275:4275) (4394:4394:4394))
        (PORT d[7] (6657:6657:6657) (6671:6671:6671))
        (PORT d[8] (3649:3649:3649) (3814:3814:3814))
        (PORT d[9] (4589:4589:4589) (4705:4705:4705))
        (PORT d[10] (4707:4707:4707) (4816:4816:4816))
        (PORT d[11] (8058:8058:8058) (8113:8113:8113))
        (PORT d[12] (4676:4676:4676) (4791:4791:4791))
        (PORT clk (2338:2338:2338) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (1912:1912:1912))
        (PORT clk (2338:2338:2338) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2295:2295:2295))
        (PORT d[0] (2700:2700:2700) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (6377:6377:6377))
        (PORT d[1] (5856:5856:5856) (5965:5965:5965))
        (PORT d[2] (7321:7321:7321) (7335:7335:7335))
        (PORT d[3] (8448:8448:8448) (8489:8489:8489))
        (PORT d[4] (6620:6620:6620) (6607:6607:6607))
        (PORT d[5] (6563:6563:6563) (6643:6643:6643))
        (PORT d[6] (4277:4277:4277) (4394:4394:4394))
        (PORT d[7] (6659:6659:6659) (6671:6671:6671))
        (PORT d[8] (3651:3651:3651) (3814:3814:3814))
        (PORT d[9] (4591:4591:4591) (4705:4705:4705))
        (PORT d[10] (4709:4709:4709) (4816:4816:4816))
        (PORT d[11] (8060:8060:8060) (8113:8113:8113))
        (PORT d[12] (4678:4678:4678) (4791:4791:4791))
        (PORT clk (2304:2304:2304) (2221:2221:2221))
        (PORT ena (2549:2549:2549) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2221:2221:2221))
        (PORT d[0] (2549:2549:2549) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1753:1753:1753))
        (PORT datab (1991:1991:1991) (1808:1808:1808))
        (PORT datac (1974:1974:1974) (1798:1798:1798))
        (PORT datad (947:947:947) (872:872:872))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (4070:4070:4070))
        (PORT clk (2365:2365:2365) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5092:5092:5092) (5204:5204:5204))
        (PORT d[1] (6225:6225:6225) (6323:6323:6323))
        (PORT d[2] (4328:4328:4328) (4457:4457:4457))
        (PORT d[3] (8838:8838:8838) (8808:8808:8808))
        (PORT d[4] (5086:5086:5086) (5184:5184:5184))
        (PORT d[5] (6484:6484:6484) (6564:6564:6564))
        (PORT d[6] (7438:7438:7438) (7458:7458:7458))
        (PORT d[7] (5097:5097:5097) (5222:5222:5222))
        (PORT d[8] (5387:5387:5387) (5486:5486:5486))
        (PORT d[9] (5458:5458:5458) (5577:5577:5577))
        (PORT d[10] (8678:8678:8678) (8611:8611:8611))
        (PORT d[11] (9427:9427:9427) (9361:9361:9361))
        (PORT d[12] (7481:7481:7481) (7489:7489:7489))
        (PORT clk (2363:2363:2363) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3583:3583:3583))
        (PORT clk (2363:2363:2363) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2316:2316:2316))
        (PORT d[0] (4397:4397:4397) (4117:4117:4117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5204:5204:5204))
        (PORT d[1] (6203:6203:6203) (6300:6300:6300))
        (PORT d[2] (4329:4329:4329) (4459:4459:4459))
        (PORT d[3] (8840:8840:8840) (8808:8808:8808))
        (PORT d[4] (5101:5101:5101) (5210:5210:5210))
        (PORT d[5] (6486:6486:6486) (6564:6564:6564))
        (PORT d[6] (7440:7440:7440) (7458:7458:7458))
        (PORT d[7] (5099:5099:5099) (5222:5222:5222))
        (PORT d[8] (5389:5389:5389) (5486:5486:5486))
        (PORT d[9] (5460:5460:5460) (5577:5577:5577))
        (PORT d[10] (8680:8680:8680) (8611:8611:8611))
        (PORT d[11] (9429:9429:9429) (9361:9361:9361))
        (PORT d[12] (7483:7483:7483) (7489:7489:7489))
        (PORT clk (2329:2329:2329) (2242:2242:2242))
        (PORT ena (6351:6351:6351) (6117:6117:6117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2242:2242:2242))
        (PORT d[0] (6351:6351:6351) (6117:6117:6117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3950:3950:3950))
        (PORT clk (2346:2346:2346) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5365:5365:5365) (5448:5448:5448))
        (PORT d[1] (5107:5107:5107) (5238:5238:5238))
        (PORT d[2] (4675:4675:4675) (4789:4789:4789))
        (PORT d[3] (8591:8591:8591) (8587:8587:8587))
        (PORT d[4] (5087:5087:5087) (5204:5204:5204))
        (PORT d[5] (6215:6215:6215) (6313:6313:6313))
        (PORT d[6] (7263:7263:7263) (7323:7323:7323))
        (PORT d[7] (5970:5970:5970) (6007:6007:6007))
        (PORT d[8] (5230:5230:5230) (5298:5298:5298))
        (PORT d[9] (5196:5196:5196) (5345:5345:5345))
        (PORT d[10] (8666:8666:8666) (8608:8608:8608))
        (PORT d[11] (7948:7948:7948) (7983:7983:7983))
        (PORT d[12] (4341:4341:4341) (4484:4484:4484))
        (PORT clk (2344:2344:2344) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6589:6589:6589) (6040:6040:6040))
        (PORT clk (2344:2344:2344) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2300:2300:2300))
        (PORT d[0] (7092:7092:7092) (6577:6577:6577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4669:4669:4669) (4784:4784:4784))
        (PORT d[1] (5133:5133:5133) (5262:5262:5262))
        (PORT d[2] (4630:4630:4630) (4742:4742:4742))
        (PORT d[3] (8593:8593:8593) (8587:8587:8587))
        (PORT d[4] (5347:5347:5347) (5421:5421:5421))
        (PORT d[5] (6217:6217:6217) (6313:6313:6313))
        (PORT d[6] (7265:7265:7265) (7323:7323:7323))
        (PORT d[7] (5972:5972:5972) (6007:6007:6007))
        (PORT d[8] (5232:5232:5232) (5298:5298:5298))
        (PORT d[9] (5198:5198:5198) (5345:5345:5345))
        (PORT d[10] (8668:8668:8668) (8608:8608:8608))
        (PORT d[11] (7950:7950:7950) (7983:7983:7983))
        (PORT d[12] (4343:4343:4343) (4484:4484:4484))
        (PORT clk (2310:2310:2310) (2226:2226:2226))
        (PORT ena (3309:3309:3309) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2226:2226:2226))
        (PORT d[0] (3309:3309:3309) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2301:2301:2301) (1998:1998:1998))
        (PORT datab (1989:1989:1989) (1805:1805:1805))
        (PORT datac (1972:1972:1972) (1797:1797:1797))
        (PORT datad (1050:1050:1050) (906:906:906))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3450:3450:3450))
        (PORT clk (2341:2341:2341) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6697:6697:6697) (6709:6709:6709))
        (PORT d[1] (5867:5867:5867) (5978:5978:5978))
        (PORT d[2] (7300:7300:7300) (7318:7318:7318))
        (PORT d[3] (8094:8094:8094) (8164:8164:8164))
        (PORT d[4] (3865:3865:3865) (3978:3978:3978))
        (PORT d[5] (6346:6346:6346) (6455:6455:6455))
        (PORT d[6] (7555:7555:7555) (7609:7609:7609))
        (PORT d[7] (4022:4022:4022) (4161:4161:4161))
        (PORT d[8] (3633:3633:3633) (3797:3797:3797))
        (PORT d[9] (4615:4615:4615) (4740:4740:4740))
        (PORT d[10] (4332:4332:4332) (4466:4466:4466))
        (PORT d[11] (8117:8117:8117) (8160:8160:8160))
        (PORT d[12] (6464:6464:6464) (6523:6523:6523))
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4595:4595:4595) (4145:4145:4145))
        (PORT clk (2339:2339:2339) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2296:2296:2296))
        (PORT d[0] (5112:5112:5112) (4678:4678:4678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6418:6418:6418))
        (PORT d[1] (5869:5869:5869) (5978:5978:5978))
        (PORT d[2] (7648:7648:7648) (7638:7638:7638))
        (PORT d[3] (8096:8096:8096) (8164:8164:8164))
        (PORT d[4] (4141:4141:4141) (4225:4225:4225))
        (PORT d[5] (6348:6348:6348) (6455:6455:6455))
        (PORT d[6] (7557:7557:7557) (7609:7609:7609))
        (PORT d[7] (4024:4024:4024) (4161:4161:4161))
        (PORT d[8] (3635:3635:3635) (3797:3797:3797))
        (PORT d[9] (4617:4617:4617) (4740:4740:4740))
        (PORT d[10] (4334:4334:4334) (4466:4466:4466))
        (PORT d[11] (8119:8119:8119) (8160:8160:8160))
        (PORT d[12] (6466:6466:6466) (6523:6523:6523))
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (PORT ena (2531:2531:2531) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2222:2222:2222))
        (PORT d[0] (2531:2531:2531) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3927:3927:3927) (4060:4060:4060))
        (PORT clk (2370:2370:2370) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4771:4771:4771) (4895:4895:4895))
        (PORT d[1] (5884:5884:5884) (5998:5998:5998))
        (PORT d[2] (4368:4368:4368) (4510:4510:4510))
        (PORT d[3] (8542:8542:8542) (8537:8537:8537))
        (PORT d[4] (4766:4766:4766) (4916:4916:4916))
        (PORT d[5] (6162:6162:6162) (6260:6260:6260))
        (PORT d[6] (7195:7195:7195) (7242:7242:7242))
        (PORT d[7] (4777:4777:4777) (4919:4919:4919))
        (PORT d[8] (5696:5696:5696) (5777:5777:5777))
        (PORT d[9] (5771:5771:5771) (5868:5868:5868))
        (PORT d[10] (7986:7986:7986) (7961:7961:7961))
        (PORT d[11] (9132:9132:9132) (9086:9086:9086))
        (PORT d[12] (7171:7171:7171) (7196:7196:7196))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4707:4707:4707) (4276:4276:4276))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (PORT d[0] (5224:5224:5224) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4876:4876:4876))
        (PORT d[1] (5862:5862:5862) (5975:5975:5975))
        (PORT d[2] (4370:4370:4370) (4510:4510:4510))
        (PORT d[3] (8544:8544:8544) (8537:8537:8537))
        (PORT d[4] (4751:4751:4751) (4891:4891:4891))
        (PORT d[5] (6164:6164:6164) (6260:6260:6260))
        (PORT d[6] (7197:7197:7197) (7242:7242:7242))
        (PORT d[7] (4779:4779:4779) (4919:4919:4919))
        (PORT d[8] (5698:5698:5698) (5777:5777:5777))
        (PORT d[9] (5773:5773:5773) (5868:5868:5868))
        (PORT d[10] (7988:7988:7988) (7961:7961:7961))
        (PORT d[11] (9134:9134:9134) (9086:9086:9086))
        (PORT d[12] (7173:7173:7173) (7196:7196:7196))
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (PORT ena (3259:3259:3259) (3069:3069:3069))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (PORT d[0] (3259:3259:3259) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1228:1228:1228))
        (PORT datab (2258:2258:2258) (2034:2034:2034))
        (PORT datac (1975:1975:1975) (1800:1800:1800))
        (PORT datad (1956:1956:1956) (1775:1775:1775))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (1918:1918:1918) (1740:1740:1740))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1773:1773:1773))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (186:186:186) (200:200:200))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (648:648:648) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4210:4210:4210))
        (PORT clk (2281:2281:2281) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5471:5471:5471))
        (PORT d[1] (4081:4081:4081) (4260:4260:4260))
        (PORT d[2] (6818:6818:6818) (6856:6856:6856))
        (PORT d[3] (6141:6141:6141) (6225:6225:6225))
        (PORT d[4] (7630:7630:7630) (7689:7689:7689))
        (PORT d[5] (4289:4289:4289) (4435:4435:4435))
        (PORT d[6] (5621:5621:5621) (5655:5655:5655))
        (PORT d[7] (6398:6398:6398) (6443:6443:6443))
        (PORT d[8] (6013:6013:6013) (6149:6149:6149))
        (PORT d[9] (6715:6715:6715) (6737:6737:6737))
        (PORT d[10] (3972:3972:3972) (4127:4127:4127))
        (PORT d[11] (4934:4934:4934) (5031:5031:5031))
        (PORT d[12] (5052:5052:5052) (5175:5175:5175))
        (PORT clk (2279:2279:2279) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6087:6087:6087) (5477:5477:5477))
        (PORT clk (2279:2279:2279) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2233:2233:2233))
        (PORT d[0] (6604:6604:6604) (6010:6010:6010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5396:5396:5396) (5495:5495:5495))
        (PORT d[1] (4083:4083:4083) (4260:4260:4260))
        (PORT d[2] (6772:6772:6772) (6811:6811:6811))
        (PORT d[3] (6143:6143:6143) (6225:6225:6225))
        (PORT d[4] (7923:7923:7923) (7962:7962:7962))
        (PORT d[5] (4291:4291:4291) (4435:4435:4435))
        (PORT d[6] (5623:5623:5623) (5655:5655:5655))
        (PORT d[7] (6400:6400:6400) (6443:6443:6443))
        (PORT d[8] (6015:6015:6015) (6149:6149:6149))
        (PORT d[9] (6717:6717:6717) (6737:6737:6737))
        (PORT d[10] (3974:3974:3974) (4127:4127:4127))
        (PORT d[11] (4936:4936:4936) (5031:5031:5031))
        (PORT d[12] (5054:5054:5054) (5175:5175:5175))
        (PORT clk (2245:2245:2245) (2159:2159:2159))
        (PORT ena (5365:5365:5365) (5205:5205:5205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2159:2159:2159))
        (PORT d[0] (5365:5365:5365) (5205:5205:5205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3998:3998:3998) (4090:4090:4090))
        (PORT clk (2252:2252:2252) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4032:4032:4032))
        (PORT d[1] (3675:3675:3675) (3840:3840:3840))
        (PORT d[2] (6172:6172:6172) (6177:6177:6177))
        (PORT d[3] (3951:3951:3951) (4078:4078:4078))
        (PORT d[4] (6017:6017:6017) (6043:6043:6043))
        (PORT d[5] (3631:3631:3631) (3779:3779:3779))
        (PORT d[6] (5096:5096:5096) (5224:5224:5224))
        (PORT d[7] (4562:4562:4562) (4652:4652:4652))
        (PORT d[8] (6012:6012:6012) (6037:6037:6037))
        (PORT d[9] (5229:5229:5229) (5293:5293:5293))
        (PORT d[10] (5029:5029:5029) (5131:5131:5131))
        (PORT d[11] (5421:5421:5421) (5515:5515:5515))
        (PORT d[12] (3962:3962:3962) (4111:4111:4111))
        (PORT clk (2250:2250:2250) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (3650:3650:3650))
        (PORT clk (2250:2250:2250) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2205:2205:2205))
        (PORT d[0] (4591:4591:4591) (4183:4183:4183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (4032:4032:4032))
        (PORT d[1] (5293:5293:5293) (5376:5376:5376))
        (PORT d[2] (6173:6173:6173) (6178:6178:6178))
        (PORT d[3] (3953:3953:3953) (4078:4078:4078))
        (PORT d[4] (6033:6033:6033) (6066:6066:6066))
        (PORT d[5] (3633:3633:3633) (3779:3779:3779))
        (PORT d[6] (5098:5098:5098) (5224:5224:5224))
        (PORT d[7] (4564:4564:4564) (4652:4652:4652))
        (PORT d[8] (6014:6014:6014) (6037:6037:6037))
        (PORT d[9] (5231:5231:5231) (5293:5293:5293))
        (PORT d[10] (5031:5031:5031) (5131:5131:5131))
        (PORT d[11] (5423:5423:5423) (5515:5515:5515))
        (PORT d[12] (3964:3964:3964) (4111:4111:4111))
        (PORT clk (2216:2216:2216) (2131:2131:2131))
        (PORT ena (5631:5631:5631) (5436:5436:5436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2131:2131:2131))
        (PORT d[0] (5631:5631:5631) (5436:5436:5436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5732:5732:5732) (5230:5230:5230))
        (PORT datab (3888:3888:3888) (3559:3559:3559))
        (PORT datac (1553:1553:1553) (1365:1365:1365))
        (PORT datad (910:910:910) (843:843:843))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3829:3829:3829) (3959:3959:3959))
        (PORT clk (2327:2327:2327) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4124:4124:4124))
        (PORT d[1] (5024:5024:5024) (5094:5094:5094))
        (PORT d[2] (6313:6313:6313) (6414:6414:6414))
        (PORT d[3] (4625:4625:4625) (4731:4731:4731))
        (PORT d[4] (6953:6953:6953) (7058:7058:7058))
        (PORT d[5] (4675:4675:4675) (4797:4797:4797))
        (PORT d[6] (4389:4389:4389) (4521:4521:4521))
        (PORT d[7] (3997:3997:3997) (4137:4137:4137))
        (PORT d[8] (5699:5699:5699) (5847:5847:5847))
        (PORT d[9] (6094:6094:6094) (6153:6153:6153))
        (PORT d[10] (4260:4260:4260) (4389:4389:4389))
        (PORT d[11] (5597:5597:5597) (5654:5654:5654))
        (PORT d[12] (5686:5686:5686) (5768:5768:5768))
        (PORT clk (2325:2325:2325) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (3676:3676:3676))
        (PORT clk (2325:2325:2325) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2281:2281:2281))
        (PORT d[0] (4504:4504:4504) (4209:4209:4209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6326:6326:6326) (6361:6361:6361))
        (PORT d[1] (5039:5039:5039) (5121:5121:5121))
        (PORT d[2] (6302:6302:6302) (6387:6387:6387))
        (PORT d[3] (4627:4627:4627) (4731:4731:4731))
        (PORT d[4] (7304:7304:7304) (7380:7380:7380))
        (PORT d[5] (4677:4677:4677) (4797:4797:4797))
        (PORT d[6] (4391:4391:4391) (4521:4521:4521))
        (PORT d[7] (3999:3999:3999) (4137:4137:4137))
        (PORT d[8] (5701:5701:5701) (5847:5847:5847))
        (PORT d[9] (6096:6096:6096) (6153:6153:6153))
        (PORT d[10] (4262:4262:4262) (4389:4389:4389))
        (PORT d[11] (5599:5599:5599) (5654:5654:5654))
        (PORT d[12] (5688:5688:5688) (5768:5768:5768))
        (PORT clk (2291:2291:2291) (2207:2207:2207))
        (PORT ena (5660:5660:5660) (5452:5452:5452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2207:2207:2207))
        (PORT d[0] (5660:5660:5660) (5452:5452:5452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3764:3764:3764))
        (PORT clk (2273:2273:2273) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5992:5992:5992) (6039:6039:6039))
        (PORT d[1] (4592:4592:4592) (4703:4703:4703))
        (PORT d[2] (5692:5692:5692) (5765:5765:5765))
        (PORT d[3] (3541:3541:3541) (3690:3690:3690))
        (PORT d[4] (7114:7114:7114) (7228:7228:7228))
        (PORT d[5] (3893:3893:3893) (4034:4034:4034))
        (PORT d[6] (6393:6393:6393) (6540:6540:6540))
        (PORT d[7] (3630:3630:3630) (3791:3791:3791))
        (PORT d[8] (6630:6630:6630) (6731:6731:6731))
        (PORT d[9] (5425:5425:5425) (5455:5455:5455))
        (PORT d[10] (3318:3318:3318) (3483:3483:3483))
        (PORT d[11] (3559:3559:3559) (3709:3709:3709))
        (PORT d[12] (4195:4195:4195) (4322:4322:4322))
        (PORT clk (2271:2271:2271) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6195:6195:6195) (5701:5701:5701))
        (PORT clk (2271:2271:2271) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2230:2230:2230))
        (PORT d[0] (6769:6769:6769) (6278:6278:6278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5711:5711:5711) (5781:5781:5781))
        (PORT d[1] (4643:4643:4643) (4750:4750:4750))
        (PORT d[2] (5666:5666:5666) (5723:5723:5723))
        (PORT d[3] (3543:3543:3543) (3690:3690:3690))
        (PORT d[4] (7408:7408:7408) (7502:7502:7502))
        (PORT d[5] (3895:3895:3895) (4034:4034:4034))
        (PORT d[6] (6395:6395:6395) (6540:6540:6540))
        (PORT d[7] (3632:3632:3632) (3791:3791:3791))
        (PORT d[8] (6632:6632:6632) (6731:6731:6731))
        (PORT d[9] (5427:5427:5427) (5455:5455:5455))
        (PORT d[10] (3320:3320:3320) (3483:3483:3483))
        (PORT d[11] (3561:3561:3561) (3709:3709:3709))
        (PORT d[12] (4197:4197:4197) (4322:4322:4322))
        (PORT clk (2237:2237:2237) (2156:2156:2156))
        (PORT ena (5449:5449:5449) (5297:5297:5297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2156:2156:2156))
        (PORT d[0] (5449:5449:5449) (5297:5297:5297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5735:5735:5735) (5233:5233:5233))
        (PORT datab (3890:3890:3890) (3561:3561:3561))
        (PORT datac (1897:1897:1897) (1658:1658:1658))
        (PORT datad (1718:1718:1718) (1555:1555:1555))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3363:3363:3363))
        (PORT clk (2315:2315:2315) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4677:4677:4677))
        (PORT d[1] (4400:4400:4400) (4546:4546:4546))
        (PORT d[2] (5251:5251:5251) (5297:5297:5297))
        (PORT d[3] (4496:4496:4496) (4572:4572:4572))
        (PORT d[4] (5780:5780:5780) (5864:5864:5864))
        (PORT d[5] (4732:4732:4732) (4874:4874:4874))
        (PORT d[6] (5973:5973:5973) (6112:6112:6112))
        (PORT d[7] (3788:3788:3788) (3895:3895:3895))
        (PORT d[8] (5051:5051:5051) (5144:5144:5144))
        (PORT d[9] (5374:5374:5374) (5481:5481:5481))
        (PORT d[10] (4608:4608:4608) (4725:4725:4725))
        (PORT d[11] (3866:3866:3866) (3985:3985:3985))
        (PORT d[12] (4563:4563:4563) (4667:4667:4667))
        (PORT clk (2313:2313:2313) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5240:5240:5240) (4752:4752:4752))
        (PORT clk (2313:2313:2313) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2265:2265:2265))
        (PORT d[0] (5813:5813:5813) (5328:5328:5328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4876:4876:4876) (4947:4947:4947))
        (PORT d[1] (4354:4354:4354) (4499:4499:4499))
        (PORT d[2] (4885:4885:4885) (4963:4963:4963))
        (PORT d[3] (4498:4498:4498) (4572:4572:4572))
        (PORT d[4] (5810:5810:5810) (5886:5886:5886))
        (PORT d[5] (4734:4734:4734) (4874:4874:4874))
        (PORT d[6] (5975:5975:5975) (6112:6112:6112))
        (PORT d[7] (3790:3790:3790) (3895:3895:3895))
        (PORT d[8] (5053:5053:5053) (5144:5144:5144))
        (PORT d[9] (5376:5376:5376) (5481:5481:5481))
        (PORT d[10] (4610:4610:4610) (4725:4725:4725))
        (PORT d[11] (3868:3868:3868) (3985:3985:3985))
        (PORT d[12] (4565:4565:4565) (4667:4667:4667))
        (PORT clk (2279:2279:2279) (2191:2191:2191))
        (PORT ena (5049:5049:5049) (4895:4895:4895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2191:2191:2191))
        (PORT d[0] (5049:5049:5049) (4895:4895:4895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4197:4197:4197))
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4121:4121:4121))
        (PORT d[1] (5012:5012:5012) (5097:5097:5097))
        (PORT d[2] (6314:6314:6314) (6415:6415:6415))
        (PORT d[3] (4636:4636:4636) (4741:4741:4741))
        (PORT d[4] (7284:7284:7284) (7344:7344:7344))
        (PORT d[5] (4707:4707:4707) (4824:4824:4824))
        (PORT d[6] (4660:4660:4660) (4771:4771:4771))
        (PORT d[7] (3982:3982:3982) (4118:4118:4118))
        (PORT d[8] (5673:5673:5673) (5828:5828:5828))
        (PORT d[9] (5665:5665:5665) (5734:5734:5734))
        (PORT d[10] (4335:4335:4335) (4472:4472:4472))
        (PORT d[11] (5886:5886:5886) (5919:5919:5919))
        (PORT d[12] (5662:5662:5662) (5744:5744:5744))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (3734:3734:3734))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (PORT d[0] (4541:4541:4541) (4267:4267:4267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (4097:4097:4097))
        (PORT d[1] (4990:4990:4990) (5074:5074:5074))
        (PORT d[2] (6278:6278:6278) (6366:6366:6366))
        (PORT d[3] (4638:4638:4638) (4741:4741:4741))
        (PORT d[4] (6962:6962:6962) (7052:7052:7052))
        (PORT d[5] (4709:4709:4709) (4824:4824:4824))
        (PORT d[6] (4662:4662:4662) (4771:4771:4771))
        (PORT d[7] (3984:3984:3984) (4118:4118:4118))
        (PORT d[8] (5675:5675:5675) (5828:5828:5828))
        (PORT d[9] (5667:5667:5667) (5734:5734:5734))
        (PORT d[10] (4337:4337:4337) (4472:4472:4472))
        (PORT d[11] (5888:5888:5888) (5919:5919:5919))
        (PORT d[12] (5664:5664:5664) (5744:5744:5744))
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (PORT ena (5281:5281:5281) (5111:5111:5111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (PORT d[0] (5281:5281:5281) (5111:5111:5111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5744:5744:5744) (5243:5243:5243))
        (PORT datab (3897:3897:3897) (3571:3571:3571))
        (PORT datac (1238:1238:1238) (1136:1136:1136))
        (PORT datad (1820:1820:1820) (1595:1595:1595))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (3700:3700:3700) (3372:3372:3372))
        (PORT datad (184:184:184) (197:197:197))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3627:3627:3627))
        (PORT clk (2292:2292:2292) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (6122:6122:6122))
        (PORT d[1] (4276:4276:4276) (4407:4407:4407))
        (PORT d[2] (5698:5698:5698) (5769:5769:5769))
        (PORT d[3] (3599:3599:3599) (3749:3749:3749))
        (PORT d[4] (6790:6790:6790) (6913:6913:6913))
        (PORT d[5] (3905:3905:3905) (4038:4038:4038))
        (PORT d[6] (6663:6663:6663) (6781:6781:6781))
        (PORT d[7] (3263:3263:3263) (3433:3433:3433))
        (PORT d[8] (6325:6325:6325) (6441:6441:6441))
        (PORT d[9] (5093:5093:5093) (5217:5217:5217))
        (PORT d[10] (3597:3597:3597) (3747:3747:3747))
        (PORT d[11] (3587:3587:3587) (3727:3727:3727))
        (PORT d[12] (4545:4545:4545) (4634:4634:4634))
        (PORT clk (2290:2290:2290) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3789:3789:3789) (3436:3436:3436))
        (PORT clk (2290:2290:2290) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2248:2248:2248))
        (PORT d[0] (4306:4306:4306) (3969:3969:3969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6044:6044:6044) (6098:6098:6098))
        (PORT d[1] (4596:4596:4596) (4695:4695:4695))
        (PORT d[2] (5334:5334:5334) (5424:5424:5424))
        (PORT d[3] (3601:3601:3601) (3749:3749:3749))
        (PORT d[4] (7094:7094:7094) (7207:7207:7207))
        (PORT d[5] (3907:3907:3907) (4038:4038:4038))
        (PORT d[6] (6665:6665:6665) (6781:6781:6781))
        (PORT d[7] (3265:3265:3265) (3433:3433:3433))
        (PORT d[8] (6327:6327:6327) (6441:6441:6441))
        (PORT d[9] (5095:5095:5095) (5217:5217:5217))
        (PORT d[10] (3599:3599:3599) (3747:3747:3747))
        (PORT d[11] (3589:3589:3589) (3727:3727:3727))
        (PORT d[12] (4547:4547:4547) (4634:4634:4634))
        (PORT clk (2256:2256:2256) (2174:2174:2174))
        (PORT ena (5389:5389:5389) (5227:5227:5227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2174:2174:2174))
        (PORT d[0] (5389:5389:5389) (5227:5227:5227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3973:3973:3973))
        (PORT clk (2275:2275:2275) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6685:6685:6685) (6712:6712:6712))
        (PORT d[1] (4097:4097:4097) (4272:4272:4272))
        (PORT d[2] (6814:6814:6814) (6840:6840:6840))
        (PORT d[3] (6103:6103:6103) (6188:6188:6188))
        (PORT d[4] (7595:7595:7595) (7650:7650:7650))
        (PORT d[5] (4316:4316:4316) (4455:4455:4455))
        (PORT d[6] (5622:5622:5622) (5656:5656:5656))
        (PORT d[7] (6397:6397:6397) (6442:6442:6442))
        (PORT d[8] (6044:6044:6044) (6180:6180:6180))
        (PORT d[9] (6702:6702:6702) (6719:6719:6719))
        (PORT d[10] (3957:3957:3957) (4098:4098:4098))
        (PORT d[11] (4960:4960:4960) (5052:5052:5052))
        (PORT d[12] (5019:5019:5019) (5141:5141:5141))
        (PORT clk (2273:2273:2273) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5269:5269:5269) (4864:4864:4864))
        (PORT clk (2273:2273:2273) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2227:2227:2227))
        (PORT d[0] (5786:5786:5786) (5397:5397:5397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6687:6687:6687) (6712:6712:6712))
        (PORT d[1] (4123:4123:4123) (4296:4296:4296))
        (PORT d[2] (7105:7105:7105) (7103:7103:7103))
        (PORT d[3] (6105:6105:6105) (6188:6188:6188))
        (PORT d[4] (7937:7937:7937) (7972:7972:7972))
        (PORT d[5] (4318:4318:4318) (4455:4455:4455))
        (PORT d[6] (5624:5624:5624) (5656:5656:5656))
        (PORT d[7] (6399:6399:6399) (6442:6442:6442))
        (PORT d[8] (6046:6046:6046) (6180:6180:6180))
        (PORT d[9] (6704:6704:6704) (6719:6719:6719))
        (PORT d[10] (3959:3959:3959) (4098:4098:4098))
        (PORT d[11] (4962:4962:4962) (5052:5052:5052))
        (PORT d[12] (5021:5021:5021) (5141:5141:5141))
        (PORT clk (2239:2239:2239) (2153:2153:2153))
        (PORT ena (6280:6280:6280) (6033:6033:6033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2153:2153:2153))
        (PORT d[0] (6280:6280:6280) (6033:6033:6033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5962:5962:5962) (5426:5426:5426))
        (PORT datab (3893:3893:3893) (3536:3536:3536))
        (PORT datac (1480:1480:1480) (1347:1347:1347))
        (PORT datad (1989:1989:1989) (1717:1717:1717))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (233:233:233))
        (PORT datab (217:217:217) (227:227:227))
        (PORT datac (3699:3699:3699) (3371:3371:3371))
        (PORT datad (1147:1147:1147) (1036:1036:1036))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (660:660:660) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3956:3956:3956))
        (PORT clk (2302:2302:2302) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7627:7627:7627) (7585:7585:7585))
        (PORT d[1] (6849:6849:6849) (6905:6905:6905))
        (PORT d[2] (6337:6337:6337) (6398:6398:6398))
        (PORT d[3] (3966:3966:3966) (4108:4108:4108))
        (PORT d[4] (5660:5660:5660) (5677:5677:5677))
        (PORT d[5] (4208:4208:4208) (4335:4335:4335))
        (PORT d[6] (3297:3297:3297) (3458:3458:3458))
        (PORT d[7] (3675:3675:3675) (3831:3831:3831))
        (PORT d[8] (7947:7947:7947) (7967:7967:7967))
        (PORT d[9] (6156:6156:6156) (6154:6154:6154))
        (PORT d[10] (4307:4307:4307) (4426:4426:4426))
        (PORT d[11] (5644:5644:5644) (5744:5744:5744))
        (PORT d[12] (4571:4571:4571) (4686:4686:4686))
        (PORT clk (2300:2300:2300) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2444:2444:2444))
        (PORT clk (2300:2300:2300) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2255:2255:2255))
        (PORT d[0] (3265:3265:3265) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7257:7257:7257) (7232:7232:7232))
        (PORT d[1] (6827:6827:6827) (6881:6881:6881))
        (PORT d[2] (6363:6363:6363) (6419:6419:6419))
        (PORT d[3] (3968:3968:3968) (4108:4108:4108))
        (PORT d[4] (5627:5627:5627) (5657:5657:5657))
        (PORT d[5] (4210:4210:4210) (4335:4335:4335))
        (PORT d[6] (3299:3299:3299) (3458:3458:3458))
        (PORT d[7] (3677:3677:3677) (3831:3831:3831))
        (PORT d[8] (7949:7949:7949) (7967:7967:7967))
        (PORT d[9] (6158:6158:6158) (6154:6154:6154))
        (PORT d[10] (4309:4309:4309) (4426:4426:4426))
        (PORT d[11] (5646:5646:5646) (5744:5744:5744))
        (PORT d[12] (4573:4573:4573) (4686:4686:4686))
        (PORT clk (2266:2266:2266) (2181:2181:2181))
        (PORT ena (3195:3195:3195) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2181:2181:2181))
        (PORT d[0] (3195:3195:3195) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3734:3734:3734))
        (PORT clk (2319:2319:2319) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4656:4656:4656) (4763:4763:4763))
        (PORT d[1] (4698:4698:4698) (4817:4817:4817))
        (PORT d[2] (7075:7075:7075) (7023:7023:7023))
        (PORT d[3] (5422:5422:5422) (5530:5530:5530))
        (PORT d[4] (5162:5162:5162) (5292:5292:5292))
        (PORT d[5] (6893:6893:6893) (6954:6954:6954))
        (PORT d[6] (4206:4206:4206) (4336:4336:4336))
        (PORT d[7] (4923:4923:4923) (5009:5009:5009))
        (PORT d[8] (4956:4956:4956) (5046:5046:5046))
        (PORT d[9] (6146:6146:6146) (6149:6149:6149))
        (PORT d[10] (4620:4620:4620) (4709:4709:4709))
        (PORT d[11] (4686:4686:4686) (4817:4817:4817))
        (PORT d[12] (4320:4320:4320) (4457:4457:4457))
        (PORT clk (2317:2317:2317) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3613:3613:3613))
        (PORT clk (2317:2317:2317) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2269:2269:2269))
        (PORT d[0] (4553:4553:4553) (4146:4146:4146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4964:4964:4964) (5052:5052:5052))
        (PORT d[1] (4687:4687:4687) (4794:4794:4794))
        (PORT d[2] (6792:6792:6792) (6763:6763:6763))
        (PORT d[3] (5424:5424:5424) (5530:5530:5530))
        (PORT d[4] (4734:4734:4734) (4865:4865:4865))
        (PORT d[5] (6895:6895:6895) (6954:6954:6954))
        (PORT d[6] (4208:4208:4208) (4336:4336:4336))
        (PORT d[7] (4925:4925:4925) (5009:5009:5009))
        (PORT d[8] (4958:4958:4958) (5046:5046:5046))
        (PORT d[9] (6148:6148:6148) (6149:6149:6149))
        (PORT d[10] (4622:4622:4622) (4709:4709:4709))
        (PORT d[11] (4688:4688:4688) (4817:4817:4817))
        (PORT d[12] (4322:4322:4322) (4457:4457:4457))
        (PORT clk (2283:2283:2283) (2195:2195:2195))
        (PORT ena (6593:6593:6593) (6346:6346:6346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2195:2195:2195))
        (PORT d[0] (6593:6593:6593) (6346:6346:6346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1351:1351:1351))
        (PORT datab (1448:1448:1448) (1387:1387:1387))
        (PORT datac (4591:4591:4591) (4210:4210:4210))
        (PORT datad (2539:2539:2539) (2215:2215:2215))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4190:4190:4190))
        (PORT clk (2290:2290:2290) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5172:5172:5172))
        (PORT d[1] (4194:4194:4194) (4299:4299:4299))
        (PORT d[2] (6006:6006:6006) (6082:6082:6082))
        (PORT d[3] (4259:4259:4259) (4376:4376:4376))
        (PORT d[4] (5615:5615:5615) (5647:5647:5647))
        (PORT d[5] (4274:4274:4274) (4395:4395:4395))
        (PORT d[6] (3250:3250:3250) (3419:3419:3419))
        (PORT d[7] (3624:3624:3624) (3784:3784:3784))
        (PORT d[8] (7611:7611:7611) (7656:7656:7656))
        (PORT d[9] (5870:5870:5870) (5895:5895:5895))
        (PORT d[10] (3939:3939:3939) (4079:4079:4079))
        (PORT d[11] (6020:6020:6020) (6090:6090:6090))
        (PORT d[12] (4605:4605:4605) (4721:4721:4721))
        (PORT clk (2288:2288:2288) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5746:5746:5746) (5323:5323:5323))
        (PORT clk (2288:2288:2288) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2240:2240:2240))
        (PORT d[0] (6263:6263:6263) (5856:5856:5856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (5149:5149:5149))
        (PORT d[1] (3914:3914:3914) (4049:4049:4049))
        (PORT d[2] (6358:6358:6358) (6408:6408:6408))
        (PORT d[3] (4261:4261:4261) (4376:4376:4376))
        (PORT d[4] (5665:5665:5665) (5692:5692:5692))
        (PORT d[5] (4276:4276:4276) (4395:4395:4395))
        (PORT d[6] (3252:3252:3252) (3419:3419:3419))
        (PORT d[7] (3626:3626:3626) (3784:3784:3784))
        (PORT d[8] (7613:7613:7613) (7656:7656:7656))
        (PORT d[9] (5872:5872:5872) (5895:5895:5895))
        (PORT d[10] (3941:3941:3941) (4079:4079:4079))
        (PORT d[11] (6022:6022:6022) (6090:6090:6090))
        (PORT d[12] (4607:4607:4607) (4721:4721:4721))
        (PORT clk (2254:2254:2254) (2166:2166:2166))
        (PORT ena (6365:6365:6365) (6144:6144:6144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2166:2166:2166))
        (PORT d[0] (6365:6365:6365) (6144:6144:6144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3269:3269:3269))
        (PORT clk (2314:2314:2314) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7094:7094:7094) (7094:7094:7094))
        (PORT d[1] (3506:3506:3506) (3643:3643:3643))
        (PORT d[2] (5761:5761:5761) (5841:5841:5841))
        (PORT d[3] (5422:5422:5422) (5433:5433:5433))
        (PORT d[4] (8690:8690:8690) (8701:8701:8701))
        (PORT d[5] (4542:4542:4542) (4618:4618:4618))
        (PORT d[6] (3158:3158:3158) (3306:3306:3306))
        (PORT d[7] (3511:3511:3511) (3647:3647:3647))
        (PORT d[8] (7428:7428:7428) (7455:7455:7455))
        (PORT d[9] (6052:6052:6052) (6123:6123:6123))
        (PORT d[10] (6652:6652:6652) (6673:6673:6673))
        (PORT d[11] (6184:6184:6184) (6278:6278:6278))
        (PORT d[12] (4963:4963:4963) (5063:5063:5063))
        (PORT clk (2312:2312:2312) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (1833:1833:1833))
        (PORT clk (2312:2312:2312) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2266:2266:2266))
        (PORT d[0] (2560:2560:2560) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6743:6743:6743) (6756:6756:6756))
        (PORT d[1] (3508:3508:3508) (3643:3643:3643))
        (PORT d[2] (5763:5763:5763) (5841:5841:5841))
        (PORT d[3] (5424:5424:5424) (5433:5433:5433))
        (PORT d[4] (8866:8866:8866) (8823:8823:8823))
        (PORT d[5] (4544:4544:4544) (4618:4618:4618))
        (PORT d[6] (3160:3160:3160) (3306:3306:3306))
        (PORT d[7] (3513:3513:3513) (3647:3647:3647))
        (PORT d[8] (7430:7430:7430) (7455:7455:7455))
        (PORT d[9] (6054:6054:6054) (6123:6123:6123))
        (PORT d[10] (6654:6654:6654) (6673:6673:6673))
        (PORT d[11] (6186:6186:6186) (6278:6278:6278))
        (PORT d[12] (4965:4965:4965) (5063:5063:5063))
        (PORT clk (2278:2278:2278) (2192:2192:2192))
        (PORT ena (6731:6731:6731) (6495:6495:6495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2192:2192:2192))
        (PORT d[0] (6731:6731:6731) (6495:6495:6495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1405:1405:1405))
        (PORT datab (1439:1439:1439) (1378:1378:1378))
        (PORT datac (4586:4586:4586) (4205:4205:4205))
        (PORT datad (940:940:940) (873:873:873))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3718:3718:3718))
        (PORT clk (2308:2308:2308) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (5078:5078:5078))
        (PORT d[1] (3997:3997:3997) (4145:4145:4145))
        (PORT d[2] (6469:6469:6469) (6467:6467:6467))
        (PORT d[3] (5450:5450:5450) (5566:5566:5566))
        (PORT d[4] (5160:5160:5160) (5298:5298:5298))
        (PORT d[5] (3898:3898:3898) (4030:4030:4030))
        (PORT d[6] (5729:5729:5729) (5818:5818:5818))
        (PORT d[7] (4955:4955:4955) (5041:5041:5041))
        (PORT d[8] (4658:4658:4658) (4760:4760:4760))
        (PORT d[9] (5840:5840:5840) (5863:5863:5863))
        (PORT d[10] (4274:4274:4274) (4399:4399:4399))
        (PORT d[11] (4761:4761:4761) (4898:4898:4898))
        (PORT d[12] (3997:3997:3997) (4138:4138:4138))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6345:6345:6345) (5851:5851:5851))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2260:2260:2260))
        (PORT d[0] (6862:6862:6862) (6384:6384:6384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4814:4814:4814))
        (PORT d[1] (3991:3991:3991) (4147:4147:4147))
        (PORT d[2] (6498:6498:6498) (6493:6493:6493))
        (PORT d[3] (5452:5452:5452) (5566:5566:5566))
        (PORT d[4] (5170:5170:5170) (5293:5293:5293))
        (PORT d[5] (3900:3900:3900) (4030:4030:4030))
        (PORT d[6] (5731:5731:5731) (5818:5818:5818))
        (PORT d[7] (4957:4957:4957) (5041:5041:5041))
        (PORT d[8] (4660:4660:4660) (4760:4760:4760))
        (PORT d[9] (5842:5842:5842) (5863:5863:5863))
        (PORT d[10] (4276:4276:4276) (4399:4399:4399))
        (PORT d[11] (4763:4763:4763) (4898:4898:4898))
        (PORT d[12] (3999:3999:3999) (4138:4138:4138))
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (PORT ena (6337:6337:6337) (6094:6094:6094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (PORT d[0] (6337:6337:6337) (6094:6094:6094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4178:4178:4178))
        (PORT clk (2295:2295:2295) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7926:7926:7926) (7856:7856:7856))
        (PORT d[1] (6801:6801:6801) (6856:6856:6856))
        (PORT d[2] (6019:6019:6019) (6098:6098:6098))
        (PORT d[3] (3972:3972:3972) (4116:4116:4116))
        (PORT d[4] (5659:5659:5659) (5676:5676:5676))
        (PORT d[5] (4215:4215:4215) (4343:4343:4343))
        (PORT d[6] (3263:3263:3263) (3430:3430:3430))
        (PORT d[7] (3635:3635:3635) (3796:3796:3796))
        (PORT d[8] (7612:7612:7612) (7657:7657:7657))
        (PORT d[9] (5871:5871:5871) (5896:5896:5896))
        (PORT d[10] (4275:4275:4275) (4399:4399:4399))
        (PORT d[11] (5678:5678:5678) (5768:5768:5768))
        (PORT d[12] (4611:4611:4611) (4725:4725:4725))
        (PORT clk (2293:2293:2293) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (2961:2961:2961))
        (PORT clk (2293:2293:2293) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2250:2250:2250))
        (PORT d[0] (3758:3758:3758) (3495:3495:3495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7610:7610:7610) (7570:7570:7570))
        (PORT d[1] (6813:6813:6813) (6852:6852:6852))
        (PORT d[2] (6046:6046:6046) (6117:6117:6117))
        (PORT d[3] (3974:3974:3974) (4116:4116:4116))
        (PORT d[4] (5650:5650:5650) (5680:5680:5680))
        (PORT d[5] (4217:4217:4217) (4343:4343:4343))
        (PORT d[6] (3265:3265:3265) (3430:3430:3430))
        (PORT d[7] (3637:3637:3637) (3796:3796:3796))
        (PORT d[8] (7614:7614:7614) (7657:7657:7657))
        (PORT d[9] (5873:5873:5873) (5896:5896:5896))
        (PORT d[10] (4277:4277:4277) (4399:4399:4399))
        (PORT d[11] (5680:5680:5680) (5768:5768:5768))
        (PORT d[12] (4613:4613:4613) (4725:4725:4725))
        (PORT clk (2259:2259:2259) (2176:2176:2176))
        (PORT ena (6370:6370:6370) (6149:6149:6149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2176:2176:2176))
        (PORT d[0] (6370:6370:6370) (6149:6149:6149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5969:5969:5969) (5435:5435:5435))
        (PORT datab (1691:1691:1691) (1557:1557:1557))
        (PORT datac (3864:3864:3864) (3513:3513:3513))
        (PORT datad (1498:1498:1498) (1356:1356:1356))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3705:3705:3705))
        (PORT clk (2314:2314:2314) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4805:4805:4805))
        (PORT d[1] (4699:4699:4699) (4818:4818:4818))
        (PORT d[2] (6470:6470:6470) (6468:6468:6468))
        (PORT d[3] (5458:5458:5458) (5562:5562:5562))
        (PORT d[4] (5024:5024:5024) (5126:5126:5126))
        (PORT d[5] (6870:6870:6870) (6933:6933:6933))
        (PORT d[6] (4201:4201:4201) (4331:4331:4331))
        (PORT d[7] (4954:4954:4954) (5041:5041:5041))
        (PORT d[8] (4367:4367:4367) (4493:4493:4493))
        (PORT d[9] (6140:6140:6140) (6142:6142:6142))
        (PORT d[10] (4299:4299:4299) (4418:4418:4418))
        (PORT d[11] (4654:4654:4654) (4782:4782:4782))
        (PORT d[12] (4003:4003:4003) (4144:4144:4144))
        (PORT clk (2312:2312:2312) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8162:8162:8162) (7613:7613:7613))
        (PORT clk (2312:2312:2312) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2265:2265:2265))
        (PORT d[0] (8679:8679:8679) (8146:8146:8146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4779:4779:4779))
        (PORT d[1] (4660:4660:4660) (4772:4772:4772))
        (PORT d[2] (6496:6496:6496) (6492:6492:6492))
        (PORT d[3] (5460:5460:5460) (5562:5562:5562))
        (PORT d[4] (4735:4735:4735) (4866:4866:4866))
        (PORT d[5] (6872:6872:6872) (6933:6933:6933))
        (PORT d[6] (4203:4203:4203) (4331:4331:4331))
        (PORT d[7] (4956:4956:4956) (5041:5041:5041))
        (PORT d[8] (4369:4369:4369) (4493:4493:4493))
        (PORT d[9] (6142:6142:6142) (6142:6142:6142))
        (PORT d[10] (4301:4301:4301) (4418:4418:4418))
        (PORT d[11] (4656:4656:4656) (4782:4782:4782))
        (PORT d[12] (4005:4005:4005) (4144:4144:4144))
        (PORT clk (2278:2278:2278) (2191:2191:2191))
        (PORT ena (4523:4523:4523) (4340:4340:4340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2191:2191:2191))
        (PORT d[0] (4523:4523:4523) (4340:4340:4340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3685:3685:3685))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7531:7531:7531) (7470:7470:7470))
        (PORT d[1] (6848:6848:6848) (6904:6904:6904))
        (PORT d[2] (6338:6338:6338) (6399:6399:6399))
        (PORT d[3] (3954:3954:3954) (4095:4095:4095))
        (PORT d[4] (5622:5622:5622) (5638:5638:5638))
        (PORT d[5] (4228:4228:4228) (4348:4348:4348))
        (PORT d[6] (3255:3255:3255) (3421:3421:3421))
        (PORT d[7] (3641:3641:3641) (3803:3803:3803))
        (PORT d[8] (7960:7960:7960) (7981:7981:7981))
        (PORT d[9] (6393:6393:6393) (6376:6376:6376))
        (PORT d[10] (4299:4299:4299) (4417:4417:4417))
        (PORT d[11] (5702:5702:5702) (5795:5795:5795))
        (PORT d[12] (4556:4556:4556) (4670:4670:4670))
        (PORT clk (2304:2304:2304) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2590:2590:2590))
        (PORT clk (2304:2304:2304) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2258:2258:2258))
        (PORT d[0] (3434:3434:3434) (3164:3164:3164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7283:7283:7283) (7264:7264:7264))
        (PORT d[1] (6826:6826:6826) (6880:6880:6880))
        (PORT d[2] (6364:6364:6364) (6420:6420:6420))
        (PORT d[3] (3956:3956:3956) (4095:4095:4095))
        (PORT d[4] (5589:5589:5589) (5617:5617:5617))
        (PORT d[5] (4230:4230:4230) (4348:4348:4348))
        (PORT d[6] (3257:3257:3257) (3421:3421:3421))
        (PORT d[7] (3643:3643:3643) (3803:3803:3803))
        (PORT d[8] (7962:7962:7962) (7981:7981:7981))
        (PORT d[9] (6395:6395:6395) (6376:6376:6376))
        (PORT d[10] (4301:4301:4301) (4417:4417:4417))
        (PORT d[11] (5704:5704:5704) (5795:5795:5795))
        (PORT d[12] (4558:4558:4558) (4670:4670:4670))
        (PORT clk (2270:2270:2270) (2184:2184:2184))
        (PORT ena (2921:2921:2921) (2747:2747:2747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2184:2184:2184))
        (PORT d[0] (2921:2921:2921) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5970:5970:5970) (5435:5435:5435))
        (PORT datab (1421:1421:1421) (1254:1254:1254))
        (PORT datac (3865:3865:3865) (3514:3514:3514))
        (PORT datad (1494:1494:1494) (1367:1367:1367))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (3749:3749:3749) (3437:3437:3437))
        (PORT datac (186:186:186) (200:200:200))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (236:236:236))
        (PORT datab (218:218:218) (228:228:228))
        (PORT datac (1790:1790:1790) (1662:1662:1662))
        (PORT datad (2163:2163:2163) (1922:1922:1922))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3296:3296:3296))
        (PORT clk (2308:2308:2308) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3699:3699:3699))
        (PORT d[1] (3479:3479:3479) (3621:3621:3621))
        (PORT d[2] (5735:5735:5735) (5820:5820:5820))
        (PORT d[3] (5708:5708:5708) (5694:5694:5694))
        (PORT d[4] (8364:8364:8364) (8389:8389:8389))
        (PORT d[5] (4509:4509:4509) (4592:4592:4592))
        (PORT d[6] (3189:3189:3189) (3338:3338:3338))
        (PORT d[7] (3561:3561:3561) (3695:3695:3695))
        (PORT d[8] (7163:7163:7163) (7202:7202:7202))
        (PORT d[9] (6071:6071:6071) (6137:6137:6137))
        (PORT d[10] (6618:6618:6618) (6648:6648:6648))
        (PORT d[11] (6160:6160:6160) (6255:6255:6255))
        (PORT d[12] (5232:5232:5232) (5307:5307:5307))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2610:2610:2610))
        (PORT clk (2306:2306:2306) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2260:2260:2260))
        (PORT d[0] (3424:3424:3424) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3699:3699:3699))
        (PORT d[1] (3531:3531:3531) (3667:3667:3667))
        (PORT d[2] (5763:5763:5763) (5840:5840:5840))
        (PORT d[3] (5710:5710:5710) (5694:5694:5694))
        (PORT d[4] (8619:8619:8619) (8607:8607:8607))
        (PORT d[5] (4511:4511:4511) (4592:4592:4592))
        (PORT d[6] (3191:3191:3191) (3338:3338:3338))
        (PORT d[7] (3563:3563:3563) (3695:3695:3695))
        (PORT d[8] (7165:7165:7165) (7202:7202:7202))
        (PORT d[9] (6073:6073:6073) (6137:6137:6137))
        (PORT d[10] (6620:6620:6620) (6648:6648:6648))
        (PORT d[11] (6162:6162:6162) (6255:6255:6255))
        (PORT d[12] (5234:5234:5234) (5307:5307:5307))
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (PORT ena (6720:6720:6720) (6482:6482:6482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (PORT d[0] (6720:6720:6720) (6482:6482:6482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3592:3592:3592))
        (PORT clk (2332:2332:2332) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3326:3326:3326))
        (PORT d[1] (4125:4125:4125) (4189:4189:4189))
        (PORT d[2] (5415:5415:5415) (5508:5508:5508))
        (PORT d[3] (3517:3517:3517) (3646:3646:3646))
        (PORT d[4] (7356:7356:7356) (7424:7424:7424))
        (PORT d[5] (4143:4143:4143) (4215:4215:4215))
        (PORT d[6] (3520:3520:3520) (3660:3660:3660))
        (PORT d[7] (3140:3140:3140) (3284:3284:3284))
        (PORT d[8] (6610:6610:6610) (6682:6682:6682))
        (PORT d[9] (5170:5170:5170) (5291:5291:5291))
        (PORT d[10] (3504:3504:3504) (3640:3640:3640))
        (PORT d[11] (3191:3191:3191) (3341:3341:3341))
        (PORT d[12] (3088:3088:3088) (3220:3220:3220))
        (PORT clk (2330:2330:2330) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7128:7128:7128) (6461:6461:6461))
        (PORT clk (2330:2330:2330) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2285:2285:2285))
        (PORT d[0] (7645:7645:7645) (6994:6994:6994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3584:3584:3584))
        (PORT d[1] (4168:4168:4168) (4236:4236:4236))
        (PORT d[2] (5400:5400:5400) (5484:5484:5484))
        (PORT d[3] (3519:3519:3519) (3646:3646:3646))
        (PORT d[4] (7631:7631:7631) (7667:7667:7667))
        (PORT d[5] (4145:4145:4145) (4215:4215:4215))
        (PORT d[6] (3522:3522:3522) (3660:3660:3660))
        (PORT d[7] (3142:3142:3142) (3284:3284:3284))
        (PORT d[8] (6612:6612:6612) (6682:6682:6682))
        (PORT d[9] (5172:5172:5172) (5291:5291:5291))
        (PORT d[10] (3506:3506:3506) (3640:3640:3640))
        (PORT d[11] (3193:3193:3193) (3341:3341:3341))
        (PORT d[12] (3090:3090:3090) (3220:3220:3220))
        (PORT clk (2296:2296:2296) (2211:2211:2211))
        (PORT ena (5741:5741:5741) (5555:5555:5555))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2211:2211:2211))
        (PORT d[0] (5741:5741:5741) (5555:5555:5555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (918:918:918))
        (PORT datab (1449:1449:1449) (1389:1389:1389))
        (PORT datac (4592:4592:4592) (4211:4211:4211))
        (PORT datad (1802:1802:1802) (1652:1652:1652))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3297:3297:3297))
        (PORT clk (2286:2286:2286) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3642:3642:3642))
        (PORT d[1] (4295:4295:4295) (4389:4389:4389))
        (PORT d[2] (5392:5392:5392) (5495:5495:5495))
        (PORT d[3] (3506:3506:3506) (3633:3633:3633))
        (PORT d[4] (8338:8338:8338) (8360:8360:8360))
        (PORT d[5] (4866:4866:4866) (4920:4920:4920))
        (PORT d[6] (3848:3848:3848) (3964:3964:3964))
        (PORT d[7] (3569:3569:3569) (3703:3703:3703))
        (PORT d[8] (6874:6874:6874) (6935:6935:6935))
        (PORT d[9] (5747:5747:5747) (5837:5837:5837))
        (PORT d[10] (3218:3218:3218) (3360:3360:3360))
        (PORT d[11] (6485:6485:6485) (6556:6556:6556))
        (PORT d[12] (5254:5254:5254) (5338:5338:5338))
        (PORT clk (2284:2284:2284) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5758:5758:5758) (5320:5320:5320))
        (PORT clk (2284:2284:2284) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2238:2238:2238))
        (PORT d[0] (6275:6275:6275) (5853:5853:5853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3541:3541:3541) (3668:3668:3668))
        (PORT d[1] (4262:4262:4262) (4369:4369:4369))
        (PORT d[2] (5443:5443:5443) (5534:5534:5534))
        (PORT d[3] (3508:3508:3508) (3633:3633:3633))
        (PORT d[4] (8619:8619:8619) (8609:8609:8609))
        (PORT d[5] (4868:4868:4868) (4920:4920:4920))
        (PORT d[6] (3850:3850:3850) (3964:3964:3964))
        (PORT d[7] (3571:3571:3571) (3703:3703:3703))
        (PORT d[8] (6876:6876:6876) (6935:6935:6935))
        (PORT d[9] (5749:5749:5749) (5837:5837:5837))
        (PORT d[10] (3220:3220:3220) (3360:3360:3360))
        (PORT d[11] (6487:6487:6487) (6556:6556:6556))
        (PORT d[12] (5256:5256:5256) (5338:5338:5338))
        (PORT clk (2250:2250:2250) (2164:2164:2164))
        (PORT ena (6407:6407:6407) (6190:6190:6190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2164:2164:2164))
        (PORT d[0] (6407:6407:6407) (6190:6190:6190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3309:3309:3309))
        (PORT clk (2277:2277:2277) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3867:3867:3867) (3971:3971:3971))
        (PORT d[1] (4283:4283:4283) (4392:4392:4392))
        (PORT d[2] (5415:5415:5415) (5512:5512:5512))
        (PORT d[3] (3734:3734:3734) (3834:3834:3834))
        (PORT d[4] (8023:8023:8023) (8045:8045:8045))
        (PORT d[5] (3177:3177:3177) (3331:3331:3331))
        (PORT d[6] (3572:3572:3572) (3715:3715:3715))
        (PORT d[7] (3536:3536:3536) (3675:3675:3675))
        (PORT d[8] (6889:6889:6889) (6951:6951:6951))
        (PORT d[9] (5417:5417:5417) (5525:5525:5525))
        (PORT d[10] (3147:3147:3147) (3295:3295:3295))
        (PORT d[11] (6461:6461:6461) (6533:6533:6533))
        (PORT d[12] (5528:5528:5528) (5583:5583:5583))
        (PORT clk (2275:2275:2275) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2372:2372:2372))
        (PORT clk (2275:2275:2275) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2230:2230:2230))
        (PORT d[0] (3143:3143:3143) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4250:4250:4250))
        (PORT d[1] (4261:4261:4261) (4368:4368:4368))
        (PORT d[2] (5442:5442:5442) (5533:5533:5533))
        (PORT d[3] (3736:3736:3736) (3834:3834:3834))
        (PORT d[4] (8276:8276:8276) (8280:8280:8280))
        (PORT d[5] (3179:3179:3179) (3331:3331:3331))
        (PORT d[6] (3574:3574:3574) (3715:3715:3715))
        (PORT d[7] (3538:3538:3538) (3675:3675:3675))
        (PORT d[8] (6891:6891:6891) (6951:6951:6951))
        (PORT d[9] (5419:5419:5419) (5525:5525:5525))
        (PORT d[10] (3149:3149:3149) (3295:3295:3295))
        (PORT d[11] (6463:6463:6463) (6533:6533:6533))
        (PORT d[12] (5530:5530:5530) (5583:5583:5583))
        (PORT clk (2241:2241:2241) (2156:2156:2156))
        (PORT ena (6147:6147:6147) (5912:5912:5912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2156:2156:2156))
        (PORT d[0] (6147:6147:6147) (5912:5912:5912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (931:931:931))
        (PORT datab (1449:1449:1449) (1388:1388:1388))
        (PORT datac (4591:4591:4591) (4210:4210:4210))
        (PORT datad (978:978:978) (895:895:895))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3532:3532:3532))
        (PORT clk (2300:2300:2300) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4194:4194:4194))
        (PORT d[1] (3496:3496:3496) (3633:3633:3633))
        (PORT d[2] (6041:6041:6041) (6093:6093:6093))
        (PORT d[3] (5718:5718:5718) (5705:5705:5705))
        (PORT d[4] (8340:8340:8340) (8365:8365:8365))
        (PORT d[5] (4506:4506:4506) (4588:4588:4588))
        (PORT d[6] (3165:3165:3165) (3314:3314:3314))
        (PORT d[7] (3522:3522:3522) (3661:3661:3661))
        (PORT d[8] (7181:7181:7181) (7220:7220:7220))
        (PORT d[9] (5756:5756:5756) (5847:5847:5847))
        (PORT d[10] (3167:3167:3167) (3316:3316:3316))
        (PORT d[11] (6140:6140:6140) (6242:6242:6242))
        (PORT d[12] (5305:5305:5305) (5376:5376:5376))
        (PORT clk (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2610:2610:2610))
        (PORT clk (2298:2298:2298) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
        (PORT d[0] (3417:3417:3417) (3143:3143:3143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3929:3929:3929))
        (PORT d[1] (3480:3480:3480) (3609:3609:3609))
        (PORT d[2] (5731:5731:5731) (5808:5808:5808))
        (PORT d[3] (5720:5720:5720) (5705:5705:5705))
        (PORT d[4] (8366:8366:8366) (8389:8389:8389))
        (PORT d[5] (4508:4508:4508) (4588:4588:4588))
        (PORT d[6] (3167:3167:3167) (3314:3314:3314))
        (PORT d[7] (3524:3524:3524) (3661:3661:3661))
        (PORT d[8] (7183:7183:7183) (7220:7220:7220))
        (PORT d[9] (5758:5758:5758) (5847:5847:5847))
        (PORT d[10] (3169:3169:3169) (3316:3316:3316))
        (PORT d[11] (6142:6142:6142) (6242:6242:6242))
        (PORT d[12] (5307:5307:5307) (5376:5376:5376))
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (PORT ena (6490:6490:6490) (6239:6239:6239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (PORT d[0] (6490:6490:6490) (6239:6239:6239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3315:3315:3315))
        (PORT clk (2269:2269:2269) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4240:4240:4240))
        (PORT d[1] (4250:4250:4250) (4359:4359:4359))
        (PORT d[2] (5698:5698:5698) (5767:5767:5767))
        (PORT d[3] (3795:3795:3795) (3894:3894:3894))
        (PORT d[4] (8051:8051:8051) (8080:8080:8080))
        (PORT d[5] (3189:3189:3189) (3344:3344:3344))
        (PORT d[6] (3604:3604:3604) (3743:3743:3743))
        (PORT d[7] (3558:3558:3558) (3690:3690:3690))
        (PORT d[8] (6853:6853:6853) (6924:6924:6924))
        (PORT d[9] (5442:5442:5442) (5548:5548:5548))
        (PORT d[10] (3188:3188:3188) (3324:3324:3324))
        (PORT d[11] (6434:6434:6434) (6506:6506:6506))
        (PORT d[12] (5644:5644:5644) (5694:5694:5694))
        (PORT clk (2267:2267:2267) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2596:2596:2596))
        (PORT clk (2267:2267:2267) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (PORT d[0] (3399:3399:3399) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4155:4155:4155) (4240:4240:4240))
        (PORT d[1] (4548:4548:4548) (4620:4620:4620))
        (PORT d[2] (5411:5411:5411) (5502:5502:5502))
        (PORT d[3] (3797:3797:3797) (3894:3894:3894))
        (PORT d[4] (8345:8345:8345) (8346:8346:8346))
        (PORT d[5] (3191:3191:3191) (3344:3344:3344))
        (PORT d[6] (3606:3606:3606) (3743:3743:3743))
        (PORT d[7] (3560:3560:3560) (3690:3690:3690))
        (PORT d[8] (6855:6855:6855) (6924:6924:6924))
        (PORT d[9] (5444:5444:5444) (5548:5548:5548))
        (PORT d[10] (3190:3190:3190) (3324:3324:3324))
        (PORT d[11] (6436:6436:6436) (6506:6506:6506))
        (PORT d[12] (5646:5646:5646) (5694:5694:5694))
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (PORT ena (6171:6171:6171) (5933:5933:5933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (PORT d[0] (6171:6171:6171) (5933:5933:5933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (625:625:625))
        (PORT datab (1447:1447:1447) (1386:1386:1386))
        (PORT datac (4590:4590:4590) (4209:4209:4209))
        (PORT datad (952:952:952) (881:881:881))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3287:3287:3287))
        (PORT clk (2293:2293:2293) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3835:3835:3835) (3939:3939:3939))
        (PORT d[1] (3482:3482:3482) (3621:3621:3621))
        (PORT d[2] (5418:5418:5418) (5516:5516:5516))
        (PORT d[3] (5723:5723:5723) (5711:5711:5711))
        (PORT d[4] (8378:8378:8378) (8401:8401:8401))
        (PORT d[5] (4800:4800:4800) (4859:4859:4859))
        (PORT d[6] (3480:3480:3480) (3614:3614:3614))
        (PORT d[7] (3512:3512:3512) (3649:3649:3649))
        (PORT d[8] (7145:7145:7145) (7191:7191:7191))
        (PORT d[9] (6021:6021:6021) (6092:6092:6092))
        (PORT d[10] (3191:3191:3191) (3340:3340:3340))
        (PORT d[11] (6117:6117:6117) (6218:6218:6218))
        (PORT d[12] (5272:5272:5272) (5350:5350:5350))
        (PORT clk (2291:2291:2291) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3294:3294:3294))
        (PORT clk (2291:2291:2291) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2244:2244:2244))
        (PORT d[0] (4184:4184:4184) (3827:3827:3827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (3943:3943:3943))
        (PORT d[1] (3459:3459:3459) (3600:3600:3600))
        (PORT d[2] (5766:5766:5766) (5838:5838:5838))
        (PORT d[3] (5725:5725:5725) (5711:5711:5711))
        (PORT d[4] (8332:8332:8332) (8354:8354:8354))
        (PORT d[5] (4802:4802:4802) (4859:4859:4859))
        (PORT d[6] (3482:3482:3482) (3614:3614:3614))
        (PORT d[7] (3514:3514:3514) (3649:3649:3649))
        (PORT d[8] (7147:7147:7147) (7191:7191:7191))
        (PORT d[9] (6023:6023:6023) (6092:6092:6092))
        (PORT d[10] (3193:3193:3193) (3340:3340:3340))
        (PORT d[11] (6119:6119:6119) (6218:6218:6218))
        (PORT d[12] (5274:5274:5274) (5350:5350:5350))
        (PORT clk (2257:2257:2257) (2170:2170:2170))
        (PORT ena (6489:6489:6489) (6238:6238:6238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2170:2170:2170))
        (PORT d[0] (6489:6489:6489) (6238:6238:6238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (3616:3616:3616))
        (PORT clk (2326:2326:2326) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3318:3318:3318))
        (PORT d[1] (3586:3586:3586) (3725:3725:3725))
        (PORT d[2] (5401:5401:5401) (5497:5497:5497))
        (PORT d[3] (3788:3788:3788) (3885:3885:3885))
        (PORT d[4] (6738:6738:6738) (6853:6853:6853))
        (PORT d[5] (3542:3542:3542) (3683:3683:3683))
        (PORT d[6] (3525:3525:3525) (3665:3665:3665))
        (PORT d[7] (3210:3210:3210) (3348:3348:3348))
        (PORT d[8] (7114:7114:7114) (7111:7111:7111))
        (PORT d[9] (5137:5137:5137) (5264:5264:5264))
        (PORT d[10] (3510:3510:3510) (3646:3646:3646))
        (PORT d[11] (3167:3167:3167) (3317:3317:3317))
        (PORT d[12] (3148:3148:3148) (3290:3290:3290))
        (PORT clk (2324:2324:2324) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5848:5848:5848) (5310:5310:5310))
        (PORT clk (2324:2324:2324) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2278:2278:2278))
        (PORT d[0] (6365:6365:6365) (5843:5843:5843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3270:3270:3270))
        (PORT d[1] (3587:3587:3587) (3726:3726:3726))
        (PORT d[2] (5410:5410:5410) (5496:5496:5496))
        (PORT d[3] (3790:3790:3790) (3885:3885:3885))
        (PORT d[4] (7030:7030:7030) (7120:7120:7120))
        (PORT d[5] (3544:3544:3544) (3683:3683:3683))
        (PORT d[6] (3527:3527:3527) (3665:3665:3665))
        (PORT d[7] (3212:3212:3212) (3348:3348:3348))
        (PORT d[8] (7116:7116:7116) (7111:7111:7111))
        (PORT d[9] (5139:5139:5139) (5264:5264:5264))
        (PORT d[10] (3512:3512:3512) (3646:3646:3646))
        (PORT d[11] (3169:3169:3169) (3317:3317:3317))
        (PORT d[12] (3150:3150:3150) (3290:3290:3290))
        (PORT clk (2290:2290:2290) (2204:2204:2204))
        (PORT ena (5798:5798:5798) (5599:5599:5599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2204:2204:2204))
        (PORT d[0] (5798:5798:5798) (5599:5599:5599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (896:896:896))
        (PORT datab (1438:1438:1438) (1377:1377:1377))
        (PORT datac (4585:4585:4585) (4204:4204:4204))
        (PORT datad (1832:1832:1832) (1693:1693:1693))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (230:230:230))
        (PORT datac (1791:1791:1791) (1663:1663:1663))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (237:237:237))
        (PORT datab (222:222:222) (232:232:232))
        (PORT datac (1790:1790:1790) (1661:1661:1661))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (658:658:658) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5307:5307:5307))
        (PORT clk (2316:2316:2316) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5535:5535:5535) (5655:5655:5655))
        (PORT d[1] (5552:5552:5552) (5672:5672:5672))
        (PORT d[2] (5969:5969:5969) (6025:6025:6025))
        (PORT d[3] (6253:6253:6253) (6351:6351:6351))
        (PORT d[4] (4287:4287:4287) (4407:4407:4407))
        (PORT d[5] (6310:6310:6310) (6356:6356:6356))
        (PORT d[6] (6070:6070:6070) (6155:6155:6155))
        (PORT d[7] (6031:6031:6031) (6166:6166:6166))
        (PORT d[8] (4968:4968:4968) (5065:5065:5065))
        (PORT d[9] (5401:5401:5401) (5504:5504:5504))
        (PORT d[10] (5764:5764:5764) (5867:5867:5867))
        (PORT d[11] (5968:5968:5968) (6099:6099:6099))
        (PORT d[12] (5867:5867:5867) (5996:5996:5996))
        (PORT clk (2314:2314:2314) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5615:5615:5615) (5056:5056:5056))
        (PORT clk (2314:2314:2314) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2265:2265:2265))
        (PORT d[0] (6404:6404:6404) (5837:5837:5837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6168:6168:6168) (6237:6237:6237))
        (PORT d[1] (5231:5231:5231) (5380:5380:5380))
        (PORT d[2] (5435:5435:5435) (5546:5546:5546))
        (PORT d[3] (6255:6255:6255) (6351:6351:6351))
        (PORT d[4] (4979:4979:4979) (5065:5065:5065))
        (PORT d[5] (6312:6312:6312) (6356:6356:6356))
        (PORT d[6] (6072:6072:6072) (6155:6155:6155))
        (PORT d[7] (6033:6033:6033) (6166:6166:6166))
        (PORT d[8] (4970:4970:4970) (5065:5065:5065))
        (PORT d[9] (5403:5403:5403) (5504:5504:5504))
        (PORT d[10] (5766:5766:5766) (5867:5867:5867))
        (PORT d[11] (5970:5970:5970) (6099:6099:6099))
        (PORT d[12] (5869:5869:5869) (5996:5996:5996))
        (PORT clk (2280:2280:2280) (2191:2191:2191))
        (PORT ena (3721:3721:3721) (3547:3547:3547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2191:2191:2191))
        (PORT d[0] (3721:3721:3721) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4913:4913:4913) (5025:5025:5025))
        (PORT clk (2330:2330:2330) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6436:6436:6436) (6491:6491:6491))
        (PORT d[1] (5463:5463:5463) (5595:5595:5595))
        (PORT d[2] (5416:5416:5416) (5529:5529:5529))
        (PORT d[3] (6563:6563:6563) (6644:6644:6644))
        (PORT d[4] (4395:4395:4395) (4538:4538:4538))
        (PORT d[5] (6057:6057:6057) (6127:6127:6127))
        (PORT d[6] (6166:6166:6166) (6259:6259:6259))
        (PORT d[7] (6352:6352:6352) (6472:6472:6472))
        (PORT d[8] (7013:7013:7013) (7050:7050:7050))
        (PORT d[9] (5051:5051:5051) (5180:5180:5180))
        (PORT d[10] (6022:6022:6022) (6093:6093:6093))
        (PORT d[11] (6665:6665:6665) (6754:6754:6754))
        (PORT d[12] (6188:6188:6188) (6299:6299:6299))
        (PORT clk (2328:2328:2328) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6853:6853:6853) (6238:6238:6238))
        (PORT clk (2328:2328:2328) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2278:2278:2278))
        (PORT d[0] (7370:7370:7370) (6771:6771:6771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6463:6463:6463) (6514:6514:6514))
        (PORT d[1] (5490:5490:5490) (5619:5619:5619))
        (PORT d[2] (5070:5070:5070) (5199:5199:5199))
        (PORT d[3] (6565:6565:6565) (6644:6644:6644))
        (PORT d[4] (5744:5744:5744) (5836:5836:5836))
        (PORT d[5] (6059:6059:6059) (6127:6127:6127))
        (PORT d[6] (6168:6168:6168) (6259:6259:6259))
        (PORT d[7] (6354:6354:6354) (6472:6472:6472))
        (PORT d[8] (7015:7015:7015) (7050:7050:7050))
        (PORT d[9] (5053:5053:5053) (5180:5180:5180))
        (PORT d[10] (6024:6024:6024) (6093:6093:6093))
        (PORT d[11] (6667:6667:6667) (6754:6754:6754))
        (PORT d[12] (6190:6190:6190) (6299:6299:6299))
        (PORT clk (2294:2294:2294) (2204:2204:2204))
        (PORT ena (3763:3763:3763) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2204:2204:2204))
        (PORT d[0] (3763:3763:3763) (3574:3574:3574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6114:6114:6114) (5716:5716:5716))
        (PORT datab (1352:1352:1352) (1175:1175:1175))
        (PORT datac (5103:5103:5103) (4723:4723:4723))
        (PORT datad (1613:1613:1613) (1424:1424:1424))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4301:4301:4301))
        (PORT clk (2288:2288:2288) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5846:5846:5846) (5932:5932:5932))
        (PORT d[1] (5544:5544:5544) (5661:5661:5661))
        (PORT d[2] (5150:5150:5150) (5278:5278:5278))
        (PORT d[3] (5550:5550:5550) (5665:5665:5665))
        (PORT d[4] (4673:4673:4673) (4795:4795:4795))
        (PORT d[5] (5152:5152:5152) (5285:5285:5285))
        (PORT d[6] (5107:5107:5107) (5216:5216:5216))
        (PORT d[7] (5664:5664:5664) (5814:5814:5814))
        (PORT d[8] (4408:4408:4408) (4552:4552:4552))
        (PORT d[9] (5072:5072:5072) (5188:5188:5188))
        (PORT d[10] (5146:5146:5146) (5280:5280:5280))
        (PORT d[11] (5483:5483:5483) (5602:5602:5602))
        (PORT d[12] (5624:5624:5624) (5756:5756:5756))
        (PORT clk (2286:2286:2286) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6358:6358:6358) (5889:5889:5889))
        (PORT clk (2286:2286:2286) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2239:2239:2239))
        (PORT d[0] (6875:6875:6875) (6422:6422:6422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5553:5553:5553) (5667:5667:5667))
        (PORT d[1] (5496:5496:5496) (5615:5615:5615))
        (PORT d[2] (5178:5178:5178) (5300:5300:5300))
        (PORT d[3] (5552:5552:5552) (5665:5665:5665))
        (PORT d[4] (4964:4964:4964) (5060:5060:5060))
        (PORT d[5] (5154:5154:5154) (5285:5285:5285))
        (PORT d[6] (5109:5109:5109) (5216:5216:5216))
        (PORT d[7] (5666:5666:5666) (5814:5814:5814))
        (PORT d[8] (4410:4410:4410) (4552:4552:4552))
        (PORT d[9] (5074:5074:5074) (5188:5188:5188))
        (PORT d[10] (5148:5148:5148) (5280:5280:5280))
        (PORT d[11] (5485:5485:5485) (5602:5602:5602))
        (PORT d[12] (5626:5626:5626) (5756:5756:5756))
        (PORT clk (2252:2252:2252) (2165:2165:2165))
        (PORT ena (3756:3756:3756) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2165:2165:2165))
        (PORT d[0] (3756:3756:3756) (3563:3563:3563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4962:4962:4962))
        (PORT clk (2296:2296:2296) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6906:6906:6906) (6971:6971:6971))
        (PORT d[1] (6161:6161:6161) (6244:6244:6244))
        (PORT d[2] (4743:4743:4743) (4872:4872:4872))
        (PORT d[3] (6669:6669:6669) (6803:6803:6803))
        (PORT d[4] (4297:4297:4297) (4425:4425:4425))
        (PORT d[5] (6136:6136:6136) (6216:6216:6216))
        (PORT d[6] (6540:6540:6540) (6607:6607:6607))
        (PORT d[7] (5761:5761:5761) (5916:5916:5916))
        (PORT d[8] (4350:4350:4350) (4487:4487:4487))
        (PORT d[9] (4665:4665:4665) (4774:4774:4774))
        (PORT d[10] (6473:6473:6473) (6546:6546:6546))
        (PORT d[11] (7256:7256:7256) (7316:7316:7316))
        (PORT d[12] (5462:5462:5462) (5586:5586:5586))
        (PORT clk (2294:2294:2294) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4737:4737:4737) (4305:4305:4305))
        (PORT clk (2294:2294:2294) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2242:2242:2242))
        (PORT d[0] (5254:5254:5254) (4838:4838:4838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6957:6957:6957) (7017:7017:7017))
        (PORT d[1] (5883:5883:5883) (6005:6005:6005))
        (PORT d[2] (4756:4756:4756) (4868:4868:4868))
        (PORT d[3] (6671:6671:6671) (6803:6803:6803))
        (PORT d[4] (4649:4649:4649) (4755:4755:4755))
        (PORT d[5] (6138:6138:6138) (6216:6216:6216))
        (PORT d[6] (6542:6542:6542) (6607:6607:6607))
        (PORT d[7] (5763:5763:5763) (5916:5916:5916))
        (PORT d[8] (4352:4352:4352) (4487:4487:4487))
        (PORT d[9] (4667:4667:4667) (4774:4774:4774))
        (PORT d[10] (6475:6475:6475) (6546:6546:6546))
        (PORT d[11] (7258:7258:7258) (7316:7316:7316))
        (PORT d[12] (5464:5464:5464) (5586:5586:5586))
        (PORT clk (2260:2260:2260) (2168:2168:2168))
        (PORT ena (4107:4107:4107) (3894:3894:3894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2168:2168:2168))
        (PORT d[0] (4107:4107:4107) (3894:3894:3894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6112:6112:6112) (5715:5715:5715))
        (PORT datab (1973:1973:1973) (1692:1692:1692))
        (PORT datac (5106:5106:5106) (4727:4727:4727))
        (PORT datad (1288:1288:1288) (1195:1195:1195))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (5221:5221:5221))
        (PORT clk (2268:2268:2268) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6346:6346:6346) (6464:6464:6464))
        (PORT d[1] (5553:5553:5553) (5694:5694:5694))
        (PORT d[2] (5015:5015:5015) (5122:5122:5122))
        (PORT d[3] (6650:6650:6650) (6774:6774:6774))
        (PORT d[4] (4671:4671:4671) (4767:4767:4767))
        (PORT d[5] (5831:5831:5831) (5933:5933:5933))
        (PORT d[6] (6165:6165:6165) (6262:6262:6262))
        (PORT d[7] (6052:6052:6052) (6191:6191:6191))
        (PORT d[8] (4289:4289:4289) (4419:4419:4419))
        (PORT d[9] (4541:4541:4541) (4640:4640:4640))
        (PORT d[10] (6143:6143:6143) (6231:6231:6231))
        (PORT d[11] (6956:6956:6956) (7042:7042:7042))
        (PORT d[12] (5756:5756:5756) (5853:5853:5853))
        (PORT clk (2266:2266:2266) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (3987:3987:3987))
        (PORT clk (2266:2266:2266) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2215:2215:2215))
        (PORT d[0] (4829:4829:4829) (4520:4520:4520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6347:6347:6347) (6465:6465:6465))
        (PORT d[1] (5555:5555:5555) (5696:5696:5696))
        (PORT d[2] (4993:4993:4993) (5098:5098:5098))
        (PORT d[3] (6652:6652:6652) (6774:6774:6774))
        (PORT d[4] (4658:4658:4658) (4740:4740:4740))
        (PORT d[5] (5833:5833:5833) (5933:5933:5933))
        (PORT d[6] (6167:6167:6167) (6262:6262:6262))
        (PORT d[7] (6054:6054:6054) (6191:6191:6191))
        (PORT d[8] (4291:4291:4291) (4419:4419:4419))
        (PORT d[9] (4543:4543:4543) (4640:4640:4640))
        (PORT d[10] (6145:6145:6145) (6231:6231:6231))
        (PORT d[11] (6958:6958:6958) (7042:7042:7042))
        (PORT d[12] (5758:5758:5758) (5853:5853:5853))
        (PORT clk (2232:2232:2232) (2141:2141:2141))
        (PORT ena (3785:3785:3785) (3591:3591:3591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2141:2141:2141))
        (PORT d[0] (3785:3785:3785) (3591:3591:3591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5506:5506:5506) (5565:5565:5565))
        (PORT clk (2298:2298:2298) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (5910:5910:5910))
        (PORT d[1] (5828:5828:5828) (5924:5924:5924))
        (PORT d[2] (5135:5135:5135) (5254:5254:5254))
        (PORT d[3] (5942:5942:5942) (6057:6057:6057))
        (PORT d[4] (4938:4938:4938) (5032:5032:5032))
        (PORT d[5] (5694:5694:5694) (5784:5784:5784))
        (PORT d[6] (5771:5771:5771) (5881:5881:5881))
        (PORT d[7] (5671:5671:5671) (5822:5822:5822))
        (PORT d[8] (4643:4643:4643) (4764:4764:4764))
        (PORT d[9] (4351:4351:4351) (4503:4503:4503))
        (PORT d[10] (5761:5761:5761) (5852:5852:5852))
        (PORT d[11] (5905:5905:5905) (6013:6013:6013))
        (PORT d[12] (5523:5523:5523) (5661:5661:5661))
        (PORT clk (2296:2296:2296) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7562:7562:7562) (7043:7043:7043))
        (PORT clk (2296:2296:2296) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2246:2246:2246))
        (PORT d[0] (8079:8079:8079) (7576:7576:7576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5800:5800:5800) (5886:5886:5886))
        (PORT d[1] (5854:5854:5854) (5945:5945:5945))
        (PORT d[2] (5151:5151:5151) (5280:5280:5280))
        (PORT d[3] (5944:5944:5944) (6057:6057:6057))
        (PORT d[4] (4377:4377:4377) (4527:4527:4527))
        (PORT d[5] (5696:5696:5696) (5784:5784:5784))
        (PORT d[6] (5773:5773:5773) (5881:5881:5881))
        (PORT d[7] (5673:5673:5673) (5822:5822:5822))
        (PORT d[8] (4645:4645:4645) (4764:4764:4764))
        (PORT d[9] (4353:4353:4353) (4503:4503:4503))
        (PORT d[10] (5763:5763:5763) (5852:5852:5852))
        (PORT d[11] (5907:5907:5907) (6013:6013:6013))
        (PORT d[12] (5525:5525:5525) (5661:5661:5661))
        (PORT clk (2262:2262:2262) (2172:2172:2172))
        (PORT ena (3712:3712:3712) (3535:3535:3535))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2172:2172:2172))
        (PORT d[0] (3712:3712:3712) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6111:6111:6111) (5713:5713:5713))
        (PORT datab (1583:1583:1583) (1451:1451:1451))
        (PORT datac (5109:5109:5109) (4731:4731:4731))
        (PORT datad (1469:1469:1469) (1349:1349:1349))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (233:233:233))
        (PORT datac (4216:4216:4216) (3836:3836:3836))
        (PORT datad (179:179:179) (191:191:191))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4828:4828:4828) (4927:4927:4927))
        (PORT clk (2289:2289:2289) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6313:6313:6313) (6434:6434:6434))
        (PORT d[1] (5578:5578:5578) (5724:5724:5724))
        (PORT d[2] (5314:5314:5314) (5392:5392:5392))
        (PORT d[3] (6359:6359:6359) (6511:6511:6511))
        (PORT d[4] (4634:4634:4634) (4737:4737:4737))
        (PORT d[5] (5817:5817:5817) (5929:5929:5929))
        (PORT d[6] (6211:6211:6211) (6310:6310:6310))
        (PORT d[7] (6031:6031:6031) (6168:6168:6168))
        (PORT d[8] (4319:4319:4319) (4455:4455:4455))
        (PORT d[9] (4664:4664:4664) (4773:4773:4773))
        (PORT d[10] (6480:6480:6480) (6548:6548:6548))
        (PORT d[11] (7255:7255:7255) (7315:7315:7315))
        (PORT d[12] (5695:5695:5695) (5786:5786:5786))
        (PORT clk (2287:2287:2287) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6635:6635:6635) (6157:6157:6157))
        (PORT clk (2287:2287:2287) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2235:2235:2235))
        (PORT d[0] (7152:7152:7152) (6690:6690:6690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6339:6339:6339) (6458:6458:6458))
        (PORT d[1] (5872:5872:5872) (5993:5993:5993))
        (PORT d[2] (5291:5291:5291) (5369:5369:5369))
        (PORT d[3] (6361:6361:6361) (6511:6511:6511))
        (PORT d[4] (4636:4636:4636) (4740:4740:4740))
        (PORT d[5] (5819:5819:5819) (5929:5929:5929))
        (PORT d[6] (6213:6213:6213) (6310:6310:6310))
        (PORT d[7] (6033:6033:6033) (6168:6168:6168))
        (PORT d[8] (4321:4321:4321) (4455:4455:4455))
        (PORT d[9] (4666:4666:4666) (4773:4773:4773))
        (PORT d[10] (6482:6482:6482) (6548:6548:6548))
        (PORT d[11] (7257:7257:7257) (7315:7315:7315))
        (PORT d[12] (5697:5697:5697) (5786:5786:5786))
        (PORT clk (2253:2253:2253) (2161:2161:2161))
        (PORT ena (4051:4051:4051) (3853:3853:3853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2161:2161:2161))
        (PORT d[0] (4051:4051:4051) (3853:3853:3853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (5603:5603:5603))
        (PORT clk (2311:2311:2311) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6133:6133:6133) (6203:6203:6203))
        (PORT d[1] (5804:5804:5804) (5897:5897:5897))
        (PORT d[2] (5958:5958:5958) (6013:6013:6013))
        (PORT d[3] (6246:6246:6246) (6344:6344:6344))
        (PORT d[4] (4377:4377:4377) (4522:4522:4522))
        (PORT d[5] (5481:5481:5481) (5586:5586:5586))
        (PORT d[6] (6069:6069:6069) (6154:6154:6154))
        (PORT d[7] (6030:6030:6030) (6165:6165:6165))
        (PORT d[8] (4974:4974:4974) (5071:5071:5071))
        (PORT d[9] (5402:5402:5402) (5505:5505:5505))
        (PORT d[10] (5738:5738:5738) (5842:5842:5842))
        (PORT d[11] (5967:5967:5967) (6098:6098:6098))
        (PORT d[12] (5859:5859:5859) (5987:5987:5987))
        (PORT clk (2309:2309:2309) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4022:4022:4022))
        (PORT clk (2309:2309:2309) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2261:2261:2261))
        (PORT d[0] (4944:4944:4944) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (6205:6205:6205))
        (PORT d[1] (5232:5232:5232) (5380:5380:5380))
        (PORT d[2] (5458:5458:5458) (5569:5569:5569))
        (PORT d[3] (6248:6248:6248) (6344:6344:6344))
        (PORT d[4] (4950:4950:4950) (5036:5036:5036))
        (PORT d[5] (5483:5483:5483) (5586:5586:5586))
        (PORT d[6] (6071:6071:6071) (6154:6154:6154))
        (PORT d[7] (6032:6032:6032) (6165:6165:6165))
        (PORT d[8] (4976:4976:4976) (5071:5071:5071))
        (PORT d[9] (5404:5404:5404) (5505:5505:5505))
        (PORT d[10] (5740:5740:5740) (5842:5842:5842))
        (PORT d[11] (5969:5969:5969) (6098:6098:6098))
        (PORT d[12] (5861:5861:5861) (5987:5987:5987))
        (PORT clk (2275:2275:2275) (2187:2187:2187))
        (PORT ena (3773:3773:3773) (3560:3560:3560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2187:2187:2187))
        (PORT d[0] (3773:3773:3773) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6112:6112:6112) (5714:5714:5714))
        (PORT datab (1324:1324:1324) (1213:1213:1213))
        (PORT datac (5107:5107:5107) (4728:4728:4728))
        (PORT datad (1032:1032:1032) (895:895:895))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (344:344:344))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (4220:4220:4220) (3841:3841:3841))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (658:658:658) (735:735:735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4203:4203:4203))
        (PORT clk (2355:2355:2355) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6485:6485:6485) (6546:6546:6546))
        (PORT d[1] (5525:5525:5525) (5644:5644:5644))
        (PORT d[2] (4369:4369:4369) (4517:4517:4517))
        (PORT d[3] (7951:7951:7951) (7988:7988:7988))
        (PORT d[4] (5440:5440:5440) (5567:5567:5567))
        (PORT d[5] (5858:5858:5858) (5957:5957:5957))
        (PORT d[6] (6544:6544:6544) (6624:6624:6624))
        (PORT d[7] (6332:6332:6332) (6444:6444:6444))
        (PORT d[8] (5989:5989:5989) (6060:6060:6060))
        (PORT d[9] (6365:6365:6365) (6433:6433:6433))
        (PORT d[10] (7738:7738:7738) (7732:7732:7732))
        (PORT d[11] (8485:8485:8485) (8475:8475:8475))
        (PORT d[12] (6491:6491:6491) (6551:6551:6551))
        (PORT clk (2353:2353:2353) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6327:6327:6327) (5929:5929:5929))
        (PORT clk (2353:2353:2353) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2304:2304:2304))
        (PORT d[0] (6844:6844:6844) (6462:6462:6462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6199:6199:6199) (6299:6299:6299))
        (PORT d[1] (5503:5503:5503) (5624:5624:5624))
        (PORT d[2] (4371:4371:4371) (4517:4517:4517))
        (PORT d[3] (7953:7953:7953) (7988:7988:7988))
        (PORT d[4] (5440:5440:5440) (5564:5564:5564))
        (PORT d[5] (5860:5860:5860) (5957:5957:5957))
        (PORT d[6] (6546:6546:6546) (6624:6624:6624))
        (PORT d[7] (6334:6334:6334) (6444:6444:6444))
        (PORT d[8] (5991:5991:5991) (6060:6060:6060))
        (PORT d[9] (6367:6367:6367) (6433:6433:6433))
        (PORT d[10] (7740:7740:7740) (7732:7732:7732))
        (PORT d[11] (8487:8487:8487) (8475:8475:8475))
        (PORT d[12] (6493:6493:6493) (6551:6551:6551))
        (PORT clk (2319:2319:2319) (2230:2230:2230))
        (PORT ena (4360:4360:4360) (4124:4124:4124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2230:2230:2230))
        (PORT d[0] (4360:4360:4360) (4124:4124:4124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4324:4324:4324))
        (PORT clk (2327:2327:2327) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5522:5522:5522) (5638:5638:5638))
        (PORT d[1] (5177:5177:5177) (5321:5321:5321))
        (PORT d[2] (5665:5665:5665) (5754:5754:5754))
        (PORT d[3] (6556:6556:6556) (6636:6636:6636))
        (PORT d[4] (4394:4394:4394) (4541:4541:4541))
        (PORT d[5] (5804:5804:5804) (5889:5889:5889))
        (PORT d[6] (6367:6367:6367) (6429:6429:6429))
        (PORT d[7] (6351:6351:6351) (6471:6471:6471))
        (PORT d[8] (7014:7014:7014) (7051:7051:7051))
        (PORT d[9] (5092:5092:5092) (5214:5214:5214))
        (PORT d[10] (5783:5783:5783) (5880:5880:5880))
        (PORT d[11] (6300:6300:6300) (6412:6412:6412))
        (PORT d[12] (6180:6180:6180) (6290:6290:6290))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4194:4194:4194) (3787:3787:3787))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2275:2275:2275))
        (PORT d[0] (4711:4711:4711) (4320:4320:4320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6486:6486:6486) (6533:6533:6533))
        (PORT d[1] (5171:5171:5171) (5327:5327:5327))
        (PORT d[2] (5370:5370:5370) (5486:5486:5486))
        (PORT d[3] (6558:6558:6558) (6636:6636:6636))
        (PORT d[4] (4371:4371:4371) (4517:4517:4517))
        (PORT d[5] (5806:5806:5806) (5889:5889:5889))
        (PORT d[6] (6369:6369:6369) (6429:6429:6429))
        (PORT d[7] (6353:6353:6353) (6471:6471:6471))
        (PORT d[8] (7016:7016:7016) (7051:7051:7051))
        (PORT d[9] (5094:5094:5094) (5214:5214:5214))
        (PORT d[10] (5785:5785:5785) (5880:5880:5880))
        (PORT d[11] (6302:6302:6302) (6412:6412:6412))
        (PORT d[12] (6182:6182:6182) (6290:6290:6290))
        (PORT clk (2291:2291:2291) (2201:2201:2201))
        (PORT ena (3739:3739:3739) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2201:2201:2201))
        (PORT d[0] (3739:3739:3739) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5148:5148:5148) (4748:4748:4748))
        (PORT datab (1339:1339:1339) (1224:1224:1224))
        (PORT datac (1057:1057:1057) (915:915:915))
        (PORT datad (6089:6089:6089) (5710:5710:5710))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4365:4365:4365) (4445:4445:4445))
        (PORT clk (2356:2356:2356) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7541:7541:7541) (7582:7582:7582))
        (PORT d[1] (5538:5538:5538) (5658:5658:5658))
        (PORT d[2] (4714:4714:4714) (4835:4835:4835))
        (PORT d[3] (8267:8267:8267) (8288:8288:8288))
        (PORT d[4] (5751:5751:5751) (5851:5851:5851))
        (PORT d[5] (5855:5855:5855) (5963:5963:5963))
        (PORT d[6] (6523:6523:6523) (6604:6604:6604))
        (PORT d[7] (6638:6638:6638) (6728:6728:6728))
        (PORT d[8] (5988:5988:5988) (6059:6059:6059))
        (PORT d[9] (6058:6058:6058) (6141:6141:6141))
        (PORT d[10] (7717:7717:7717) (7710:7710:7710))
        (PORT d[11] (8482:8482:8482) (8477:8477:8477))
        (PORT d[12] (6465:6465:6465) (6532:6532:6532))
        (PORT clk (2354:2354:2354) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7017:7017:7017) (6357:6357:6357))
        (PORT clk (2354:2354:2354) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2304:2304:2304))
        (PORT d[0] (7534:7534:7534) (6890:6890:6890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6205:6205:6205) (6306:6306:6306))
        (PORT d[1] (5529:5529:5529) (5655:5655:5655))
        (PORT d[2] (4379:4379:4379) (4522:4522:4522))
        (PORT d[3] (8269:8269:8269) (8288:8288:8288))
        (PORT d[4] (5487:5487:5487) (5608:5608:5608))
        (PORT d[5] (5857:5857:5857) (5963:5963:5963))
        (PORT d[6] (6525:6525:6525) (6604:6604:6604))
        (PORT d[7] (6640:6640:6640) (6728:6728:6728))
        (PORT d[8] (5990:5990:5990) (6059:6059:6059))
        (PORT d[9] (6060:6060:6060) (6141:6141:6141))
        (PORT d[10] (7719:7719:7719) (7710:7710:7710))
        (PORT d[11] (8484:8484:8484) (8477:8477:8477))
        (PORT d[12] (6467:6467:6467) (6532:6532:6532))
        (PORT clk (2320:2320:2320) (2230:2230:2230))
        (PORT ena (4309:4309:4309) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2230:2230:2230))
        (PORT d[0] (4309:4309:4309) (4086:4086:4086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4465:4465:4465))
        (PORT clk (2356:2356:2356) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4941:4941:4941))
        (PORT d[1] (5552:5552:5552) (5680:5680:5680))
        (PORT d[2] (4333:4333:4333) (4468:4468:4468))
        (PORT d[3] (8265:8265:8265) (8286:8286:8286))
        (PORT d[4] (5127:5127:5127) (5271:5271:5271))
        (PORT d[5] (5832:5832:5832) (5939:5939:5939))
        (PORT d[6] (6751:6751:6751) (6794:6794:6794))
        (PORT d[7] (6676:6676:6676) (6761:6761:6761))
        (PORT d[8] (6015:6015:6015) (6079:6079:6079))
        (PORT d[9] (6374:6374:6374) (6435:6435:6435))
        (PORT d[10] (7682:7682:7682) (7677:7677:7677))
        (PORT d[11] (8824:8824:8824) (8793:8793:8793))
        (PORT d[12] (6465:6465:6465) (6533:6533:6533))
        (PORT clk (2354:2354:2354) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (3906:3906:3906))
        (PORT clk (2354:2354:2354) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2305:2305:2305))
        (PORT d[0] (4906:4906:4906) (4439:4439:4439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (6307:6307:6307))
        (PORT d[1] (5530:5530:5530) (5656:5656:5656))
        (PORT d[2] (4334:4334:4334) (4470:4470:4470))
        (PORT d[3] (8267:8267:8267) (8286:8286:8286))
        (PORT d[4] (5153:5153:5153) (5295:5295:5295))
        (PORT d[5] (5834:5834:5834) (5939:5939:5939))
        (PORT d[6] (6753:6753:6753) (6794:6794:6794))
        (PORT d[7] (6678:6678:6678) (6761:6761:6761))
        (PORT d[8] (6017:6017:6017) (6079:6079:6079))
        (PORT d[9] (6376:6376:6376) (6435:6435:6435))
        (PORT d[10] (7684:7684:7684) (7677:7677:7677))
        (PORT d[11] (8826:8826:8826) (8793:8793:8793))
        (PORT d[12] (6467:6467:6467) (6533:6533:6533))
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (PORT ena (4310:4310:4310) (4087:4087:4087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (PORT d[0] (4310:4310:4310) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5146:5146:5146) (4746:4746:4746))
        (PORT datab (1348:1348:1348) (1227:1227:1227))
        (PORT datac (1463:1463:1463) (1337:1337:1337))
        (PORT datad (6088:6088:6088) (5708:5708:5708))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4025:4025:4025) (4115:4115:4115))
        (PORT clk (2343:2343:2343) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6931:6931:6931) (7022:7022:7022))
        (PORT d[1] (6517:6517:6517) (6613:6613:6613))
        (PORT d[2] (5284:5284:5284) (5362:5362:5362))
        (PORT d[3] (7287:7287:7287) (7382:7382:7382))
        (PORT d[4] (4941:4941:4941) (5031:5031:5031))
        (PORT d[5] (6113:6113:6113) (6200:6200:6200))
        (PORT d[6] (6170:6170:6170) (6259:6259:6259))
        (PORT d[7] (5683:5683:5683) (5837:5837:5837))
        (PORT d[8] (4008:4008:4008) (4161:4161:4161))
        (PORT d[9] (4320:4320:4320) (4452:4452:4452))
        (PORT d[10] (7085:7085:7085) (7121:7121:7121))
        (PORT d[11] (8209:8209:8209) (8211:8211:8211))
        (PORT d[12] (5823:5823:5823) (5921:5921:5921))
        (PORT clk (2341:2341:2341) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7471:7471:7471) (6917:6917:6917))
        (PORT clk (2341:2341:2341) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2291:2291:2291))
        (PORT d[0] (7988:7988:7988) (7450:7450:7450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6941:6941:6941) (7022:7022:7022))
        (PORT d[1] (6840:6840:6840) (6906:6906:6906))
        (PORT d[2] (5692:5692:5692) (5751:5751:5751))
        (PORT d[3] (7289:7289:7289) (7382:7382:7382))
        (PORT d[4] (6041:6041:6041) (6111:6111:6111))
        (PORT d[5] (6115:6115:6115) (6200:6200:6200))
        (PORT d[6] (6172:6172:6172) (6259:6259:6259))
        (PORT d[7] (5685:5685:5685) (5837:5837:5837))
        (PORT d[8] (4010:4010:4010) (4161:4161:4161))
        (PORT d[9] (4322:4322:4322) (4452:4452:4452))
        (PORT d[10] (7087:7087:7087) (7121:7121:7121))
        (PORT d[11] (8211:8211:8211) (8211:8211:8211))
        (PORT d[12] (5825:5825:5825) (5921:5921:5921))
        (PORT clk (2307:2307:2307) (2217:2217:2217))
        (PORT ena (3676:3676:3676) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2217:2217:2217))
        (PORT d[0] (3676:3676:3676) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4341:4341:4341))
        (PORT clk (2320:2320:2320) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6119:6119:6119) (6193:6193:6193))
        (PORT d[1] (5222:5222:5222) (5368:5368:5368))
        (PORT d[2] (5704:5704:5704) (5790:5790:5790))
        (PORT d[3] (6253:6253:6253) (6352:6352:6352))
        (PORT d[4] (4349:4349:4349) (4495:4495:4495))
        (PORT d[5] (6379:6379:6379) (6420:6420:6420))
        (PORT d[6] (5841:5841:5841) (5953:5953:5953))
        (PORT d[7] (6331:6331:6331) (6451:6451:6451))
        (PORT d[8] (4957:4957:4957) (5053:5053:5053))
        (PORT d[9] (5395:5395:5395) (5497:5497:5497))
        (PORT d[10] (5774:5774:5774) (5871:5871:5871))
        (PORT d[11] (6326:6326:6326) (6430:6430:6430))
        (PORT d[12] (5901:5901:5901) (6024:6024:6024))
        (PORT clk (2318:2318:2318) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4374:4374:4374) (4032:4032:4032))
        (PORT clk (2318:2318:2318) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2268:2268:2268))
        (PORT d[0] (4891:4891:4891) (4565:4565:4565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6145:6145:6145) (6217:6217:6217))
        (PORT d[1] (5418:5418:5418) (5541:5541:5541))
        (PORT d[2] (6002:6002:6002) (6054:6054:6054))
        (PORT d[3] (6255:6255:6255) (6352:6352:6352))
        (PORT d[4] (4375:4375:4375) (4518:4518:4518))
        (PORT d[5] (6381:6381:6381) (6420:6420:6420))
        (PORT d[6] (5843:5843:5843) (5953:5953:5953))
        (PORT d[7] (6333:6333:6333) (6451:6451:6451))
        (PORT d[8] (4959:4959:4959) (5053:5053:5053))
        (PORT d[9] (5397:5397:5397) (5497:5497:5497))
        (PORT d[10] (5776:5776:5776) (5871:5871:5871))
        (PORT d[11] (6328:6328:6328) (6430:6430:6430))
        (PORT d[12] (5903:5903:5903) (6024:6024:6024))
        (PORT clk (2284:2284:2284) (2194:2194:2194))
        (PORT ena (3787:3787:3787) (3602:3602:3602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2194:2194:2194))
        (PORT d[0] (3787:3787:3787) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6131:6131:6131) (5752:5752:5752))
        (PORT datab (974:974:974) (903:903:903))
        (PORT datac (1488:1488:1488) (1352:1352:1352))
        (PORT datad (5102:5102:5102) (4711:4711:4711))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4179:4179:4179) (4318:4318:4318))
        (PORT clk (2335:2335:2335) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5758:5758:5758) (5853:5853:5853))
        (PORT d[1] (5223:5223:5223) (5375:5375:5375))
        (PORT d[2] (5356:5356:5356) (5456:5456:5456))
        (PORT d[3] (6867:6867:6867) (6930:6930:6930))
        (PORT d[4] (5468:5468:5468) (5583:5583:5583))
        (PORT d[5] (6110:6110:6110) (6175:6175:6175))
        (PORT d[6] (6496:6496:6496) (6566:6566:6566))
        (PORT d[7] (6676:6676:6676) (6772:6772:6772))
        (PORT d[8] (6716:6716:6716) (6778:6778:6778))
        (PORT d[9] (6862:6862:6862) (6838:6838:6838))
        (PORT d[10] (6332:6332:6332) (6377:6377:6377))
        (PORT d[11] (6987:6987:6987) (7048:7048:7048))
        (PORT d[12] (6493:6493:6493) (6585:6585:6585))
        (PORT clk (2333:2333:2333) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6289:6289:6289) (5828:5828:5828))
        (PORT clk (2333:2333:2333) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2283:2283:2283))
        (PORT d[0] (6806:6806:6806) (6361:6361:6361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5767:5767:5767) (5851:5851:5851))
        (PORT d[1] (5482:5482:5482) (5613:5613:5613))
        (PORT d[2] (5316:5316:5316) (5408:5408:5408))
        (PORT d[3] (6869:6869:6869) (6930:6930:6930))
        (PORT d[4] (5421:5421:5421) (5538:5538:5538))
        (PORT d[5] (6112:6112:6112) (6175:6175:6175))
        (PORT d[6] (6498:6498:6498) (6566:6566:6566))
        (PORT d[7] (6678:6678:6678) (6772:6772:6772))
        (PORT d[8] (6718:6718:6718) (6778:6778:6778))
        (PORT d[9] (6864:6864:6864) (6838:6838:6838))
        (PORT d[10] (6334:6334:6334) (6377:6377:6377))
        (PORT d[11] (6989:6989:6989) (7048:7048:7048))
        (PORT d[12] (6495:6495:6495) (6585:6585:6585))
        (PORT clk (2299:2299:2299) (2209:2209:2209))
        (PORT ena (3991:3991:3991) (3782:3782:3782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2209:2209:2209))
        (PORT d[0] (3991:3991:3991) (3782:3782:3782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4620:4620:4620))
        (PORT clk (2334:2334:2334) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5511:5511:5511) (5629:5629:5629))
        (PORT d[1] (5222:5222:5222) (5374:5374:5374))
        (PORT d[2] (5373:5373:5373) (5488:5488:5488))
        (PORT d[3] (6805:6805:6805) (6869:6869:6869))
        (PORT d[4] (5716:5716:5716) (5813:5813:5813))
        (PORT d[5] (6110:6110:6110) (6174:6174:6174))
        (PORT d[6] (6486:6486:6486) (6563:6563:6563))
        (PORT d[7] (6629:6629:6629) (6727:6727:6727))
        (PORT d[8] (7007:7007:7007) (7043:7043:7043))
        (PORT d[9] (4723:4723:4723) (4871:4871:4871))
        (PORT d[10] (6106:6106:6106) (6177:6177:6177))
        (PORT d[11] (6640:6640:6640) (6736:6736:6736))
        (PORT d[12] (6481:6481:6481) (6572:6572:6572))
        (PORT clk (2332:2332:2332) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4794:4794:4794) (4325:4325:4325))
        (PORT clk (2332:2332:2332) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2282:2282:2282))
        (PORT d[0] (5311:5311:5311) (4858:4858:4858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (5604:5604:5604))
        (PORT d[1] (5200:5200:5200) (5350:5350:5350))
        (PORT d[2] (5054:5054:5054) (5188:5188:5188))
        (PORT d[3] (6807:6807:6807) (6869:6869:6869))
        (PORT d[4] (5453:5453:5453) (5571:5571:5571))
        (PORT d[5] (6112:6112:6112) (6174:6174:6174))
        (PORT d[6] (6488:6488:6488) (6563:6563:6563))
        (PORT d[7] (6631:6631:6631) (6727:6727:6727))
        (PORT d[8] (7009:7009:7009) (7043:7043:7043))
        (PORT d[9] (4725:4725:4725) (4871:4871:4871))
        (PORT d[10] (6108:6108:6108) (6177:6177:6177))
        (PORT d[11] (6642:6642:6642) (6736:6736:6736))
        (PORT d[12] (6483:6483:6483) (6572:6572:6572))
        (PORT clk (2298:2298:2298) (2208:2208:2208))
        (PORT ena (3718:3718:3718) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2208:2208:2208))
        (PORT d[0] (3718:3718:3718) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6123:6123:6123) (5744:5744:5744))
        (PORT datab (1389:1389:1389) (1210:1210:1210))
        (PORT datac (1332:1332:1332) (1168:1168:1168))
        (PORT datad (5095:5095:5095) (4703:4703:4703))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (228:228:228))
        (PORT datac (4578:4578:4578) (4182:4182:4182))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (350:350:350))
        (PORT datab (220:220:220) (230:230:230))
        (PORT datac (4581:4581:4581) (4185:4185:4185))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3912:3912:3912) (4089:4089:4089))
        (PORT clk (2346:2346:2346) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7215:7215:7215) (7270:7270:7270))
        (PORT d[1] (4795:4795:4795) (4955:4955:4955))
        (PORT d[2] (5727:5727:5727) (5785:5785:5785))
        (PORT d[3] (7622:7622:7622) (7690:7690:7690))
        (PORT d[4] (5743:5743:5743) (5849:5849:5849))
        (PORT d[5] (5179:5179:5179) (5333:5333:5333))
        (PORT d[6] (6265:6265:6265) (6351:6351:6351))
        (PORT d[7] (6042:6042:6042) (6171:6171:6171))
        (PORT d[8] (3984:3984:3984) (4137:4137:4137))
        (PORT d[9] (6945:6945:6945) (6954:6954:6954))
        (PORT d[10] (7431:7431:7431) (7440:7440:7440))
        (PORT d[11] (8181:8181:8181) (8189:8189:8189))
        (PORT d[12] (5796:5796:5796) (5903:5903:5903))
        (PORT clk (2344:2344:2344) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4421:4421:4421) (3989:3989:3989))
        (PORT clk (2344:2344:2344) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2293:2293:2293))
        (PORT d[0] (4938:4938:4938) (4522:4522:4522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6934:6934:6934) (7023:7023:7023))
        (PORT d[1] (4822:4822:4822) (4975:4975:4975))
        (PORT d[2] (5705:5705:5705) (5765:5765:5765))
        (PORT d[3] (7624:7624:7624) (7690:7690:7690))
        (PORT d[4] (5769:5769:5769) (5873:5873:5873))
        (PORT d[5] (5181:5181:5181) (5333:5333:5333))
        (PORT d[6] (6267:6267:6267) (6351:6351:6351))
        (PORT d[7] (6044:6044:6044) (6171:6171:6171))
        (PORT d[8] (3986:3986:3986) (4137:4137:4137))
        (PORT d[9] (6947:6947:6947) (6954:6954:6954))
        (PORT d[10] (7433:7433:7433) (7440:7440:7440))
        (PORT d[11] (8183:8183:8183) (8189:8189:8189))
        (PORT d[12] (5798:5798:5798) (5903:5903:5903))
        (PORT clk (2310:2310:2310) (2219:2219:2219))
        (PORT ena (3669:3669:3669) (3487:3487:3487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2219:2219:2219))
        (PORT d[0] (3669:3669:3669) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5188:5188:5188))
        (PORT clk (2363:2363:2363) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5496:5496:5496))
        (PORT d[1] (6387:6387:6387) (6443:6443:6443))
        (PORT d[2] (4610:4610:4610) (4727:4727:4727))
        (PORT d[3] (5131:5131:5131) (5262:5262:5262))
        (PORT d[4] (5074:5074:5074) (5188:5188:5188))
        (PORT d[5] (6460:6460:6460) (6540:6540:6540))
        (PORT d[6] (4291:4291:4291) (4429:4429:4429))
        (PORT d[7] (5138:5138:5138) (5257:5257:5257))
        (PORT d[8] (5057:5057:5057) (5181:5181:5181))
        (PORT d[9] (5445:5445:5445) (5562:5562:5562))
        (PORT d[10] (4661:4661:4661) (4753:4753:4753))
        (PORT d[11] (9399:9399:9399) (9338:9338:9338))
        (PORT d[12] (7456:7456:7456) (7470:7470:7470))
        (PORT clk (2361:2361:2361) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6002:6002:6002) (5518:5518:5518))
        (PORT clk (2361:2361:2361) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2315:2315:2315))
        (PORT d[0] (6519:6519:6519) (6051:6051:6051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5380:5380:5380) (5472:5472:5472))
        (PORT d[1] (6389:6389:6389) (6443:6443:6443))
        (PORT d[2] (4360:4360:4360) (4492:4492:4492))
        (PORT d[3] (5133:5133:5133) (5262:5262:5262))
        (PORT d[4] (5052:5052:5052) (5164:5164:5164))
        (PORT d[5] (6462:6462:6462) (6540:6540:6540))
        (PORT d[6] (4293:4293:4293) (4429:4429:4429))
        (PORT d[7] (5140:5140:5140) (5257:5257:5257))
        (PORT d[8] (5059:5059:5059) (5181:5181:5181))
        (PORT d[9] (5447:5447:5447) (5562:5562:5562))
        (PORT d[10] (4663:4663:4663) (4753:4753:4753))
        (PORT d[11] (9401:9401:9401) (9338:9338:9338))
        (PORT d[12] (7458:7458:7458) (7470:7470:7470))
        (PORT clk (2327:2327:2327) (2241:2241:2241))
        (PORT ena (6345:6345:6345) (6110:6110:6110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2241:2241:2241))
        (PORT d[0] (6345:6345:6345) (6110:6110:6110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5145:5145:5145) (4745:4745:4745))
        (PORT datab (688:688:688) (639:639:639))
        (PORT datac (1855:1855:1855) (1708:1708:1708))
        (PORT datad (6086:6086:6086) (5707:5707:5707))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3972:3972:3972))
        (PORT clk (2313:2313:2313) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6707:6707:6707))
        (PORT d[1] (5902:5902:5902) (6034:6034:6034))
        (PORT d[2] (5352:5352:5352) (5426:5426:5426))
        (PORT d[3] (6656:6656:6656) (6772:6772:6772))
        (PORT d[4] (4612:4612:4612) (4720:4720:4720))
        (PORT d[5] (5556:5556:5556) (5679:5679:5679))
        (PORT d[6] (5546:5546:5546) (5671:5671:5671))
        (PORT d[7] (5680:5680:5680) (5836:5836:5836))
        (PORT d[8] (4023:4023:4023) (4167:4167:4167))
        (PORT d[9] (4971:4971:4971) (5059:5059:5059))
        (PORT d[10] (6806:6806:6806) (6856:6856:6856))
        (PORT d[11] (7573:7573:7573) (7619:7619:7619))
        (PORT d[12] (5201:5201:5201) (5343:5343:5343))
        (PORT clk (2311:2311:2311) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7438:7438:7438) (6903:6903:6903))
        (PORT clk (2311:2311:2311) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2260:2260:2260))
        (PORT d[0] (7955:7955:7955) (7436:7436:7436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6927:6927:6927) (7007:7007:7007))
        (PORT d[1] (6211:6211:6211) (6324:6324:6324))
        (PORT d[2] (5038:5038:5038) (5140:5140:5140))
        (PORT d[3] (6658:6658:6658) (6772:6772:6772))
        (PORT d[4] (4891:4891:4891) (4969:4969:4969))
        (PORT d[5] (5558:5558:5558) (5679:5679:5679))
        (PORT d[6] (5548:5548:5548) (5671:5671:5671))
        (PORT d[7] (5682:5682:5682) (5836:5836:5836))
        (PORT d[8] (4025:4025:4025) (4167:4167:4167))
        (PORT d[9] (4973:4973:4973) (5059:5059:5059))
        (PORT d[10] (6808:6808:6808) (6856:6856:6856))
        (PORT d[11] (7575:7575:7575) (7619:7619:7619))
        (PORT d[12] (5203:5203:5203) (5343:5343:5343))
        (PORT clk (2277:2277:2277) (2186:2186:2186))
        (PORT ena (4377:4377:4377) (4153:4153:4153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2186:2186:2186))
        (PORT d[0] (4377:4377:4377) (4153:4153:4153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5917:5917:5917) (6001:6001:6001))
        (PORT clk (2369:2369:2369) (2323:2323:2323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5174:5174:5174))
        (PORT d[1] (6080:6080:6080) (6156:6156:6156))
        (PORT d[2] (4922:4922:4922) (5012:5012:5012))
        (PORT d[3] (8836:8836:8836) (8808:8808:8808))
        (PORT d[4] (5452:5452:5452) (5532:5532:5532))
        (PORT d[5] (6138:6138:6138) (6236:6236:6236))
        (PORT d[6] (7236:7236:7236) (7276:7276:7276))
        (PORT d[7] (4818:4818:4818) (4955:4955:4955))
        (PORT d[8] (5359:5359:5359) (5467:5467:5467))
        (PORT d[9] (5759:5759:5759) (5855:5855:5855))
        (PORT d[10] (8346:8346:8346) (8301:8301:8301))
        (PORT d[11] (9104:9104:9104) (9064:9064:9064))
        (PORT d[12] (7143:7143:7143) (7174:7174:7174))
        (PORT clk (2367:2367:2367) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3310:3310:3310))
        (PORT clk (2367:2367:2367) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2323:2323:2323))
        (PORT d[0] (4110:4110:4110) (3843:3843:3843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5069:5069:5069) (5176:5176:5176))
        (PORT d[1] (6082:6082:6082) (6156:6156:6156))
        (PORT d[2] (4393:4393:4393) (4531:4531:4531))
        (PORT d[3] (8838:8838:8838) (8808:8808:8808))
        (PORT d[4] (5467:5467:5467) (5559:5559:5559))
        (PORT d[5] (6140:6140:6140) (6236:6236:6236))
        (PORT d[6] (7238:7238:7238) (7276:7276:7276))
        (PORT d[7] (4820:4820:4820) (4955:4955:4955))
        (PORT d[8] (5361:5361:5361) (5467:5467:5467))
        (PORT d[9] (5761:5761:5761) (5855:5855:5855))
        (PORT d[10] (8348:8348:8348) (8301:8301:8301))
        (PORT d[11] (9106:9106:9106) (9064:9064:9064))
        (PORT d[12] (7145:7145:7145) (7174:7174:7174))
        (PORT clk (2333:2333:2333) (2249:2249:2249))
        (PORT ena (3258:3258:3258) (3068:3068:3068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2249:2249:2249))
        (PORT d[0] (3258:3258:3258) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3638:3638:3638) (3266:3266:3266))
        (PORT datab (1700:1700:1700) (1585:1585:1585))
        (PORT datac (5579:5579:5579) (5189:5189:5189))
        (PORT datad (649:649:649) (602:602:602))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (230:230:230))
        (PORT datac (4579:4579:4579) (4183:4183:4183))
        (PORT datad (1222:1222:1222) (1118:1118:1118))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4413:4413:4413))
        (PORT clk (2367:2367:2367) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5091:5091:5091) (5203:5203:5203))
        (PORT d[1] (6200:6200:6200) (6299:6299:6299))
        (PORT d[2] (4658:4658:4658) (4772:4772:4772))
        (PORT d[3] (8842:8842:8842) (8815:8815:8815))
        (PORT d[4] (5430:5430:5430) (5523:5523:5523))
        (PORT d[5] (6452:6452:6452) (6531:6531:6531))
        (PORT d[6] (7172:7172:7172) (7220:7220:7220))
        (PORT d[7] (5109:5109:5109) (5232:5232:5232))
        (PORT d[8] (5359:5359:5359) (5464:5464:5464))
        (PORT d[9] (5697:5697:5697) (5802:5802:5802))
        (PORT d[10] (8648:8648:8648) (8580:8580:8580))
        (PORT d[11] (9095:9095:9095) (9055:9055:9055))
        (PORT d[12] (7119:7119:7119) (7151:7151:7151))
        (PORT clk (2365:2365:2365) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4439:4439:4439) (4018:4018:4018))
        (PORT clk (2365:2365:2365) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2321:2321:2321))
        (PORT d[0] (4969:4969:4969) (4546:4546:4546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5449:5449:5449))
        (PORT d[1] (6202:6202:6202) (6299:6299:6299))
        (PORT d[2] (4371:4371:4371) (4508:4508:4508))
        (PORT d[3] (8844:8844:8844) (8815:8815:8815))
        (PORT d[4] (5456:5456:5456) (5547:5547:5547))
        (PORT d[5] (6454:6454:6454) (6531:6531:6531))
        (PORT d[6] (7174:7174:7174) (7220:7220:7220))
        (PORT d[7] (5111:5111:5111) (5232:5232:5232))
        (PORT d[8] (5361:5361:5361) (5464:5464:5464))
        (PORT d[9] (5699:5699:5699) (5802:5802:5802))
        (PORT d[10] (8650:8650:8650) (8580:8580:8580))
        (PORT d[11] (9097:9097:9097) (9055:9055:9055))
        (PORT d[12] (7121:7121:7121) (7151:7151:7151))
        (PORT clk (2331:2331:2331) (2247:2247:2247))
        (PORT ena (6294:6294:6294) (6073:6073:6073))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2247:2247:2247))
        (PORT d[0] (6294:6294:6294) (6073:6073:6073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (6058:6058:6058))
        (PORT clk (2356:2356:2356) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (4962:4962:4962))
        (PORT d[1] (5521:5521:5521) (5646:5646:5646))
        (PORT d[2] (4659:4659:4659) (4780:4780:4780))
        (PORT d[3] (8259:8259:8259) (8272:8272:8272))
        (PORT d[4] (5126:5126:5126) (5270:5270:5270))
        (PORT d[5] (5802:5802:5802) (5914:5914:5914))
        (PORT d[6] (6827:6827:6827) (6894:6894:6894))
        (PORT d[7] (6647:6647:6647) (6740:6740:6740))
        (PORT d[8] (5668:5668:5668) (5757:5757:5757))
        (PORT d[9] (6084:6084:6084) (6169:6169:6169))
        (PORT d[10] (8057:8057:8057) (8027:8027:8027))
        (PORT d[11] (8797:8797:8797) (8773:8773:8773))
        (PORT d[12] (6840:6840:6840) (6891:6891:6891))
        (PORT clk (2354:2354:2354) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6627:6627:6627) (6207:6207:6207))
        (PORT clk (2354:2354:2354) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2305:2305:2305))
        (PORT d[0] (7144:7144:7144) (6740:6740:6740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4807:4807:4807) (4938:4938:4938))
        (PORT d[1] (5776:5776:5776) (5878:5878:5878))
        (PORT d[2] (4400:4400:4400) (4544:4544:4544))
        (PORT d[3] (8261:8261:8261) (8272:8272:8272))
        (PORT d[4] (5445:5445:5445) (5567:5567:5567))
        (PORT d[5] (5804:5804:5804) (5914:5914:5914))
        (PORT d[6] (6829:6829:6829) (6894:6894:6894))
        (PORT d[7] (6649:6649:6649) (6740:6740:6740))
        (PORT d[8] (5670:5670:5670) (5757:5757:5757))
        (PORT d[9] (6086:6086:6086) (6169:6169:6169))
        (PORT d[10] (8059:8059:8059) (8027:8027:8027))
        (PORT d[11] (8799:8799:8799) (8773:8773:8773))
        (PORT d[12] (6842:6842:6842) (6891:6891:6891))
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (PORT ena (3535:3535:3535) (3317:3317:3317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2231:2231:2231))
        (PORT d[0] (3535:3535:3535) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5144:5144:5144) (4744:4744:4744))
        (PORT datab (1856:1856:1856) (1719:1719:1719))
        (PORT datac (1308:1308:1308) (1206:1206:1206))
        (PORT datad (6085:6085:6085) (5706:5706:5706))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5646:5646:5646) (5758:5758:5758))
        (PORT clk (2370:2370:2370) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4931:4931:4931))
        (PORT d[1] (5904:5904:5904) (6012:6012:6012))
        (PORT d[2] (4403:4403:4403) (4552:4552:4552))
        (PORT d[3] (8543:8543:8543) (8541:8541:8541))
        (PORT d[4] (5117:5117:5117) (5258:5258:5258))
        (PORT d[5] (6129:6129:6129) (6226:6226:6226))
        (PORT d[6] (6867:6867:6867) (6935:6935:6935))
        (PORT d[7] (4798:4798:4798) (4932:4932:4932))
        (PORT d[8] (5669:5669:5669) (5759:5759:5759))
        (PORT d[9] (5750:5750:5750) (5849:5849:5849))
        (PORT d[10] (8021:8021:8021) (7995:7995:7995))
        (PORT d[11] (8799:8799:8799) (8780:8780:8780))
        (PORT d[12] (6821:6821:6821) (6875:6875:6875))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (3598:3598:3598))
        (PORT clk (2368:2368:2368) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2324:2324:2324))
        (PORT d[0] (4579:4579:4579) (4131:4131:4131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2325:2325:2325))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4907:4907:4907))
        (PORT d[1] (5881:5881:5881) (5988:5988:5988))
        (PORT d[2] (4381:4381:4381) (4530:4530:4530))
        (PORT d[3] (8545:8545:8545) (8541:8541:8541))
        (PORT d[4] (5120:5120:5120) (5257:5257:5257))
        (PORT d[5] (6131:6131:6131) (6226:6226:6226))
        (PORT d[6] (6869:6869:6869) (6935:6935:6935))
        (PORT d[7] (4800:4800:4800) (4932:4932:4932))
        (PORT d[8] (5671:5671:5671) (5759:5759:5759))
        (PORT d[9] (5752:5752:5752) (5849:5849:5849))
        (PORT d[10] (8023:8023:8023) (7995:7995:7995))
        (PORT d[11] (8801:8801:8801) (8780:8780:8780))
        (PORT d[12] (6823:6823:6823) (6875:6875:6875))
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (PORT ena (3242:3242:3242) (3051:3051:3051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2250:2250:2250))
        (PORT d[0] (3242:3242:3242) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4479:4479:4479))
        (PORT clk (2347:2347:2347) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4359:4359:4359) (4493:4493:4493))
        (PORT d[1] (4790:4790:4790) (4919:4919:4919))
        (PORT d[2] (4674:4674:4674) (4774:4774:4774))
        (PORT d[3] (8289:8289:8289) (8309:8309:8309))
        (PORT d[4] (5340:5340:5340) (5440:5440:5440))
        (PORT d[5] (5932:5932:5932) (6053:6053:6053))
        (PORT d[6] (7222:7222:7222) (7287:7287:7287))
        (PORT d[7] (6020:6020:6020) (6050:6050:6050))
        (PORT d[8] (5237:5237:5237) (5306:5306:5306))
        (PORT d[9] (5526:5526:5526) (5649:5649:5649))
        (PORT d[10] (8377:8377:8377) (8341:8341:8341))
        (PORT d[11] (7965:7965:7965) (7998:7998:7998))
        (PORT d[12] (4383:4383:4383) (4521:4521:4521))
        (PORT clk (2345:2345:2345) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (2817:2817:2817))
        (PORT clk (2345:2345:2345) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2301:2301:2301))
        (PORT d[0] (3676:3676:3676) (3350:3350:3350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5051:5051:5051) (5157:5157:5157))
        (PORT d[1] (4779:4779:4779) (4921:4921:4921))
        (PORT d[2] (4665:4665:4665) (4777:4777:4777))
        (PORT d[3] (8291:8291:8291) (8309:8309:8309))
        (PORT d[4] (4735:4735:4735) (4857:4857:4857))
        (PORT d[5] (5934:5934:5934) (6053:6053:6053))
        (PORT d[6] (7224:7224:7224) (7287:7287:7287))
        (PORT d[7] (6022:6022:6022) (6050:6050:6050))
        (PORT d[8] (5239:5239:5239) (5306:5306:5306))
        (PORT d[9] (5528:5528:5528) (5649:5649:5649))
        (PORT d[10] (8379:8379:8379) (8341:8341:8341))
        (PORT d[11] (7967:7967:7967) (7998:7998:7998))
        (PORT d[12] (4385:4385:4385) (4521:4521:4521))
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (PORT ena (3241:3241:3241) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2227:2227:2227))
        (PORT d[0] (3241:3241:3241) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6126:6126:6126) (5747:5747:5747))
        (PORT datab (1581:1581:1581) (1463:1463:1463))
        (PORT datac (2634:2634:2634) (2378:2378:2378))
        (PORT datad (5097:5097:5097) (4705:4705:4705))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (221:221:221) (232:232:232))
        (PORT datac (4582:4582:4582) (4186:4186:4186))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4296:4296:4296))
        (PORT clk (2331:2331:2331) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (5155:5155:5155))
        (PORT d[1] (4794:4794:4794) (4932:4932:4932))
        (PORT d[2] (4865:4865:4865) (4931:4931:4931))
        (PORT d[3] (7622:7622:7622) (7675:7675:7675))
        (PORT d[4] (5983:5983:5983) (6050:6050:6050))
        (PORT d[5] (5269:5269:5269) (5424:5424:5424))
        (PORT d[6] (6579:6579:6579) (6678:6678:6678))
        (PORT d[7] (5353:5353:5353) (5429:5429:5429))
        (PORT d[8] (5857:5857:5857) (5882:5882:5882))
        (PORT d[9] (6139:6139:6139) (6224:6224:6224))
        (PORT d[10] (8066:8066:8066) (8039:8039:8039))
        (PORT d[11] (7307:7307:7307) (7371:7371:7371))
        (PORT d[12] (4792:4792:4792) (4924:4924:4924))
        (PORT clk (2329:2329:2329) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7492:7492:7492) (6844:6844:6844))
        (PORT clk (2329:2329:2329) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2282:2282:2282))
        (PORT d[0] (8023:8023:8023) (7374:7374:7374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5080:5080:5080) (5179:5179:5179))
        (PORT d[1] (4755:4755:4755) (4884:4884:4884))
        (PORT d[2] (5151:5151:5151) (5190:5190:5190))
        (PORT d[3] (7624:7624:7624) (7675:7675:7675))
        (PORT d[4] (5696:5696:5696) (5783:5783:5783))
        (PORT d[5] (5271:5271:5271) (5424:5424:5424))
        (PORT d[6] (6581:6581:6581) (6678:6678:6678))
        (PORT d[7] (5355:5355:5355) (5429:5429:5429))
        (PORT d[8] (5859:5859:5859) (5882:5882:5882))
        (PORT d[9] (6141:6141:6141) (6224:6224:6224))
        (PORT d[10] (8068:8068:8068) (8039:8039:8039))
        (PORT d[11] (7309:7309:7309) (7371:7371:7371))
        (PORT d[12] (4794:4794:4794) (4924:4924:4924))
        (PORT clk (2295:2295:2295) (2208:2208:2208))
        (PORT ena (4361:4361:4361) (4154:4154:4154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2208:2208:2208))
        (PORT d[0] (4361:4361:4361) (4154:4154:4154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3954:3954:3954))
        (PORT clk (2309:2309:2309) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5350:5350:5350) (5439:5439:5439))
        (PORT d[1] (4773:4773:4773) (4929:4929:4929))
        (PORT d[2] (4067:4067:4067) (4198:4198:4198))
        (PORT d[3] (7141:7141:7141) (7264:7264:7264))
        (PORT d[4] (3572:3572:3572) (3721:3721:3721))
        (PORT d[5] (5591:5591:5591) (5733:5733:5733))
        (PORT d[6] (6625:6625:6625) (6733:6733:6733))
        (PORT d[7] (5380:5380:5380) (5476:5476:5476))
        (PORT d[8] (3259:3259:3259) (3431:3431:3431))
        (PORT d[9] (3550:3550:3550) (3706:3706:3706))
        (PORT d[10] (4607:4607:4607) (4718:4718:4718))
        (PORT d[11] (7034:7034:7034) (7139:7139:7139))
        (PORT d[12] (5201:5201:5201) (5336:5336:5336))
        (PORT clk (2307:2307:2307) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3174:3174:3174))
        (PORT clk (2307:2307:2307) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2257:2257:2257))
        (PORT d[0] (3985:3985:3985) (3707:3707:3707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (5417:5417:5417))
        (PORT d[1] (4783:4783:4783) (4922:4922:4922))
        (PORT d[2] (3295:3295:3295) (3461:3461:3461))
        (PORT d[3] (7143:7143:7143) (7264:7264:7264))
        (PORT d[4] (3598:3598:3598) (3742:3742:3742))
        (PORT d[5] (5593:5593:5593) (5733:5733:5733))
        (PORT d[6] (6627:6627:6627) (6733:6733:6733))
        (PORT d[7] (5382:5382:5382) (5476:5476:5476))
        (PORT d[8] (3261:3261:3261) (3431:3431:3431))
        (PORT d[9] (3552:3552:3552) (3706:3706:3706))
        (PORT d[10] (4609:4609:4609) (4718:4718:4718))
        (PORT d[11] (7036:7036:7036) (7139:7139:7139))
        (PORT d[12] (5203:5203:5203) (5336:5336:5336))
        (PORT clk (2273:2273:2273) (2183:2183:2183))
        (PORT ena (3245:3245:3245) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2183:2183:2183))
        (PORT d[0] (3245:3245:3245) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4725:4725:4725) (4340:4340:4340))
        (PORT datab (5308:5308:5308) (4940:4940:4940))
        (PORT datac (683:683:683) (621:621:621))
        (PORT datad (1387:1387:1387) (1261:1261:1261))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3588:3588:3588))
        (PORT clk (2346:2346:2346) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5096:5096:5096) (5205:5205:5205))
        (PORT d[1] (5051:5051:5051) (5171:5171:5171))
        (PORT d[2] (3195:3195:3195) (3341:3341:3341))
        (PORT d[3] (4249:4249:4249) (4351:4351:4351))
        (PORT d[4] (3762:3762:3762) (3854:3854:3854))
        (PORT d[5] (5895:5895:5895) (6007:6007:6007))
        (PORT d[6] (6672:6672:6672) (6781:6781:6781))
        (PORT d[7] (4291:4291:4291) (4405:4405:4405))
        (PORT d[8] (4821:4821:4821) (4900:4900:4900))
        (PORT d[9] (3769:3769:3769) (3877:3877:3877))
        (PORT d[10] (4738:4738:4738) (4868:4868:4868))
        (PORT d[11] (5848:5848:5848) (5957:5957:5957))
        (PORT d[12] (5700:5700:5700) (5775:5775:5775))
        (PORT clk (2344:2344:2344) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7763:7763:7763) (7286:7286:7286))
        (PORT clk (2344:2344:2344) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2296:2296:2296))
        (PORT d[0] (8267:8267:8267) (7823:7823:7823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5205:5205:5205))
        (PORT d[1] (5077:5077:5077) (5195:5195:5195))
        (PORT d[2] (3173:3173:3173) (3317:3317:3317))
        (PORT d[3] (4251:4251:4251) (4351:4351:4351))
        (PORT d[4] (3491:3491:3491) (3609:3609:3609))
        (PORT d[5] (5897:5897:5897) (6007:6007:6007))
        (PORT d[6] (6674:6674:6674) (6781:6781:6781))
        (PORT d[7] (4293:4293:4293) (4405:4405:4405))
        (PORT d[8] (4823:4823:4823) (4900:4900:4900))
        (PORT d[9] (3771:3771:3771) (3877:3877:3877))
        (PORT d[10] (4740:4740:4740) (4868:4868:4868))
        (PORT d[11] (5850:5850:5850) (5957:5957:5957))
        (PORT d[12] (5702:5702:5702) (5775:5775:5775))
        (PORT clk (2310:2310:2310) (2222:2222:2222))
        (PORT ena (2455:2455:2455) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2222:2222:2222))
        (PORT d[0] (2455:2455:2455) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3964:3964:3964))
        (PORT clk (2295:2295:2295) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7616:7616:7616) (7651:7651:7651))
        (PORT d[1] (5809:5809:5809) (5910:5910:5910))
        (PORT d[2] (5772:5772:5772) (5842:5842:5842))
        (PORT d[3] (6955:6955:6955) (7042:7042:7042))
        (PORT d[4] (4654:4654:4654) (4758:4758:4758))
        (PORT d[5] (5587:5587:5587) (5717:5717:5717))
        (PORT d[6] (6207:6207:6207) (6303:6303:6303))
        (PORT d[7] (5083:5083:5083) (5177:5177:5177))
        (PORT d[8] (5137:5137:5137) (5181:5181:5181))
        (PORT d[9] (3587:3587:3587) (3736:3736:3736))
        (PORT d[10] (7070:7070:7070) (7102:7102:7102))
        (PORT d[11] (6694:6694:6694) (6796:6796:6796))
        (PORT d[12] (4771:4771:4771) (4903:4903:4903))
        (PORT clk (2293:2293:2293) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (3612:3612:3612))
        (PORT clk (2293:2293:2293) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2243:2243:2243))
        (PORT d[0] (4553:4553:4553) (4145:4145:4145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7309:7309:7309) (7370:7370:7370))
        (PORT d[1] (5835:5835:5835) (5932:5932:5932))
        (PORT d[2] (6041:6041:6041) (6096:6096:6096))
        (PORT d[3] (6957:6957:6957) (7042:7042:7042))
        (PORT d[4] (4656:4656:4656) (4760:4760:4760))
        (PORT d[5] (5589:5589:5589) (5717:5717:5717))
        (PORT d[6] (6209:6209:6209) (6303:6303:6303))
        (PORT d[7] (5085:5085:5085) (5177:5177:5177))
        (PORT d[8] (5139:5139:5139) (5181:5181:5181))
        (PORT d[9] (3589:3589:3589) (3736:3736:3736))
        (PORT d[10] (7072:7072:7072) (7102:7102:7102))
        (PORT d[11] (6696:6696:6696) (6796:6796:6796))
        (PORT d[12] (4773:4773:4773) (4903:4903:4903))
        (PORT clk (2259:2259:2259) (2169:2169:2169))
        (PORT ena (4004:4004:4004) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2169:2169:2169))
        (PORT d[0] (4004:4004:4004) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4727:4727:4727) (4343:4343:4343))
        (PORT datab (5299:5299:5299) (4927:4927:4927))
        (PORT datac (1979:1979:1979) (1769:1769:1769))
        (PORT datad (960:960:960) (886:886:886))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3928:3928:3928))
        (PORT clk (2307:2307:2307) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7577:7577:7577) (7618:7618:7618))
        (PORT d[1] (5845:5845:5845) (5930:5930:5930))
        (PORT d[2] (5132:5132:5132) (5270:5270:5270))
        (PORT d[3] (6981:6981:6981) (7067:7067:7067))
        (PORT d[4] (4655:4655:4655) (4759:4759:4759))
        (PORT d[5] (5588:5588:5588) (5718:5718:5718))
        (PORT d[6] (5946:5946:5946) (6086:6086:6086))
        (PORT d[7] (5057:5057:5057) (5158:5158:5158))
        (PORT d[8] (5136:5136:5136) (5180:5180:5180))
        (PORT d[9] (4103:4103:4103) (4206:4206:4206))
        (PORT d[10] (7110:7110:7110) (7136:7136:7136))
        (PORT d[11] (6676:6676:6676) (6779:6779:6779))
        (PORT d[12] (4727:4727:4727) (4860:4860:4860))
        (PORT clk (2305:2305:2305) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (3610:3610:3610))
        (PORT clk (2305:2305:2305) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2259:2259:2259))
        (PORT d[0] (4605:4605:4605) (4186:4186:4186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7309:7309:7309) (7375:7375:7375))
        (PORT d[1] (6157:6157:6157) (6227:6227:6227))
        (PORT d[2] (5134:5134:5134) (5270:5270:5270))
        (PORT d[3] (6983:6983:6983) (7067:7067:7067))
        (PORT d[4] (4681:4681:4681) (4783:4783:4783))
        (PORT d[5] (5590:5590:5590) (5718:5718:5718))
        (PORT d[6] (5948:5948:5948) (6086:6086:6086))
        (PORT d[7] (5059:5059:5059) (5158:5158:5158))
        (PORT d[8] (5138:5138:5138) (5180:5180:5180))
        (PORT d[9] (4105:4105:4105) (4206:4206:4206))
        (PORT d[10] (7112:7112:7112) (7136:7136:7136))
        (PORT d[11] (6678:6678:6678) (6779:6779:6779))
        (PORT d[12] (4729:4729:4729) (4860:4860:4860))
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (PORT ena (3739:3739:3739) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2185:2185:2185))
        (PORT d[0] (3739:3739:3739) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4332:4332:4332) (4451:4451:4451))
        (PORT clk (2354:2354:2354) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6167:6167:6167) (6260:6260:6260))
        (PORT d[1] (5199:5199:5199) (5343:5343:5343))
        (PORT d[2] (4402:4402:4402) (4550:4550:4550))
        (PORT d[3] (7970:7970:7970) (8012:8012:8012))
        (PORT d[4] (5441:5441:5441) (5568:5568:5568))
        (PORT d[5] (5500:5500:5500) (5632:5632:5632))
        (PORT d[6] (6578:6578:6578) (6649:6649:6649))
        (PORT d[7] (6350:6350:6350) (6459:6459:6459))
        (PORT d[8] (5964:5964:5964) (6031:6031:6031))
        (PORT d[9] (6390:6390:6390) (6452:6452:6452))
        (PORT d[10] (7756:7756:7756) (7746:7746:7746))
        (PORT d[11] (8484:8484:8484) (8475:8475:8475))
        (PORT d[12] (6130:6130:6130) (6217:6217:6217))
        (PORT clk (2352:2352:2352) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4234:4234:4234))
        (PORT clk (2352:2352:2352) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2304:2304:2304))
        (PORT d[0] (5196:5196:5196) (4767:4767:4767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7233:7233:7233) (7298:7298:7298))
        (PORT d[1] (5177:5177:5177) (5319:5319:5319))
        (PORT d[2] (4404:4404:4404) (4550:4550:4550))
        (PORT d[3] (7972:7972:7972) (8012:8012:8012))
        (PORT d[4] (5467:5467:5467) (5592:5592:5592))
        (PORT d[5] (5502:5502:5502) (5632:5632:5632))
        (PORT d[6] (6580:6580:6580) (6649:6649:6649))
        (PORT d[7] (6352:6352:6352) (6459:6459:6459))
        (PORT d[8] (5966:5966:5966) (6031:6031:6031))
        (PORT d[9] (6392:6392:6392) (6452:6452:6452))
        (PORT d[10] (7758:7758:7758) (7746:7746:7746))
        (PORT d[11] (8486:8486:8486) (8475:8475:8475))
        (PORT d[12] (6132:6132:6132) (6217:6217:6217))
        (PORT clk (2318:2318:2318) (2230:2230:2230))
        (PORT ena (3981:3981:3981) (3779:3779:3779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2230:2230:2230))
        (PORT d[0] (3981:3981:3981) (3779:3779:3779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6116:6116:6116) (5719:5719:5719))
        (PORT datab (1665:1665:1665) (1478:1478:1478))
        (PORT datac (5099:5099:5099) (4718:4718:4718))
        (PORT datad (1243:1243:1243) (1140:1140:1140))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (4069:4069:4069))
        (PORT clk (2318:2318:2318) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6609:6609:6609) (6717:6717:6717))
        (PORT d[1] (6505:6505:6505) (6579:6579:6579))
        (PORT d[2] (5349:5349:5349) (5421:5421:5421))
        (PORT d[3] (6980:6980:6980) (7097:7097:7097))
        (PORT d[4] (4613:4613:4613) (4721:4721:4721))
        (PORT d[5] (5833:5833:5833) (5933:5933:5933))
        (PORT d[6] (5878:5878:5878) (5991:5991:5991))
        (PORT d[7] (5618:5618:5618) (5767:5767:5767))
        (PORT d[8] (3953:3953:3953) (4101:4101:4101))
        (PORT d[9] (3996:3996:3996) (4151:4151:4151))
        (PORT d[10] (6772:6772:6772) (6824:6824:6824))
        (PORT d[11] (7907:7907:7907) (7925:7925:7925))
        (PORT d[12] (5479:5479:5479) (5603:5603:5603))
        (PORT clk (2316:2316:2316) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7155:7155:7155) (6635:6635:6635))
        (PORT clk (2316:2316:2316) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2264:2264:2264))
        (PORT d[0] (7672:7672:7672) (7168:7168:7168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6636:6636:6636) (6738:6738:6738))
        (PORT d[1] (6225:6225:6225) (6339:6339:6339))
        (PORT d[2] (5039:5039:5039) (5141:5141:5141))
        (PORT d[3] (6982:6982:6982) (7097:7097:7097))
        (PORT d[4] (4615:4615:4615) (4721:4721:4721))
        (PORT d[5] (5835:5835:5835) (5933:5933:5933))
        (PORT d[6] (5880:5880:5880) (5991:5991:5991))
        (PORT d[7] (5620:5620:5620) (5767:5767:5767))
        (PORT d[8] (3955:3955:3955) (4101:4101:4101))
        (PORT d[9] (3998:3998:3998) (4151:4151:4151))
        (PORT d[10] (6774:6774:6774) (6824:6824:6824))
        (PORT d[11] (7909:7909:7909) (7925:7925:7925))
        (PORT d[12] (5481:5481:5481) (5603:5603:5603))
        (PORT clk (2282:2282:2282) (2190:2190:2190))
        (PORT ena (3367:3367:3367) (3204:3204:3204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2190:2190:2190))
        (PORT d[0] (3367:3367:3367) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4392:4392:4392) (4463:4463:4463))
        (PORT clk (2285:2285:2285) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7002:7002:7002) (7097:7097:7097))
        (PORT d[1] (5480:5480:5480) (5584:5584:5584))
        (PORT d[2] (5037:5037:5037) (5160:5160:5160))
        (PORT d[3] (6983:6983:6983) (7063:7063:7063))
        (PORT d[4] (4295:4295:4295) (4415:4415:4415))
        (PORT d[5] (5574:5574:5574) (5711:5711:5711))
        (PORT d[6] (5932:5932:5932) (6069:6069:6069))
        (PORT d[7] (4747:4747:4747) (4872:4872:4872))
        (PORT d[8] (4209:4209:4209) (4323:4323:4323))
        (PORT d[9] (3604:3604:3604) (3754:3754:3754))
        (PORT d[10] (6787:6787:6787) (6840:6840:6840))
        (PORT d[11] (6357:6357:6357) (6477:6477:6477))
        (PORT d[12] (4753:4753:4753) (4892:4892:4892))
        (PORT clk (2283:2283:2283) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4316:4316:4316))
        (PORT clk (2283:2283:2283) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2230:2230:2230))
        (PORT d[0] (5140:5140:5140) (4849:4849:4849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6750:6750:6750) (6868:6868:6868))
        (PORT d[1] (5811:5811:5811) (5907:5907:5907))
        (PORT d[2] (5755:5755:5755) (5837:5837:5837))
        (PORT d[3] (6985:6985:6985) (7063:7063:7063))
        (PORT d[4] (4273:4273:4273) (4392:4392:4392))
        (PORT d[5] (5576:5576:5576) (5711:5711:5711))
        (PORT d[6] (5934:5934:5934) (6069:6069:6069))
        (PORT d[7] (4749:4749:4749) (4872:4872:4872))
        (PORT d[8] (4211:4211:4211) (4323:4323:4323))
        (PORT d[9] (3606:3606:3606) (3754:3754:3754))
        (PORT d[10] (6789:6789:6789) (6840:6840:6840))
        (PORT d[11] (6359:6359:6359) (6477:6477:6477))
        (PORT d[12] (4755:4755:4755) (4892:4892:4892))
        (PORT clk (2249:2249:2249) (2156:2156:2156))
        (PORT ena (3677:3677:3677) (3473:3473:3473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2156:2156:2156))
        (PORT d[0] (3677:3677:3677) (3473:3473:3473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6113:6113:6113) (5715:5715:5715))
        (PORT datab (975:975:975) (904:904:904))
        (PORT datac (5106:5106:5106) (4726:4726:4726))
        (PORT datad (1875:1875:1875) (1680:1680:1680))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (231:231:231))
        (PORT datac (4222:4222:4222) (3842:3842:3842))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (236:236:236))
        (PORT datab (218:218:218) (228:228:228))
        (PORT datac (4481:4481:4481) (4043:4043:4043))
        (PORT datad (2240:2240:2240) (1990:1990:1990))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (4070:4070:4070))
        (PORT clk (2351:2351:2351) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7601:7601:7601) (7636:7636:7636))
        (PORT d[1] (5211:5211:5211) (5354:5354:5354))
        (PORT d[2] (5992:5992:5992) (6013:6013:6013))
        (PORT d[3] (7636:7636:7636) (7699:7699:7699))
        (PORT d[4] (6054:6054:6054) (6134:6134:6134))
        (PORT d[5] (5490:5490:5490) (5621:5621:5621))
        (PORT d[6] (6218:6218:6218) (6318:6318:6318))
        (PORT d[7] (6016:6016:6016) (6153:6153:6153))
        (PORT d[8] (6265:6265:6265) (6312:6312:6312))
        (PORT d[9] (6355:6355:6355) (6416:6416:6416))
        (PORT d[10] (7419:7419:7419) (7433:7433:7433))
        (PORT d[11] (8179:8179:8179) (8191:8191:8191))
        (PORT d[12] (6156:6156:6156) (6235:6235:6235))
        (PORT clk (2349:2349:2349) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5036:5036:5036) (4499:4499:4499))
        (PORT clk (2349:2349:2349) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2301:2301:2301))
        (PORT d[0] (5553:5553:5553) (5032:5032:5032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7276:7276:7276) (7338:7338:7338))
        (PORT d[1] (5485:5485:5485) (5602:5602:5602))
        (PORT d[2] (5712:5712:5712) (5773:5773:5773))
        (PORT d[3] (7638:7638:7638) (7699:7699:7699))
        (PORT d[4] (5766:5766:5766) (5870:5870:5870))
        (PORT d[5] (5492:5492:5492) (5621:5621:5621))
        (PORT d[6] (6220:6220:6220) (6318:6318:6318))
        (PORT d[7] (6018:6018:6018) (6153:6153:6153))
        (PORT d[8] (6267:6267:6267) (6312:6312:6312))
        (PORT d[9] (6357:6357:6357) (6416:6416:6416))
        (PORT d[10] (7421:7421:7421) (7433:7433:7433))
        (PORT d[11] (8181:8181:8181) (8191:8191:8191))
        (PORT d[12] (6158:6158:6158) (6235:6235:6235))
        (PORT clk (2315:2315:2315) (2227:2227:2227))
        (PORT ena (3973:3973:3973) (3770:3770:3770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2227:2227:2227))
        (PORT d[0] (3973:3973:3973) (3770:3770:3770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3716:3716:3716))
        (PORT clk (2326:2326:2326) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7882:7882:7882) (7889:7889:7889))
        (PORT d[1] (6492:6492:6492) (6552:6552:6552))
        (PORT d[2] (5193:5193:5193) (5251:5251:5251))
        (PORT d[3] (7619:7619:7619) (7666:7666:7666))
        (PORT d[4] (6015:6015:6015) (6078:6078:6078))
        (PORT d[5] (6152:6152:6152) (6242:6242:6242))
        (PORT d[6] (6312:6312:6312) (6421:6421:6421))
        (PORT d[7] (4716:4716:4716) (4840:4840:4840))
        (PORT d[8] (4841:4841:4841) (4896:4896:4896))
        (PORT d[9] (6113:6113:6113) (6203:6203:6203))
        (PORT d[10] (7392:7392:7392) (7410:7410:7410))
        (PORT d[11] (7254:7254:7254) (7325:7325:7325))
        (PORT d[12] (4785:4785:4785) (4918:4918:4918))
        (PORT clk (2324:2324:2324) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7176:7176:7176) (6530:6530:6530))
        (PORT clk (2324:2324:2324) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2276:2276:2276))
        (PORT d[0] (7635:7635:7635) (7023:7023:7023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7602:7602:7602) (7646:7646:7646))
        (PORT d[1] (4746:4746:4746) (4880:4880:4880))
        (PORT d[2] (5147:5147:5147) (5207:5207:5207))
        (PORT d[3] (7621:7621:7621) (7666:7666:7666))
        (PORT d[4] (6003:6003:6003) (6067:6067:6067))
        (PORT d[5] (6154:6154:6154) (6242:6242:6242))
        (PORT d[6] (6314:6314:6314) (6421:6421:6421))
        (PORT d[7] (4718:4718:4718) (4840:4840:4840))
        (PORT d[8] (4843:4843:4843) (4896:4896:4896))
        (PORT d[9] (6115:6115:6115) (6203:6203:6203))
        (PORT d[10] (7394:7394:7394) (7410:7410:7410))
        (PORT d[11] (7256:7256:7256) (7325:7325:7325))
        (PORT d[12] (4787:4787:4787) (4918:4918:4918))
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT ena (4110:4110:4110) (3913:3913:3913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2202:2202:2202))
        (PORT d[0] (4110:4110:4110) (3913:3913:3913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1402:1402:1402))
        (PORT datab (5309:5309:5309) (4942:4942:4942))
        (PORT datac (4686:4686:4686) (4304:4304:4304))
        (PORT datad (679:679:679) (621:621:621))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (4023:4023:4023))
        (PORT clk (2328:2328:2328) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4755:4755:4755) (4873:4873:4873))
        (PORT d[1] (4760:4760:4760) (4899:4899:4899))
        (PORT d[2] (5142:5142:5142) (5198:5198:5198))
        (PORT d[3] (7626:7626:7626) (7674:7674:7674))
        (PORT d[4] (6024:6024:6024) (6090:6090:6090))
        (PORT d[5] (5259:5259:5259) (5413:5413:5413))
        (PORT d[6] (6295:6295:6295) (6410:6410:6410))
        (PORT d[7] (4998:4998:4998) (5094:5094:5094))
        (PORT d[8] (4514:4514:4514) (4598:4598:4598))
        (PORT d[9] (6145:6145:6145) (6230:6230:6230))
        (PORT d[10] (7758:7758:7758) (7754:7754:7754))
        (PORT d[11] (7266:7266:7266) (7338:7338:7338))
        (PORT d[12] (4783:4783:4783) (4924:4924:4924))
        (PORT clk (2326:2326:2326) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3127:3127:3127))
        (PORT clk (2326:2326:2326) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2279:2279:2279))
        (PORT d[0] (4036:4036:4036) (3660:3660:3660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4826:4826:4826))
        (PORT d[1] (5077:5077:5077) (5185:5185:5185))
        (PORT d[2] (5119:5119:5119) (5169:5169:5169))
        (PORT d[3] (7628:7628:7628) (7674:7674:7674))
        (PORT d[4] (5962:5962:5962) (6026:6026:6026))
        (PORT d[5] (5261:5261:5261) (5413:5413:5413))
        (PORT d[6] (6297:6297:6297) (6410:6410:6410))
        (PORT d[7] (5000:5000:5000) (5094:5094:5094))
        (PORT d[8] (4516:4516:4516) (4598:4598:4598))
        (PORT d[9] (6147:6147:6147) (6230:6230:6230))
        (PORT d[10] (7760:7760:7760) (7754:7754:7754))
        (PORT d[11] (7268:7268:7268) (7338:7338:7338))
        (PORT d[12] (4785:4785:4785) (4924:4924:4924))
        (PORT clk (2292:2292:2292) (2205:2205:2205))
        (PORT ena (4398:4398:4398) (4177:4177:4177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2205:2205:2205))
        (PORT d[0] (4398:4398:4398) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3146:3146:3146) (3279:3279:3279))
        (PORT clk (2347:2347:2347) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (5457:5457:5457))
        (PORT d[1] (5351:5351:5351) (5447:5447:5447))
        (PORT d[2] (3172:3172:3172) (3318:3318:3318))
        (PORT d[3] (4472:4472:4472) (4544:4544:4544))
        (PORT d[4] (3454:3454:3454) (3568:3568:3568))
        (PORT d[5] (5877:5877:5877) (5989:5989:5989))
        (PORT d[6] (7227:7227:7227) (7302:7302:7302))
        (PORT d[7] (4256:4256:4256) (4375:4375:4375))
        (PORT d[8] (4535:4535:4535) (4639:4639:4639))
        (PORT d[9] (3515:3515:3515) (3654:3654:3654))
        (PORT d[10] (4744:4744:4744) (4875:4875:4875))
        (PORT d[11] (5814:5814:5814) (5927:5927:5927))
        (PORT d[12] (6325:6325:6325) (6341:6341:6341))
        (PORT clk (2345:2345:2345) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7743:7743:7743) (7281:7281:7281))
        (PORT clk (2345:2345:2345) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2298:2298:2298))
        (PORT d[0] (8260:8260:8260) (7814:7814:7814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5399:5399:5399) (5477:5477:5477))
        (PORT d[1] (5353:5353:5353) (5444:5444:5444))
        (PORT d[2] (3198:3198:3198) (3338:3338:3338))
        (PORT d[3] (4474:4474:4474) (4544:4544:4544))
        (PORT d[4] (3473:3473:3473) (3593:3593:3593))
        (PORT d[5] (5879:5879:5879) (5989:5989:5989))
        (PORT d[6] (7229:7229:7229) (7302:7302:7302))
        (PORT d[7] (4258:4258:4258) (4375:4375:4375))
        (PORT d[8] (4537:4537:4537) (4639:4639:4639))
        (PORT d[9] (3517:3517:3517) (3654:3654:3654))
        (PORT d[10] (4746:4746:4746) (4875:4875:4875))
        (PORT d[11] (5816:5816:5816) (5927:5927:5927))
        (PORT d[12] (6327:6327:6327) (6341:6341:6341))
        (PORT clk (2311:2311:2311) (2224:2224:2224))
        (PORT ena (2451:2451:2451) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2224:2224:2224))
        (PORT d[0] (2451:2451:2451) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (936:936:936))
        (PORT datab (5309:5309:5309) (4942:4942:4942))
        (PORT datac (4686:4686:4686) (4304:4304:4304))
        (PORT datad (2285:2285:2285) (2044:2044:2044))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (3931:3931:3931))
        (PORT clk (2320:2320:2320) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7957:7957:7957) (7973:7973:7973))
        (PORT d[1] (6207:6207:6207) (6275:6275:6275))
        (PORT d[2] (3596:3596:3596) (3739:3739:3739))
        (PORT d[3] (7286:7286:7286) (7357:7357:7357))
        (PORT d[4] (4986:4986:4986) (5070:5070:5070))
        (PORT d[5] (5194:5194:5194) (5336:5336:5336))
        (PORT d[6] (6271:6271:6271) (6385:6385:6385))
        (PORT d[7] (5354:5354:5354) (5429:5429:5429))
        (PORT d[8] (4824:4824:4824) (4889:4889:4889))
        (PORT d[9] (3879:3879:3879) (4003:4003:4003))
        (PORT d[10] (7384:7384:7384) (7401:7401:7401))
        (PORT d[11] (7013:7013:7013) (7100:7100:7100))
        (PORT d[12] (4792:4792:4792) (4926:4926:4926))
        (PORT clk (2318:2318:2318) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4027:4027:4027))
        (PORT clk (2318:2318:2318) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2267:2267:2267))
        (PORT d[0] (4955:4955:4955) (4548:4548:4548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7650:7650:7650) (7695:7695:7695))
        (PORT d[1] (6487:6487:6487) (6545:6545:6545))
        (PORT d[2] (5458:5458:5458) (5566:5566:5566))
        (PORT d[3] (7288:7288:7288) (7357:7357:7357))
        (PORT d[4] (4988:4988:4988) (5073:5073:5073))
        (PORT d[5] (5196:5196:5196) (5336:5336:5336))
        (PORT d[6] (6273:6273:6273) (6385:6385:6385))
        (PORT d[7] (5356:5356:5356) (5429:5429:5429))
        (PORT d[8] (4826:4826:4826) (4889:4889:4889))
        (PORT d[9] (3881:3881:3881) (4003:4003:4003))
        (PORT d[10] (7386:7386:7386) (7401:7401:7401))
        (PORT d[11] (7015:7015:7015) (7100:7100:7100))
        (PORT d[12] (4794:4794:4794) (4926:4926:4926))
        (PORT clk (2284:2284:2284) (2193:2193:2193))
        (PORT ena (4047:4047:4047) (3861:3861:3861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2193:2193:2193))
        (PORT d[0] (4047:4047:4047) (3861:3861:3861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3688:3688:3688))
        (PORT clk (2314:2314:2314) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5345:5345:5345) (5444:5444:5444))
        (PORT d[1] (5097:5097:5097) (5226:5226:5226))
        (PORT d[2] (4055:4055:4055) (4200:4200:4200))
        (PORT d[3] (7425:7425:7425) (7525:7525:7525))
        (PORT d[4] (3593:3593:3593) (3734:3734:3734))
        (PORT d[5] (5581:5581:5581) (5722:5722:5722))
        (PORT d[6] (6925:6925:6925) (7015:7015:7015))
        (PORT d[7] (5715:5715:5715) (5787:5787:5787))
        (PORT d[8] (3290:3290:3290) (3462:3462:3462))
        (PORT d[9] (5572:5572:5572) (5641:5641:5641))
        (PORT d[10] (4597:4597:4597) (4707:4707:4707))
        (PORT d[11] (7105:7105:7105) (7208:7208:7208))
        (PORT d[12] (5184:5184:5184) (5320:5320:5320))
        (PORT clk (2312:2312:2312) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3201:3201:3201))
        (PORT clk (2312:2312:2312) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2260:2260:2260))
        (PORT d[0] (4080:4080:4080) (3734:3734:3734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5383:5383:5383) (5460:5460:5460))
        (PORT d[1] (5075:5075:5075) (5202:5202:5202))
        (PORT d[2] (4033:4033:4033) (4176:4176:4176))
        (PORT d[3] (7427:7427:7427) (7525:7525:7525))
        (PORT d[4] (3891:3891:3891) (4012:4012:4012))
        (PORT d[5] (5583:5583:5583) (5722:5722:5722))
        (PORT d[6] (6927:6927:6927) (7015:7015:7015))
        (PORT d[7] (5717:5717:5717) (5787:5787:5787))
        (PORT d[8] (3292:3292:3292) (3462:3462:3462))
        (PORT d[9] (5574:5574:5574) (5641:5641:5641))
        (PORT d[10] (4599:4599:4599) (4707:4707:4707))
        (PORT d[11] (7107:7107:7107) (7208:7208:7208))
        (PORT d[12] (5186:5186:5186) (5320:5320:5320))
        (PORT clk (2278:2278:2278) (2186:2186:2186))
        (PORT ena (3197:3197:3197) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2186:2186:2186))
        (PORT d[0] (3197:3197:3197) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (634:634:634))
        (PORT datab (5307:5307:5307) (4939:4939:4939))
        (PORT datac (4686:4686:4686) (4305:4305:4305))
        (PORT datad (1380:1380:1380) (1252:1252:1252))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3722:3722:3722))
        (PORT clk (2328:2328:2328) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4819:4819:4819))
        (PORT d[1] (4793:4793:4793) (4931:4931:4931))
        (PORT d[2] (4866:4866:4866) (4932:4932:4932))
        (PORT d[3] (7652:7652:7652) (7699:7699:7699))
        (PORT d[4] (5970:5970:5970) (6038:6038:6038))
        (PORT d[5] (5301:5301:5301) (5451:5451:5451))
        (PORT d[6] (6548:6548:6548) (6649:6649:6649))
        (PORT d[7] (5381:5381:5381) (5448:5448:5448))
        (PORT d[8] (4543:4543:4543) (4621:4621:4621))
        (PORT d[9] (6160:6160:6160) (6241:6241:6241))
        (PORT d[10] (7767:7767:7767) (7763:7763:7763))
        (PORT d[11] (7306:7306:7306) (7371:7371:7371))
        (PORT d[12] (4760:4760:4760) (4900:4900:4900))
        (PORT clk (2326:2326:2326) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3198:3198:3198))
        (PORT clk (2326:2326:2326) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2281:2281:2281))
        (PORT d[0] (4029:4029:4029) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4703:4703:4703) (4825:4825:4825))
        (PORT d[1] (4782:4782:4782) (4905:4905:4905))
        (PORT d[2] (4857:4857:4857) (4935:4935:4935))
        (PORT d[3] (7654:7654:7654) (7699:7699:7699))
        (PORT d[4] (6258:6258:6258) (6300:6300:6300))
        (PORT d[5] (5303:5303:5303) (5451:5451:5451))
        (PORT d[6] (6550:6550:6550) (6649:6649:6649))
        (PORT d[7] (5383:5383:5383) (5448:5448:5448))
        (PORT d[8] (4545:4545:4545) (4621:4621:4621))
        (PORT d[9] (6162:6162:6162) (6241:6241:6241))
        (PORT d[10] (7769:7769:7769) (7763:7763:7763))
        (PORT d[11] (7308:7308:7308) (7371:7371:7371))
        (PORT d[12] (4762:4762:4762) (4900:4900:4900))
        (PORT clk (2292:2292:2292) (2207:2207:2207))
        (PORT ena (4355:4355:4355) (4148:4148:4148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2207:2207:2207))
        (PORT d[0] (4355:4355:4355) (4148:4148:4148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3879:3879:3879) (3987:3987:3987))
        (PORT clk (2303:2303:2303) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7583:7583:7583) (7610:7610:7610))
        (PORT d[1] (6163:6163:6163) (6246:6246:6246))
        (PORT d[2] (5133:5133:5133) (5270:5270:5270))
        (PORT d[3] (7312:7312:7312) (7377:7377:7377))
        (PORT d[4] (3595:3595:3595) (3743:3743:3743))
        (PORT d[5] (5871:5871:5871) (5987:5987:5987))
        (PORT d[6] (5954:5954:5954) (6095:6095:6095))
        (PORT d[7] (5058:5058:5058) (5159:5159:5159))
        (PORT d[8] (5164:5164:5164) (5200:5200:5200))
        (PORT d[9] (6400:6400:6400) (6464:6464:6464))
        (PORT d[10] (7093:7093:7093) (7125:7125:7125))
        (PORT d[11] (6677:6677:6677) (6780:6780:6780))
        (PORT d[12] (4740:4740:4740) (4878:4878:4878))
        (PORT clk (2301:2301:2301) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7337:7337:7337) (6807:6807:6807))
        (PORT clk (2301:2301:2301) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2252:2252:2252))
        (PORT d[0] (7910:7910:7910) (7376:7376:7376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7301:7301:7301) (7368:7368:7368))
        (PORT d[1] (6189:6189:6189) (6270:6270:6270))
        (PORT d[2] (5159:5159:5159) (5290:5290:5290))
        (PORT d[3] (7314:7314:7314) (7377:7377:7377))
        (PORT d[4] (4941:4941:4941) (5025:5025:5025))
        (PORT d[5] (5873:5873:5873) (5987:5987:5987))
        (PORT d[6] (5956:5956:5956) (6095:6095:6095))
        (PORT d[7] (5060:5060:5060) (5159:5159:5159))
        (PORT d[8] (5166:5166:5166) (5200:5200:5200))
        (PORT d[9] (6402:6402:6402) (6464:6464:6464))
        (PORT d[10] (7095:7095:7095) (7125:7125:7125))
        (PORT d[11] (6679:6679:6679) (6780:6780:6780))
        (PORT d[12] (4742:4742:4742) (4878:4878:4878))
        (PORT clk (2267:2267:2267) (2178:2178:2178))
        (PORT ena (3795:3795:3795) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2178:2178:2178))
        (PORT d[0] (3795:3795:3795) (3617:3617:3617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4728:4728:4728) (4343:4343:4343))
        (PORT datab (5298:5298:5298) (4926:4926:4926))
        (PORT datac (646:646:646) (585:585:585))
        (PORT datad (969:969:969) (888:888:888))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (4482:4482:4482) (4044:4044:4044))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (237:237:237))
        (PORT datab (221:221:221) (232:232:232))
        (PORT datac (4481:4481:4481) (4043:4043:4043))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (620:620:620) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3593:3593:3593))
        (PORT clk (2259:2259:2259) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5974:5974:5974) (6020:6020:6020))
        (PORT d[1] (4648:4648:4648) (4758:4758:4758))
        (PORT d[2] (5387:5387:5387) (5496:5496:5496))
        (PORT d[3] (3591:3591:3591) (3739:3739:3739))
        (PORT d[4] (7691:7691:7691) (7767:7767:7767))
        (PORT d[5] (3900:3900:3900) (4042:4042:4042))
        (PORT d[6] (6758:6758:6758) (6884:6884:6884))
        (PORT d[7] (3631:3631:3631) (3790:3790:3790))
        (PORT d[8] (6965:6965:6965) (7051:7051:7051))
        (PORT d[9] (5243:5243:5243) (5315:5315:5315))
        (PORT d[10] (3251:3251:3251) (3421:3421:3421))
        (PORT d[11] (6587:6587:6587) (6618:6618:6618))
        (PORT d[12] (3943:3943:3943) (4086:4086:4086))
        (PORT clk (2257:2257:2257) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5031:5031:5031))
        (PORT clk (2257:2257:2257) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2211:2211:2211))
        (PORT d[0] (5940:5940:5940) (5564:5564:5564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (5768:5768:5768))
        (PORT d[1] (3941:3941:3941) (4075:4075:4075))
        (PORT d[2] (5424:5424:5424) (5516:5516:5516))
        (PORT d[3] (3593:3593:3593) (3739:3739:3739))
        (PORT d[4] (7367:7367:7367) (7456:7456:7456))
        (PORT d[5] (3902:3902:3902) (4042:4042:4042))
        (PORT d[6] (6760:6760:6760) (6884:6884:6884))
        (PORT d[7] (3633:3633:3633) (3790:3790:3790))
        (PORT d[8] (6967:6967:6967) (7051:7051:7051))
        (PORT d[9] (5245:5245:5245) (5315:5315:5315))
        (PORT d[10] (3253:3253:3253) (3421:3421:3421))
        (PORT d[11] (6589:6589:6589) (6618:6618:6618))
        (PORT d[12] (3945:3945:3945) (4086:4086:4086))
        (PORT clk (2223:2223:2223) (2137:2137:2137))
        (PORT ena (5764:5764:5764) (5588:5588:5588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2137:2137:2137))
        (PORT d[0] (5764:5764:5764) (5588:5588:5588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2138:2138:2138))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4004:4004:4004))
        (PORT clk (2311:2311:2311) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4219:4219:4219))
        (PORT d[1] (3597:3597:3597) (3740:3740:3740))
        (PORT d[2] (5094:5094:5094) (5208:5208:5208))
        (PORT d[3] (3821:3821:3821) (3925:3925:3925))
        (PORT d[4] (7700:7700:7700) (7756:7756:7756))
        (PORT d[5] (4471:4471:4471) (4522:4522:4522))
        (PORT d[6] (3535:3535:3535) (3680:3680:3680))
        (PORT d[7] (3160:3160:3160) (3306:3306:3306))
        (PORT d[8] (6036:6036:6036) (6178:6178:6178))
        (PORT d[9] (5129:5129:5129) (5252:5252:5252))
        (PORT d[10] (3829:3829:3829) (3933:3933:3933))
        (PORT d[11] (3147:3147:3147) (3297:3297:3297))
        (PORT d[12] (3192:3192:3192) (3335:3335:3335))
        (PORT clk (2309:2309:2309) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2708:2708:2708))
        (PORT clk (2309:2309:2309) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2263:2263:2263))
        (PORT d[0] (3514:3514:3514) (3241:3241:3241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3934:3934:3934))
        (PORT d[1] (3600:3600:3600) (3739:3739:3739))
        (PORT d[2] (5080:5080:5080) (5183:5183:5183))
        (PORT d[3] (3823:3823:3823) (3925:3925:3925))
        (PORT d[4] (7681:7681:7681) (7730:7730:7730))
        (PORT d[5] (4473:4473:4473) (4522:4522:4522))
        (PORT d[6] (3537:3537:3537) (3680:3680:3680))
        (PORT d[7] (3162:3162:3162) (3306:3306:3306))
        (PORT d[8] (6038:6038:6038) (6178:6178:6178))
        (PORT d[9] (5131:5131:5131) (5252:5252:5252))
        (PORT d[10] (3831:3831:3831) (3933:3933:3933))
        (PORT d[11] (3149:3149:3149) (3297:3297:3297))
        (PORT d[12] (3194:3194:3194) (3335:3335:3335))
        (PORT clk (2275:2275:2275) (2189:2189:2189))
        (PORT ena (5739:5739:5739) (5556:5556:5556))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2189:2189:2189))
        (PORT d[0] (5739:5739:5739) (5556:5556:5556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1132:1132:1132))
        (PORT datab (4193:4193:4193) (3826:3826:3826))
        (PORT datac (1464:1464:1464) (1443:1443:1443))
        (PORT datad (975:975:975) (899:899:899))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4258:4258:4258))
        (PORT clk (2317:2317:2317) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3204:3204:3204) (3351:3351:3351))
        (PORT d[1] (4124:4124:4124) (4206:4206:4206))
        (PORT d[2] (5086:5086:5086) (5203:5203:5203))
        (PORT d[3] (4094:4094:4094) (4173:4173:4173))
        (PORT d[4] (7398:7398:7398) (7455:7455:7455))
        (PORT d[5] (4461:4461:4461) (4517:4517:4517))
        (PORT d[6] (3569:3569:3569) (3708:3708:3708))
        (PORT d[7] (3155:3155:3155) (3300:3300:3300))
        (PORT d[8] (6555:6555:6555) (6632:6632:6632))
        (PORT d[9] (5081:5081:5081) (5209:5209:5209))
        (PORT d[10] (3468:3468:3468) (3592:3592:3592))
        (PORT d[11] (3120:3120:3120) (3236:3236:3236))
        (PORT d[12] (3158:3158:3158) (3307:3307:3307))
        (PORT clk (2315:2315:2315) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7411:7411:7411) (6734:6734:6734))
        (PORT clk (2315:2315:2315) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2271:2271:2271))
        (PORT d[0] (7928:7928:7928) (7267:7267:7267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3935:3935:3935))
        (PORT d[1] (4150:4150:4150) (4230:4230:4230))
        (PORT d[2] (5094:5094:5094) (5200:5200:5200))
        (PORT d[3] (4096:4096:4096) (4173:4173:4173))
        (PORT d[4] (7641:7641:7641) (7674:7674:7674))
        (PORT d[5] (4463:4463:4463) (4517:4517:4517))
        (PORT d[6] (3571:3571:3571) (3708:3708:3708))
        (PORT d[7] (3157:3157:3157) (3300:3300:3300))
        (PORT d[8] (6557:6557:6557) (6632:6632:6632))
        (PORT d[9] (5083:5083:5083) (5209:5209:5209))
        (PORT d[10] (3470:3470:3470) (3592:3592:3592))
        (PORT d[11] (3122:3122:3122) (3236:3236:3236))
        (PORT d[12] (3160:3160:3160) (3307:3307:3307))
        (PORT clk (2281:2281:2281) (2197:2197:2197))
        (PORT ena (5734:5734:5734) (5539:5539:5539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2197:2197:2197))
        (PORT d[0] (5734:5734:5734) (5539:5539:5539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4510:4510:4510))
        (PORT clk (2284:2284:2284) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4271:4271:4271))
        (PORT d[1] (3948:3948:3948) (4059:4059:4059))
        (PORT d[2] (5085:5085:5085) (5204:5204:5204))
        (PORT d[3] (4063:4063:4063) (4138:4138:4138))
        (PORT d[4] (8017:8017:8017) (8049:8049:8049))
        (PORT d[5] (3205:3205:3205) (3353:3353:3353))
        (PORT d[6] (3550:3550:3550) (3692:3692:3692))
        (PORT d[7] (3521:3521:3521) (3659:3659:3659))
        (PORT d[8] (6583:6583:6583) (6668:6668:6668))
        (PORT d[9] (5435:5435:5435) (5540:5540:5540))
        (PORT d[10] (4104:4104:4104) (4193:4193:4193))
        (PORT d[11] (6782:6782:6782) (6829:6829:6829))
        (PORT d[12] (5587:5587:5587) (5651:5651:5651))
        (PORT clk (2282:2282:2282) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (2854:2854:2854))
        (PORT clk (2282:2282:2282) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2234:2234:2234))
        (PORT d[0] (3678:3678:3678) (3387:3387:3387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3910:3910:3910))
        (PORT d[1] (3915:3915:3915) (4039:4039:4039))
        (PORT d[2] (5112:5112:5112) (5226:5226:5226))
        (PORT d[3] (4065:4065:4065) (4138:4138:4138))
        (PORT d[4] (7959:7959:7959) (7988:7988:7988))
        (PORT d[5] (3207:3207:3207) (3353:3353:3353))
        (PORT d[6] (3552:3552:3552) (3692:3692:3692))
        (PORT d[7] (3523:3523:3523) (3659:3659:3659))
        (PORT d[8] (6585:6585:6585) (6668:6668:6668))
        (PORT d[9] (5437:5437:5437) (5540:5540:5540))
        (PORT d[10] (4106:4106:4106) (4193:4193:4193))
        (PORT d[11] (6784:6784:6784) (6829:6829:6829))
        (PORT d[12] (5589:5589:5589) (5651:5651:5651))
        (PORT clk (2248:2248:2248) (2160:2160:2160))
        (PORT ena (6090:6090:6090) (5886:5886:5886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2160:2160:2160))
        (PORT d[0] (6090:6090:6090) (5886:5886:5886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1174:1174:1174))
        (PORT datab (4189:4189:4189) (3822:3822:3822))
        (PORT datac (1460:1460:1460) (1438:1438:1438))
        (PORT datad (654:654:654) (609:609:609))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4255:4255:4255))
        (PORT clk (2305:2305:2305) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3639:3639:3639))
        (PORT d[1] (3888:3888:3888) (4011:4011:4011))
        (PORT d[2] (5101:5101:5101) (5202:5202:5202))
        (PORT d[3] (4401:4401:4401) (4453:4453:4453))
        (PORT d[4] (7708:7708:7708) (7764:7764:7764))
        (PORT d[5] (3861:3861:3861) (3978:3978:3978))
        (PORT d[6] (3560:3560:3560) (3699:3699:3699))
        (PORT d[7] (3590:3590:3590) (3723:3723:3723))
        (PORT d[8] (6528:6528:6528) (6616:6616:6616))
        (PORT d[9] (5109:5109:5109) (5239:5239:5239))
        (PORT d[10] (4120:4120:4120) (4203:4203:4203))
        (PORT d[11] (3452:3452:3452) (3579:3579:3579))
        (PORT d[12] (5916:5916:5916) (5959:5959:5959))
        (PORT clk (2303:2303:2303) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2693:2693:2693))
        (PORT clk (2303:2303:2303) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2258:2258:2258))
        (PORT d[0] (3494:3494:3494) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3946:3946:3946))
        (PORT d[1] (3925:3925:3925) (4031:4031:4031))
        (PORT d[2] (5059:5059:5059) (5144:5144:5144))
        (PORT d[3] (4403:4403:4403) (4453:4453:4453))
        (PORT d[4] (7734:7734:7734) (7788:7788:7788))
        (PORT d[5] (3863:3863:3863) (3978:3978:3978))
        (PORT d[6] (3562:3562:3562) (3699:3699:3699))
        (PORT d[7] (3592:3592:3592) (3723:3723:3723))
        (PORT d[8] (6530:6530:6530) (6616:6616:6616))
        (PORT d[9] (5111:5111:5111) (5239:5239:5239))
        (PORT d[10] (4122:4122:4122) (4203:4203:4203))
        (PORT d[11] (3454:3454:3454) (3579:3579:3579))
        (PORT d[12] (5918:5918:5918) (5959:5959:5959))
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (PORT ena (5808:5808:5808) (5615:5615:5615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (PORT d[0] (5808:5808:5808) (5615:5615:5615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3649:3649:3649))
        (PORT clk (2281:2281:2281) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5750:5750:5750))
        (PORT d[1] (4333:4333:4333) (4460:4460:4460))
        (PORT d[2] (5085:5085:5085) (5197:5197:5197))
        (PORT d[3] (3580:3580:3580) (3729:3729:3729))
        (PORT d[4] (7089:7089:7089) (7204:7204:7204))
        (PORT d[5] (3905:3905:3905) (4046:4046:4046))
        (PORT d[6] (6420:6420:6420) (6573:6573:6573))
        (PORT d[7] (3665:3665:3665) (3822:3822:3822))
        (PORT d[8] (6656:6656:6656) (6750:6750:6750))
        (PORT d[9] (4918:4918:4918) (5007:5007:5007))
        (PORT d[10] (3578:3578:3578) (3727:3727:3727))
        (PORT d[11] (3562:3562:3562) (3704:3704:3704))
        (PORT d[12] (4203:4203:4203) (4330:4330:4330))
        (PORT clk (2279:2279:2279) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6297:6297:6297) (5776:5776:5776))
        (PORT clk (2279:2279:2279) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2232:2232:2232))
        (PORT d[0] (6814:6814:6814) (6309:6309:6309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6019:6019:6019) (6064:6064:6064))
        (PORT d[1] (4589:4589:4589) (4688:4688:4688))
        (PORT d[2] (5037:5037:5037) (5150:5150:5150))
        (PORT d[3] (3582:3582:3582) (3729:3729:3729))
        (PORT d[4] (7376:7376:7376) (7471:7471:7471))
        (PORT d[5] (3907:3907:3907) (4046:4046:4046))
        (PORT d[6] (6422:6422:6422) (6573:6573:6573))
        (PORT d[7] (3667:3667:3667) (3822:3822:3822))
        (PORT d[8] (6658:6658:6658) (6750:6750:6750))
        (PORT d[9] (4920:4920:4920) (5007:5007:5007))
        (PORT d[10] (3580:3580:3580) (3727:3727:3727))
        (PORT d[11] (3564:3564:3564) (3704:3704:3704))
        (PORT d[12] (4205:4205:4205) (4330:4330:4330))
        (PORT clk (2245:2245:2245) (2158:2158:2158))
        (PORT ena (5439:5439:5439) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2158:2158:2158))
        (PORT d[0] (5439:5439:5439) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (989:989:989) (908:908:908))
        (PORT datab (4190:4190:4190) (3822:3822:3822))
        (PORT datac (1460:1460:1460) (1439:1439:1439))
        (PORT datad (1675:1675:1675) (1490:1490:1490))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3983:3983:3983))
        (PORT clk (2322:2322:2322) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3203:3203:3203) (3350:3350:3350))
        (PORT d[1] (4087:4087:4087) (4174:4174:4174))
        (PORT d[2] (5143:5143:5143) (5259:5259:5259))
        (PORT d[3] (4412:4412:4412) (4461:4461:4461))
        (PORT d[4] (7397:7397:7397) (7454:7454:7454))
        (PORT d[5] (4176:4176:4176) (4248:4248:4248))
        (PORT d[6] (3812:3812:3812) (3929:3929:3929))
        (PORT d[7] (3169:3169:3169) (3313:3313:3313))
        (PORT d[8] (6602:6602:6602) (6673:6673:6673))
        (PORT d[9] (5091:5091:5091) (5217:5217:5217))
        (PORT d[10] (3483:3483:3483) (3613:3613:3613))
        (PORT d[11] (3147:3147:3147) (3296:3296:3296))
        (PORT d[12] (3185:3185:3185) (3327:3327:3327))
        (PORT clk (2320:2320:2320) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5883:5883:5883) (5323:5323:5323))
        (PORT clk (2320:2320:2320) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2276:2276:2276))
        (PORT d[0] (6400:6400:6400) (5856:5856:5856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3347:3347:3347))
        (PORT d[1] (4089:4089:4089) (4174:4174:4174))
        (PORT d[2] (5132:5132:5132) (5233:5233:5233))
        (PORT d[3] (4414:4414:4414) (4461:4461:4461))
        (PORT d[4] (7387:7387:7387) (7456:7456:7456))
        (PORT d[5] (4178:4178:4178) (4248:4248:4248))
        (PORT d[6] (3814:3814:3814) (3929:3929:3929))
        (PORT d[7] (3171:3171:3171) (3313:3313:3313))
        (PORT d[8] (6604:6604:6604) (6673:6673:6673))
        (PORT d[9] (5093:5093:5093) (5217:5217:5217))
        (PORT d[10] (3485:3485:3485) (3613:3613:3613))
        (PORT d[11] (3149:3149:3149) (3296:3296:3296))
        (PORT d[12] (3187:3187:3187) (3327:3327:3327))
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (PORT ena (5777:5777:5777) (5577:5577:5577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2202:2202:2202))
        (PORT d[0] (5777:5777:5777) (5577:5577:5577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3695:3695:3695))
        (PORT clk (2327:2327:2327) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3318:3318:3318))
        (PORT d[1] (3590:3590:3590) (3730:3730:3730))
        (PORT d[2] (5684:5684:5684) (5745:5745:5745))
        (PORT d[3] (4111:4111:4111) (4189:4189:4189))
        (PORT d[4] (7397:7397:7397) (7467:7467:7467))
        (PORT d[5] (3536:3536:3536) (3678:3678:3678))
        (PORT d[6] (3510:3510:3510) (3648:3648:3648))
        (PORT d[7] (3157:3157:3157) (3296:3296:3296))
        (PORT d[8] (6575:6575:6575) (6654:6654:6654))
        (PORT d[9] (5105:5105:5105) (5231:5231:5231))
        (PORT d[10] (3527:3527:3527) (3653:3653:3653))
        (PORT d[11] (3160:3160:3160) (3309:3309:3309))
        (PORT d[12] (3140:3140:3140) (3288:3288:3288))
        (PORT clk (2325:2325:2325) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3061:3061:3061))
        (PORT clk (2325:2325:2325) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2280:2280:2280))
        (PORT d[0] (3962:3962:3962) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3582:3582:3582))
        (PORT d[1] (3592:3592:3592) (3731:3731:3731))
        (PORT d[2] (5104:5104:5104) (5212:5212:5212))
        (PORT d[3] (4113:4113:4113) (4189:4189:4189))
        (PORT d[4] (7352:7352:7352) (7420:7420:7420))
        (PORT d[5] (3538:3538:3538) (3678:3678:3678))
        (PORT d[6] (3512:3512:3512) (3648:3648:3648))
        (PORT d[7] (3159:3159:3159) (3296:3296:3296))
        (PORT d[8] (6577:6577:6577) (6654:6654:6654))
        (PORT d[9] (5107:5107:5107) (5231:5231:5231))
        (PORT d[10] (3529:3529:3529) (3653:3653:3653))
        (PORT d[11] (3162:3162:3162) (3309:3309:3309))
        (PORT d[12] (3142:3142:3142) (3288:3288:3288))
        (PORT clk (2291:2291:2291) (2206:2206:2206))
        (PORT ena (5790:5790:5790) (5592:5592:5592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2206:2206:2206))
        (PORT d[0] (5790:5790:5790) (5592:5592:5592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1193:1193:1193))
        (PORT datab (4193:4193:4193) (3826:3826:3826))
        (PORT datac (1464:1464:1464) (1444:1444:1444))
        (PORT datad (1259:1259:1259) (1161:1161:1161))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (233:233:233))
        (PORT datac (2084:2084:2084) (1939:1939:1939))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (233:233:233))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (2083:2083:2083) (1939:1939:1939))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (630:630:630) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4324:4324:4324))
        (PORT clk (2259:2259:2259) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4634:4634:4634))
        (PORT d[1] (3659:3659:3659) (3829:3829:3829))
        (PORT d[2] (5873:5873:5873) (5902:5902:5902))
        (PORT d[3] (3859:3859:3859) (3993:3993:3993))
        (PORT d[4] (6057:6057:6057) (6083:6083:6083))
        (PORT d[5] (3638:3638:3638) (3785:3785:3785))
        (PORT d[6] (5058:5058:5058) (5184:5184:5184))
        (PORT d[7] (3939:3939:3939) (4079:4079:4079))
        (PORT d[8] (5670:5670:5670) (5720:5720:5720))
        (PORT d[9] (5228:5228:5228) (5292:5292:5292))
        (PORT d[10] (4995:4995:4995) (5101:5101:5101))
        (PORT d[11] (5393:5393:5393) (5493:5493:5493))
        (PORT d[12] (3947:3947:3947) (4080:4080:4080))
        (PORT clk (2257:2257:2257) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5083:5083:5083) (4676:4676:4676))
        (PORT clk (2257:2257:2257) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2209:2209:2209))
        (PORT d[0] (5600:5600:5600) (5209:5209:5209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4354:4354:4354))
        (PORT d[1] (5293:5293:5293) (5374:5374:5374))
        (PORT d[2] (5886:5886:5886) (5910:5910:5910))
        (PORT d[3] (3861:3861:3861) (3993:3993:3993))
        (PORT d[4] (6072:6072:6072) (6108:6108:6108))
        (PORT d[5] (3640:3640:3640) (3785:3785:3785))
        (PORT d[6] (5060:5060:5060) (5184:5184:5184))
        (PORT d[7] (3941:3941:3941) (4079:4079:4079))
        (PORT d[8] (5672:5672:5672) (5720:5720:5720))
        (PORT d[9] (5230:5230:5230) (5292:5292:5292))
        (PORT d[10] (4997:4997:4997) (5101:5101:5101))
        (PORT d[11] (5395:5395:5395) (5493:5493:5493))
        (PORT d[12] (3949:3949:3949) (4080:4080:4080))
        (PORT clk (2223:2223:2223) (2135:2135:2135))
        (PORT ena (5383:5383:5383) (5192:5192:5192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2135:2135:2135))
        (PORT d[0] (5383:5383:5383) (5192:5192:5192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2136:2136:2136))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3457:3457:3457) (3569:3569:3569))
        (PORT clk (2276:2276:2276) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4247:4247:4247))
        (PORT d[1] (4235:4235:4235) (4342:4342:4342))
        (PORT d[2] (5344:5344:5344) (5417:5417:5417))
        (PORT d[3] (3801:3801:3801) (3900:3900:3900))
        (PORT d[4] (8025:8025:8025) (8059:8059:8059))
        (PORT d[5] (3205:3205:3205) (3353:3353:3353))
        (PORT d[6] (3539:3539:3539) (3682:3682:3682))
        (PORT d[7] (3555:3555:3555) (3687:3687:3687))
        (PORT d[8] (6871:6871:6871) (6942:6942:6942))
        (PORT d[9] (5707:5707:5707) (5792:5792:5792))
        (PORT d[10] (3168:3168:3168) (3308:3308:3308))
        (PORT d[11] (6413:6413:6413) (6488:6488:6488))
        (PORT d[12] (5585:5585:5585) (5644:5644:5644))
        (PORT clk (2274:2274:2274) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2389:2389:2389))
        (PORT clk (2274:2274:2274) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2229:2229:2229))
        (PORT d[0] (3159:3159:3159) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3810:3810:3810) (3909:3909:3909))
        (PORT d[1] (4272:4272:4272) (4362:4362:4362))
        (PORT d[2] (5113:5113:5113) (5227:5227:5227))
        (PORT d[3] (3803:3803:3803) (3900:3900:3900))
        (PORT d[4] (8052:8052:8052) (8083:8083:8083))
        (PORT d[5] (3207:3207:3207) (3353:3353:3353))
        (PORT d[6] (3541:3541:3541) (3682:3682:3682))
        (PORT d[7] (3557:3557:3557) (3687:3687:3687))
        (PORT d[8] (6873:6873:6873) (6942:6942:6942))
        (PORT d[9] (5709:5709:5709) (5792:5792:5792))
        (PORT d[10] (3170:3170:3170) (3308:3308:3308))
        (PORT d[11] (6415:6415:6415) (6488:6488:6488))
        (PORT d[12] (5587:5587:5587) (5644:5644:5644))
        (PORT clk (2240:2240:2240) (2155:2155:2155))
        (PORT ena (6170:6170:6170) (5932:5932:5932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2155:2155:2155))
        (PORT d[0] (6170:6170:6170) (5932:5932:5932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2156:2156:2156))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2094:2094:2094))
        (PORT datab (4194:4194:4194) (3827:3827:3827))
        (PORT datac (1465:1465:1465) (1444:1444:1444))
        (PORT datad (930:930:930) (859:859:859))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3434:3434:3434))
        (PORT clk (2268:2268:2268) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (6033:6033:6033))
        (PORT d[1] (4919:4919:4919) (5001:5001:5001))
        (PORT d[2] (5678:5678:5678) (5760:5760:5760))
        (PORT d[3] (3580:3580:3580) (3727:3727:3727))
        (PORT d[4] (7714:7714:7714) (7774:7774:7774))
        (PORT d[5] (3899:3899:3899) (4041:4041:4041))
        (PORT d[6] (6934:6934:6934) (7036:7036:7036))
        (PORT d[7] (3658:3658:3658) (3814:3814:3814))
        (PORT d[8] (6631:6631:6631) (6732:6732:6732))
        (PORT d[9] (5457:5457:5457) (5481:5481:5481))
        (PORT d[10] (3283:3283:3283) (3454:3454:3454))
        (PORT d[11] (3569:3569:3569) (3712:3712:3712))
        (PORT d[12] (4216:4216:4216) (4335:4335:4335))
        (PORT clk (2266:2266:2266) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6788:6788:6788) (6156:6156:6156))
        (PORT clk (2266:2266:2266) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2220:2220:2220))
        (PORT d[0] (7307:7307:7307) (6690:6690:6690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5988:5988:5988) (6032:6032:6032))
        (PORT d[1] (4625:4625:4625) (4734:4734:4734))
        (PORT d[2] (5378:5378:5378) (5484:5484:5484))
        (PORT d[3] (3582:3582:3582) (3727:3727:3727))
        (PORT d[4] (7408:7408:7408) (7503:7503:7503))
        (PORT d[5] (3901:3901:3901) (4041:4041:4041))
        (PORT d[6] (6936:6936:6936) (7036:7036:7036))
        (PORT d[7] (3660:3660:3660) (3814:3814:3814))
        (PORT d[8] (6633:6633:6633) (6732:6732:6732))
        (PORT d[9] (5459:5459:5459) (5481:5481:5481))
        (PORT d[10] (3285:3285:3285) (3454:3454:3454))
        (PORT d[11] (3571:3571:3571) (3712:3712:3712))
        (PORT d[12] (4218:4218:4218) (4335:4335:4335))
        (PORT clk (2232:2232:2232) (2146:2146:2146))
        (PORT ena (5448:5448:5448) (5297:5297:5297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2146:2146:2146))
        (PORT d[0] (5448:5448:5448) (5297:5297:5297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3427:3427:3427))
        (PORT clk (2252:2252:2252) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5495:5495:5495))
        (PORT d[1] (3938:3938:3938) (4077:4077:4077))
        (PORT d[2] (5388:5388:5388) (5497:5497:5497))
        (PORT d[3] (3597:3597:3597) (3747:3747:3747))
        (PORT d[4] (4583:4583:4583) (4683:4683:4683))
        (PORT d[5] (3570:3570:3570) (3728:3728:3728))
        (PORT d[6] (6725:6725:6725) (6858:6858:6858))
        (PORT d[7] (3664:3664:3664) (3818:3818:3818))
        (PORT d[8] (6974:6974:6974) (7060:7060:7060))
        (PORT d[9] (5278:5278:5278) (5343:5343:5343))
        (PORT d[10] (3263:3263:3263) (3432:3432:3432))
        (PORT d[11] (6616:6616:6616) (6641:6641:6641))
        (PORT d[12] (5251:5251:5251) (5326:5326:5326))
        (PORT clk (2250:2250:2250) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (3988:3988:3988))
        (PORT clk (2250:2250:2250) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2202:2202:2202))
        (PORT d[0] (5011:5011:5011) (4521:4521:4521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5414:5414:5414) (5491:5491:5491))
        (PORT d[1] (4272:4272:4272) (4377:4377:4377))
        (PORT d[2] (5414:5414:5414) (5521:5521:5521))
        (PORT d[3] (3599:3599:3599) (3747:3747:3747))
        (PORT d[4] (7724:7724:7724) (7798:7798:7798))
        (PORT d[5] (3572:3572:3572) (3728:3728:3728))
        (PORT d[6] (6727:6727:6727) (6858:6858:6858))
        (PORT d[7] (3666:3666:3666) (3818:3818:3818))
        (PORT d[8] (6976:6976:6976) (7060:7060:7060))
        (PORT d[9] (5280:5280:5280) (5343:5343:5343))
        (PORT d[10] (3265:3265:3265) (3432:3432:3432))
        (PORT d[11] (6618:6618:6618) (6641:6641:6641))
        (PORT d[12] (5253:5253:5253) (5326:5326:5326))
        (PORT clk (2216:2216:2216) (2128:2128:2128))
        (PORT ena (5746:5746:5746) (5574:5574:5574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2128:2128:2128))
        (PORT d[0] (5746:5746:5746) (5574:5574:5574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2129:2129:2129))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1336:1336:1336))
        (PORT datab (4194:4194:4194) (3827:3827:3827))
        (PORT datac (1465:1465:1465) (1445:1445:1445))
        (PORT datad (1565:1565:1565) (1342:1342:1342))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4037:4037:4037))
        (PORT clk (2276:2276:2276) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (4020:4020:4020))
        (PORT d[1] (4030:4030:4030) (4176:4176:4176))
        (PORT d[2] (6187:6187:6187) (6201:6201:6201))
        (PORT d[3] (6088:6088:6088) (6159:6159:6159))
        (PORT d[4] (6373:6373:6373) (6376:6376:6376))
        (PORT d[5] (3620:3620:3620) (3768:3768:3768))
        (PORT d[6] (5682:5682:5682) (5772:5772:5772))
        (PORT d[7] (4265:4265:4265) (4380:4380:4380))
        (PORT d[8] (5960:5960:5960) (5995:5995:5995))
        (PORT d[9] (5537:5537:5537) (5581:5581:5581))
        (PORT d[10] (4575:4575:4575) (4680:4680:4680))
        (PORT d[11] (5093:5093:5093) (5213:5213:5213))
        (PORT d[12] (3944:3944:3944) (4092:4092:4092))
        (PORT clk (2274:2274:2274) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7552:7552:7552) (7058:7058:7058))
        (PORT clk (2274:2274:2274) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2228:2228:2228))
        (PORT d[0] (8069:8069:8069) (7591:7591:7591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4386:4386:4386))
        (PORT d[1] (4032:4032:4032) (4173:4173:4173))
        (PORT d[2] (6168:6168:6168) (6174:6174:6174))
        (PORT d[3] (6090:6090:6090) (6159:6159:6159))
        (PORT d[4] (6388:6388:6388) (6402:6402:6402))
        (PORT d[5] (3622:3622:3622) (3768:3768:3768))
        (PORT d[6] (5684:5684:5684) (5772:5772:5772))
        (PORT d[7] (4267:4267:4267) (4380:4380:4380))
        (PORT d[8] (5962:5962:5962) (5995:5995:5995))
        (PORT d[9] (5539:5539:5539) (5581:5581:5581))
        (PORT d[10] (4577:4577:4577) (4680:4680:4680))
        (PORT d[11] (5095:5095:5095) (5213:5213:5213))
        (PORT d[12] (3946:3946:3946) (4092:4092:4092))
        (PORT clk (2240:2240:2240) (2154:2154:2154))
        (PORT ena (5952:5952:5952) (5740:5740:5740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2154:2154:2154))
        (PORT d[0] (5952:5952:5952) (5740:5740:5740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3271:3271:3271))
        (PORT clk (2292:2292:2292) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3644:3644:3644))
        (PORT d[1] (3936:3936:3936) (4062:4062:4062))
        (PORT d[2] (5102:5102:5102) (5216:5216:5216))
        (PORT d[3] (4049:4049:4049) (4126:4126:4126))
        (PORT d[4] (7714:7714:7714) (7755:7755:7755))
        (PORT d[5] (4176:4176:4176) (4267:4267:4267))
        (PORT d[6] (3566:3566:3566) (3700:3700:3700))
        (PORT d[7] (3557:3557:3557) (3691:3691:3691))
        (PORT d[8] (6549:6549:6549) (6639:6639:6639))
        (PORT d[9] (5118:5118:5118) (5249:5249:5249))
        (PORT d[10] (4137:4137:4137) (4218:4218:4218))
        (PORT d[11] (3193:3193:3193) (3344:3344:3344))
        (PORT d[12] (5817:5817:5817) (5846:5846:5846))
        (PORT clk (2290:2290:2290) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2629:2629:2629))
        (PORT clk (2290:2290:2290) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2245:2245:2245))
        (PORT d[0] (3411:3411:3411) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2293:2293:2293) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3660:3660:3660))
        (PORT d[1] (3938:3938:3938) (4062:4062:4062))
        (PORT d[2] (5372:5372:5372) (5458:5458:5458))
        (PORT d[3] (4051:4051:4051) (4126:4126:4126))
        (PORT d[4] (8035:8035:8035) (8060:8060:8060))
        (PORT d[5] (4178:4178:4178) (4267:4267:4267))
        (PORT d[6] (3568:3568:3568) (3700:3700:3700))
        (PORT d[7] (3559:3559:3559) (3691:3691:3691))
        (PORT d[8] (6551:6551:6551) (6639:6639:6639))
        (PORT d[9] (5120:5120:5120) (5249:5249:5249))
        (PORT d[10] (4139:4139:4139) (4218:4218:4218))
        (PORT d[11] (3195:3195:3195) (3344:3344:3344))
        (PORT d[12] (5819:5819:5819) (5846:5846:5846))
        (PORT clk (2256:2256:2256) (2171:2171:2171))
        (PORT ena (5836:5836:5836) (5620:5620:5620))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2171:2171:2171))
        (PORT d[0] (5836:5836:5836) (5620:5620:5620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2261:2261:2261) (2028:2028:2028))
        (PORT datab (4189:4189:4189) (3821:3821:3821))
        (PORT datac (1460:1460:1460) (1438:1438:1438))
        (PORT datad (948:948:948) (872:872:872))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3455:3455:3455))
        (PORT clk (2287:2287:2287) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (6112:6112:6112))
        (PORT d[1] (4579:4579:4579) (4684:4684:4684))
        (PORT d[2] (5710:5710:5710) (5782:5782:5782))
        (PORT d[3] (3617:3617:3617) (3766:3766:3766))
        (PORT d[4] (4620:4620:4620) (4713:4713:4713))
        (PORT d[5] (3857:3857:3857) (3975:3975:3975))
        (PORT d[6] (6357:6357:6357) (6504:6504:6504))
        (PORT d[7] (3294:3294:3294) (3464:3464:3464))
        (PORT d[8] (6033:6033:6033) (6169:6169:6169))
        (PORT d[9] (5489:5489:5489) (5509:5509:5509))
        (PORT d[10] (3566:3566:3566) (3715:3715:3715))
        (PORT d[11] (3516:3516:3516) (3663:3663:3663))
        (PORT d[12] (4262:4262:4262) (4383:4383:4383))
        (PORT clk (2285:2285:2285) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (3755:3755:3755))
        (PORT clk (2285:2285:2285) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2237:2237:2237))
        (PORT d[0] (4668:4668:4668) (4288:4288:4288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5997:5997:5997) (6035:6035:6035))
        (PORT d[1] (4310:4310:4310) (4436:4436:4436))
        (PORT d[2] (5712:5712:5712) (5781:5781:5781))
        (PORT d[3] (3619:3619:3619) (3766:3766:3766))
        (PORT d[4] (7070:7070:7070) (7184:7184:7184))
        (PORT d[5] (3859:3859:3859) (3975:3975:3975))
        (PORT d[6] (6359:6359:6359) (6504:6504:6504))
        (PORT d[7] (3296:3296:3296) (3464:3464:3464))
        (PORT d[8] (6035:6035:6035) (6169:6169:6169))
        (PORT d[9] (5491:5491:5491) (5509:5509:5509))
        (PORT d[10] (3568:3568:3568) (3715:3715:3715))
        (PORT d[11] (3518:3518:3518) (3663:3663:3663))
        (PORT d[12] (4264:4264:4264) (4383:4383:4383))
        (PORT clk (2251:2251:2251) (2163:2163:2163))
        (PORT ena (5427:5427:5427) (5274:5274:5274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2163:2163:2163))
        (PORT d[0] (5427:5427:5427) (5274:5274:5274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3316:3316:3316))
        (PORT clk (2299:2299:2299) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3889:3889:3889))
        (PORT d[1] (3613:3613:3613) (3753:3753:3753))
        (PORT d[2] (5357:5357:5357) (5435:5435:5435))
        (PORT d[3] (4104:4104:4104) (4179:4179:4179))
        (PORT d[4] (7733:7733:7733) (7786:7786:7786))
        (PORT d[5] (3552:3552:3552) (3683:3683:3683))
        (PORT d[6] (3514:3514:3514) (3657:3657:3657))
        (PORT d[7] (3554:3554:3554) (3696:3696:3696))
        (PORT d[8] (6541:6541:6541) (6630:6630:6630))
        (PORT d[9] (5675:5675:5675) (5755:5755:5755))
        (PORT d[10] (4097:4097:4097) (4186:4186:4186))
        (PORT d[11] (3167:3167:3167) (3318:3318:3318))
        (PORT d[12] (5950:5950:5950) (5984:5984:5984))
        (PORT clk (2297:2297:2297) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (2999:2999:2999))
        (PORT clk (2297:2297:2297) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2252:2252:2252))
        (PORT d[0] (3871:3871:3871) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3909:3909:3909))
        (PORT d[1] (3573:3573:3573) (3705:3705:3705))
        (PORT d[2] (5112:5112:5112) (5221:5221:5221))
        (PORT d[3] (4106:4106:4106) (4179:4179:4179))
        (PORT d[4] (8035:8035:8035) (8059:8059:8059))
        (PORT d[5] (3554:3554:3554) (3683:3683:3683))
        (PORT d[6] (3516:3516:3516) (3657:3657:3657))
        (PORT d[7] (3556:3556:3556) (3696:3696:3696))
        (PORT d[8] (6543:6543:6543) (6630:6630:6630))
        (PORT d[9] (5677:5677:5677) (5755:5755:5755))
        (PORT d[10] (4099:4099:4099) (4186:4186:4186))
        (PORT d[11] (3169:3169:3169) (3318:3318:3318))
        (PORT d[12] (5952:5952:5952) (5984:5984:5984))
        (PORT clk (2263:2263:2263) (2178:2178:2178))
        (PORT ena (5835:5835:5835) (5619:5619:5619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2178:2178:2178))
        (PORT d[0] (5835:5835:5835) (5619:5619:5619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1350:1350:1350))
        (PORT datab (4193:4193:4193) (3825:3825:3825))
        (PORT datac (1463:1463:1463) (1443:1443:1443))
        (PORT datad (936:936:936) (867:867:867))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datac (2084:2084:2084) (1940:1940:1940))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (217:217:217) (227:227:227))
        (PORT datac (2083:2083:2083) (1938:1938:1938))
        (PORT datad (184:184:184) (197:197:197))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3916:3916:3916))
        (PORT clk (2260:2260:2260) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4624:4624:4624))
        (PORT d[1] (3661:3661:3661) (3828:3828:3828))
        (PORT d[2] (5855:5855:5855) (5885:5885:5885))
        (PORT d[3] (4195:4195:4195) (4298:4298:4298))
        (PORT d[4] (6352:6352:6352) (6370:6370:6370))
        (PORT d[5] (3586:3586:3586) (3739:3739:3739))
        (PORT d[6] (5112:5112:5112) (5235:5235:5235))
        (PORT d[7] (4561:4561:4561) (4651:4651:4651))
        (PORT d[8] (5889:5889:5889) (5919:5919:5919))
        (PORT d[9] (5530:5530:5530) (5573:5573:5573))
        (PORT d[10] (5292:5292:5292) (5371:5371:5371))
        (PORT d[11] (5068:5068:5068) (5194:5194:5194))
        (PORT d[12] (3996:3996:3996) (4140:4140:4140))
        (PORT clk (2258:2258:2258) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7820:7820:7820) (7310:7310:7310))
        (PORT clk (2258:2258:2258) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2210:2210:2210))
        (PORT d[0] (8337:8337:8337) (7843:7843:7843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4416:4416:4416))
        (PORT d[1] (3998:3998:3998) (4143:4143:4143))
        (PORT d[2] (6185:6185:6185) (6190:6190:6190))
        (PORT d[3] (4197:4197:4197) (4298:4298:4298))
        (PORT d[4] (6330:6330:6330) (6346:6346:6346))
        (PORT d[5] (3588:3588:3588) (3739:3739:3739))
        (PORT d[6] (5114:5114:5114) (5235:5235:5235))
        (PORT d[7] (4563:4563:4563) (4651:4651:4651))
        (PORT d[8] (5891:5891:5891) (5919:5919:5919))
        (PORT d[9] (5532:5532:5532) (5573:5573:5573))
        (PORT d[10] (5294:5294:5294) (5371:5371:5371))
        (PORT d[11] (5070:5070:5070) (5194:5194:5194))
        (PORT d[12] (3998:3998:3998) (4140:4140:4140))
        (PORT clk (2224:2224:2224) (2136:2136:2136))
        (PORT ena (5639:5639:5639) (5445:5445:5445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2136:2136:2136))
        (PORT d[0] (5639:5639:5639) (5445:5445:5445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4401:4401:4401) (4518:4518:4518))
        (PORT clk (2282:2282:2282) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5460:5460:5460))
        (PORT d[1] (4082:4082:4082) (4258:4258:4258))
        (PORT d[2] (6815:6815:6815) (6841:6841:6841))
        (PORT d[3] (5808:5808:5808) (5914:5914:5914))
        (PORT d[4] (7942:7942:7942) (7985:7985:7985))
        (PORT d[5] (4303:4303:4303) (4441:4441:4441))
        (PORT d[6] (5854:5854:5854) (5862:5862:5862))
        (PORT d[7] (5387:5387:5387) (5490:5490:5490))
        (PORT d[8] (5864:5864:5864) (5970:5970:5970))
        (PORT d[9] (5533:5533:5533) (5656:5656:5656))
        (PORT d[10] (4197:4197:4197) (4322:4322:4322))
        (PORT d[11] (4984:4984:4984) (5076:5076:5076))
        (PORT d[12] (4344:4344:4344) (4471:4471:4471))
        (PORT clk (2280:2280:2280) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3401:3401:3401))
        (PORT clk (2280:2280:2280) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2234:2234:2234))
        (PORT d[0] (4194:4194:4194) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5360:5360:5360) (5462:5462:5462))
        (PORT d[1] (4407:4407:4407) (4558:4558:4558))
        (PORT d[2] (6806:6806:6806) (6845:6845:6845))
        (PORT d[3] (5810:5810:5810) (5914:5914:5914))
        (PORT d[4] (7928:7928:7928) (7959:7959:7959))
        (PORT d[5] (4305:4305:4305) (4441:4441:4441))
        (PORT d[6] (5856:5856:5856) (5862:5862:5862))
        (PORT d[7] (5389:5389:5389) (5490:5490:5490))
        (PORT d[8] (5866:5866:5866) (5970:5970:5970))
        (PORT d[9] (5535:5535:5535) (5656:5656:5656))
        (PORT d[10] (4199:4199:4199) (4322:4322:4322))
        (PORT d[11] (4986:4986:4986) (5076:5076:5076))
        (PORT d[12] (4346:4346:4346) (4471:4471:4471))
        (PORT clk (2246:2246:2246) (2160:2160:2160))
        (PORT ena (6229:6229:6229) (5998:5998:5998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2160:2160:2160))
        (PORT d[0] (6229:6229:6229) (5998:5998:5998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (734:734:734))
        (PORT datab (1820:1820:1820) (1554:1554:1554))
        (PORT datac (3856:3856:3856) (3503:3503:3503))
        (PORT datad (5924:5924:5924) (5385:5385:5385))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (4026:4026:4026))
        (PORT clk (2291:2291:2291) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6677:6677:6677) (6704:6704:6704))
        (PORT d[1] (4412:4412:4412) (4565:4565:4565))
        (PORT d[2] (6784:6784:6784) (6821:6821:6821))
        (PORT d[3] (5782:5782:5782) (5889:5889:5889))
        (PORT d[4] (7918:7918:7918) (7965:7965:7965))
        (PORT d[5] (4001:4001:4001) (4157:4157:4157))
        (PORT d[6] (5855:5855:5855) (5863:5863:5863))
        (PORT d[7] (6378:6378:6378) (6421:6421:6421))
        (PORT d[8] (6058:6058:6058) (6190:6190:6190))
        (PORT d[9] (5786:5786:5786) (5890:5890:5890))
        (PORT d[10] (3976:3976:3976) (4131:4131:4131))
        (PORT d[11] (4953:4953:4953) (5043:5043:5043))
        (PORT d[12] (4733:4733:4733) (4873:4873:4873))
        (PORT clk (2289:2289:2289) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (3708:3708:3708))
        (PORT clk (2289:2289:2289) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2243:2243:2243))
        (PORT d[0] (4536:4536:4536) (4241:4241:4241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6655:6655:6655) (6680:6680:6680))
        (PORT d[1] (4438:4438:4438) (4588:4588:4588))
        (PORT d[2] (7090:7090:7090) (7097:7097:7097))
        (PORT d[3] (5784:5784:5784) (5889:5889:5889))
        (PORT d[4] (8252:8252:8252) (8264:8264:8264))
        (PORT d[5] (4003:4003:4003) (4157:4157:4157))
        (PORT d[6] (5857:5857:5857) (5863:5863:5863))
        (PORT d[7] (6380:6380:6380) (6421:6421:6421))
        (PORT d[8] (6060:6060:6060) (6190:6190:6190))
        (PORT d[9] (5788:5788:5788) (5890:5890:5890))
        (PORT d[10] (3978:3978:3978) (4131:4131:4131))
        (PORT d[11] (4955:4955:4955) (5043:5043:5043))
        (PORT d[12] (4735:4735:4735) (4873:4873:4873))
        (PORT clk (2255:2255:2255) (2169:2169:2169))
        (PORT ena (6526:6526:6526) (6268:6268:6268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2169:2169:2169))
        (PORT d[0] (6526:6526:6526) (6268:6268:6268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3950:3950:3950))
        (PORT clk (2303:2303:2303) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5021:5021:5021) (5114:5114:5114))
        (PORT d[1] (4353:4353:4353) (4479:4479:4479))
        (PORT d[2] (6485:6485:6485) (6479:6479:6479))
        (PORT d[3] (5764:5764:5764) (5860:5860:5860))
        (PORT d[4] (5148:5148:5148) (5280:5280:5280))
        (PORT d[5] (3927:3927:3927) (4053:4053:4053))
        (PORT d[6] (5704:5704:5704) (5793:5793:5793))
        (PORT d[7] (3953:3953:3953) (4093:4093:4093))
        (PORT d[8] (4623:4623:4623) (4732:4732:4732))
        (PORT d[9] (5846:5846:5846) (5868:5868:5868))
        (PORT d[10] (4250:4250:4250) (4376:4376:4376))
        (PORT d[11] (4774:4774:4774) (4912:4912:4912))
        (PORT d[12] (3952:3952:3952) (4099:4099:4099))
        (PORT clk (2301:2301:2301) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6601:6601:6601) (6088:6088:6088))
        (PORT clk (2301:2301:2301) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2255:2255:2255))
        (PORT d[0] (7118:7118:7118) (6621:6621:6621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4699:4699:4699) (4815:4815:4815))
        (PORT d[1] (4344:4344:4344) (4483:4483:4483))
        (PORT d[2] (6493:6493:6493) (6486:6486:6486))
        (PORT d[3] (5766:5766:5766) (5860:5860:5860))
        (PORT d[4] (5158:5158:5158) (5278:5278:5278))
        (PORT d[5] (3929:3929:3929) (4053:4053:4053))
        (PORT d[6] (5706:5706:5706) (5793:5793:5793))
        (PORT d[7] (3955:3955:3955) (4093:4093:4093))
        (PORT d[8] (4625:4625:4625) (4732:4732:4732))
        (PORT d[9] (5848:5848:5848) (5868:5868:5868))
        (PORT d[10] (4252:4252:4252) (4376:4376:4376))
        (PORT d[11] (4776:4776:4776) (4912:4912:4912))
        (PORT d[12] (3954:3954:3954) (4099:4099:4099))
        (PORT clk (2267:2267:2267) (2181:2181:2181))
        (PORT ena (6281:6281:6281) (6053:6053:6053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2181:2181:2181))
        (PORT d[0] (6281:6281:6281) (6053:6053:6053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5959:5959:5959) (5423:5423:5423))
        (PORT datab (3890:3890:3890) (3532:3532:3532))
        (PORT datac (2037:2037:2037) (1758:1758:1758))
        (PORT datad (1381:1381:1381) (1220:1220:1220))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (233:233:233))
        (PORT datab (3748:3748:3748) (3436:3436:3436))
        (PORT datad (180:180:180) (192:192:192))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3866:3866:3866) (4032:4032:4032))
        (PORT clk (2297:2297:2297) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6981:6981:6981) (6985:6985:6985))
        (PORT d[1] (5701:5701:5701) (5752:5752:5752))
        (PORT d[2] (6476:6476:6476) (6538:6538:6538))
        (PORT d[3] (6124:6124:6124) (6210:6210:6210))
        (PORT d[4] (7650:7650:7650) (7704:7704:7704))
        (PORT d[5] (4634:4634:4634) (4744:4744:4744))
        (PORT d[6] (5282:5282:5282) (5338:5338:5338))
        (PORT d[7] (6672:6672:6672) (6702:6702:6702))
        (PORT d[8] (5717:5717:5717) (5875:5875:5875))
        (PORT d[9] (6654:6654:6654) (6672:6672:6672))
        (PORT d[10] (4024:4024:4024) (4172:4172:4172))
        (PORT d[11] (5310:5310:5310) (5383:5383:5383))
        (PORT d[12] (5383:5383:5383) (5474:5474:5474))
        (PORT clk (2295:2295:2295) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5529:5529:5529) (5152:5152:5152))
        (PORT clk (2295:2295:2295) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2249:2249:2249))
        (PORT d[0] (6044:6044:6044) (5684:5684:5684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5745:5745:5745))
        (PORT d[1] (5679:5679:5679) (5728:5728:5728))
        (PORT d[2] (6477:6477:6477) (6540:6540:6540))
        (PORT d[3] (6126:6126:6126) (6210:6210:6210))
        (PORT d[4] (7635:7635:7635) (7679:7679:7679))
        (PORT d[5] (4636:4636:4636) (4744:4744:4744))
        (PORT d[6] (5284:5284:5284) (5338:5338:5338))
        (PORT d[7] (6674:6674:6674) (6702:6702:6702))
        (PORT d[8] (5719:5719:5719) (5875:5875:5875))
        (PORT d[9] (6656:6656:6656) (6672:6672:6672))
        (PORT d[10] (4026:4026:4026) (4172:4172:4172))
        (PORT d[11] (5312:5312:5312) (5383:5383:5383))
        (PORT d[12] (5385:5385:5385) (5474:5474:5474))
        (PORT clk (2261:2261:2261) (2175:2175:2175))
        (PORT ena (5991:5991:5991) (5765:5765:5765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2175:2175:2175))
        (PORT d[0] (5991:5991:5991) (5765:5765:5765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3933:3933:3933))
        (PORT clk (2290:2290:2290) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3951:3951:3951) (4087:4087:4087))
        (PORT d[1] (4378:4378:4378) (4506:4506:4506))
        (PORT d[2] (6172:6172:6172) (6191:6191:6191))
        (PORT d[3] (5798:5798:5798) (5894:5894:5894))
        (PORT d[4] (5517:5517:5517) (5630:5630:5630))
        (PORT d[5] (3604:3604:3604) (3762:3762:3762))
        (PORT d[6] (5446:5446:5446) (5558:5558:5558))
        (PORT d[7] (4291:4291:4291) (4399:4399:4399))
        (PORT d[8] (4624:4624:4624) (4728:4728:4728))
        (PORT d[9] (5839:5839:5839) (5861:5861:5861))
        (PORT d[10] (4624:4624:4624) (4724:4724:4724))
        (PORT d[11] (4748:4748:4748) (4894:4894:4894))
        (PORT d[12] (3959:3959:3959) (4092:4092:4092))
        (PORT clk (2288:2288:2288) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (4665:4665:4665))
        (PORT clk (2288:2288:2288) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2241:2241:2241))
        (PORT d[0] (5592:5592:5592) (5198:5198:5198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (5130:5130:5130))
        (PORT d[1] (4368:4368:4368) (4509:4509:4509))
        (PORT d[2] (6198:6198:6198) (6214:6214:6214))
        (PORT d[3] (5800:5800:5800) (5894:5894:5894))
        (PORT d[4] (5032:5032:5032) (5139:5139:5139))
        (PORT d[5] (3606:3606:3606) (3762:3762:3762))
        (PORT d[6] (5448:5448:5448) (5558:5558:5558))
        (PORT d[7] (4293:4293:4293) (4399:4399:4399))
        (PORT d[8] (4626:4626:4626) (4728:4728:4728))
        (PORT d[9] (5841:5841:5841) (5861:5861:5861))
        (PORT d[10] (4626:4626:4626) (4724:4724:4724))
        (PORT d[11] (4750:4750:4750) (4894:4894:4894))
        (PORT d[12] (3961:3961:3961) (4092:4092:4092))
        (PORT clk (2254:2254:2254) (2167:2167:2167))
        (PORT ena (6016:6016:6016) (5791:5791:5791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2167:2167:2167))
        (PORT d[0] (6016:6016:6016) (5791:5791:5791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5971:5971:5971) (5436:5436:5436))
        (PORT datab (2070:2070:2070) (1885:1885:1885))
        (PORT datac (3866:3866:3866) (3515:3515:3515))
        (PORT datad (1246:1246:1246) (1127:1127:1127))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (4032:4032:4032))
        (PORT clk (2298:2298:2298) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6364:6364:6364) (6407:6407:6407))
        (PORT d[1] (4351:4351:4351) (4499:4499:4499))
        (PORT d[2] (7399:7399:7399) (7374:7374:7374))
        (PORT d[3] (5824:5824:5824) (5925:5925:5925))
        (PORT d[4] (7916:7916:7916) (7952:7952:7952))
        (PORT d[5] (4306:4306:4306) (4437:4437:4437))
        (PORT d[6] (5980:5980:5980) (5980:5980:5980))
        (PORT d[7] (6084:6084:6084) (6149:6149:6149))
        (PORT d[8] (6203:6203:6203) (6283:6283:6283))
        (PORT d[9] (7013:7013:7013) (7012:7012:7012))
        (PORT d[10] (3981:3981:3981) (4137:4137:4137))
        (PORT d[11] (4629:4629:4629) (4746:4746:4746))
        (PORT d[12] (4733:4733:4733) (4872:4872:4872))
        (PORT clk (2296:2296:2296) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5786:5786:5786) (5188:5188:5188))
        (PORT clk (2296:2296:2296) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2249:2249:2249))
        (PORT d[0] (6248:6248:6248) (5677:5677:5677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6366:6366:6366) (6407:6407:6407))
        (PORT d[1] (4079:4079:4079) (4248:4248:4248))
        (PORT d[2] (7118:7118:7118) (7130:7130:7130))
        (PORT d[3] (5826:5826:5826) (5925:5925:5925))
        (PORT d[4] (8264:8264:8264) (8275:8275:8275))
        (PORT d[5] (4308:4308:4308) (4437:4437:4437))
        (PORT d[6] (5982:5982:5982) (5980:5980:5980))
        (PORT d[7] (6086:6086:6086) (6149:6149:6149))
        (PORT d[8] (6205:6205:6205) (6283:6283:6283))
        (PORT d[9] (7015:7015:7015) (7012:7012:7012))
        (PORT d[10] (3983:3983:3983) (4137:4137:4137))
        (PORT d[11] (4631:4631:4631) (4746:4746:4746))
        (PORT d[12] (4735:4735:4735) (4872:4872:4872))
        (PORT clk (2262:2262:2262) (2175:2175:2175))
        (PORT ena (6235:6235:6235) (6004:6004:6004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2175:2175:2175))
        (PORT d[0] (6235:6235:6235) (6004:6004:6004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3919:3919:3919))
        (PORT clk (2297:2297:2297) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5058:5058:5058) (5147:5147:5147))
        (PORT d[1] (4344:4344:4344) (4475:4475:4475))
        (PORT d[2] (6144:6144:6144) (6155:6155:6155))
        (PORT d[3] (5806:5806:5806) (5890:5890:5890))
        (PORT d[4] (5510:5510:5510) (5623:5623:5623))
        (PORT d[5] (3605:3605:3605) (3763:3763:3763))
        (PORT d[6] (5447:5447:5447) (5559:5559:5559))
        (PORT d[7] (4278:4278:4278) (4385:4385:4385))
        (PORT d[8] (4674:4674:4674) (4776:4776:4776))
        (PORT d[9] (5845:5845:5845) (5867:5867:5867))
        (PORT d[10] (4586:4586:4586) (4685:4685:4685))
        (PORT d[11] (4747:4747:4747) (4893:4893:4893))
        (PORT d[12] (3989:3989:3989) (4134:4134:4134))
        (PORT clk (2295:2295:2295) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3366:3366:3366))
        (PORT clk (2295:2295:2295) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2247:2247:2247))
        (PORT d[0] (4290:4290:4290) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5035:5035:5035) (5127:5127:5127))
        (PORT d[1] (4384:4384:4384) (4523:4523:4523))
        (PORT d[2] (6517:6517:6517) (6507:6507:6507))
        (PORT d[3] (5808:5808:5808) (5890:5890:5890))
        (PORT d[4] (5031:5031:5031) (5138:5138:5138))
        (PORT d[5] (3607:3607:3607) (3763:3763:3763))
        (PORT d[6] (5449:5449:5449) (5559:5559:5559))
        (PORT d[7] (4280:4280:4280) (4385:4385:4385))
        (PORT d[8] (4676:4676:4676) (4776:4776:4776))
        (PORT d[9] (5847:5847:5847) (5867:5867:5867))
        (PORT d[10] (4588:4588:4588) (4685:4685:4685))
        (PORT d[11] (4749:4749:4749) (4893:4893:4893))
        (PORT d[12] (3991:3991:3991) (4134:4134:4134))
        (PORT clk (2261:2261:2261) (2173:2173:2173))
        (PORT ena (6288:6288:6288) (6041:6041:6041))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2173:2173:2173))
        (PORT d[0] (6288:6288:6288) (6041:6041:6041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5966:5966:5966) (5431:5431:5431))
        (PORT datab (1998:1998:1998) (1736:1736:1736))
        (PORT datac (3860:3860:3860) (3508:3508:3508))
        (PORT datad (1676:1676:1676) (1541:1541:1541))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (233:233:233))
        (PORT datab (3750:3750:3750) (3438:3438:3438))
        (PORT datac (187:187:187) (202:202:202))
        (PORT datad (182:182:182) (194:194:194))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3725:3725:3725) (3850:3850:3850))
        (PORT clk (2244:2244:2244) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5493:5493:5493))
        (PORT d[1] (3906:3906:3906) (4044:4044:4044))
        (PORT d[2] (5989:5989:5989) (6044:6044:6044))
        (PORT d[3] (3976:3976:3976) (4113:4113:4113))
        (PORT d[4] (7418:7418:7418) (7508:7508:7508))
        (PORT d[5] (3598:3598:3598) (3749:3749:3749))
        (PORT d[6] (6702:6702:6702) (6837:6837:6837))
        (PORT d[7] (3624:3624:3624) (3783:3783:3783))
        (PORT d[8] (6975:6975:6975) (7061:7061:7061))
        (PORT d[9] (5529:5529:5529) (5581:5581:5581))
        (PORT d[10] (4597:4597:4597) (4695:4695:4695))
        (PORT d[11] (6292:6292:6292) (6347:6347:6347))
        (PORT d[12] (5284:5284:5284) (5352:5352:5352))
        (PORT clk (2242:2242:2242) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3076:3076:3076))
        (PORT clk (2242:2242:2242) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2199:2199:2199))
        (PORT d[0] (3912:3912:3912) (3609:3609:3609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5413:5413:5413) (5489:5489:5489))
        (PORT d[1] (3932:3932:3932) (4068:4068:4068))
        (PORT d[2] (5719:5719:5719) (5803:5803:5803))
        (PORT d[3] (3978:3978:3978) (4113:4113:4113))
        (PORT d[4] (7725:7725:7725) (7798:7798:7798))
        (PORT d[5] (3600:3600:3600) (3749:3749:3749))
        (PORT d[6] (6704:6704:6704) (6837:6837:6837))
        (PORT d[7] (3626:3626:3626) (3783:3783:3783))
        (PORT d[8] (6977:6977:6977) (7061:7061:7061))
        (PORT d[9] (5531:5531:5531) (5581:5581:5581))
        (PORT d[10] (4599:4599:4599) (4695:4695:4695))
        (PORT d[11] (6294:6294:6294) (6347:6347:6347))
        (PORT d[12] (5286:5286:5286) (5352:5352:5352))
        (PORT clk (2208:2208:2208) (2125:2125:2125))
        (PORT ena (5771:5771:5771) (5596:5596:5596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2125:2125:2125))
        (PORT d[0] (5771:5771:5771) (5596:5596:5596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2126:2126:2126))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4079:4079:4079))
        (PORT clk (2269:2269:2269) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5182:5182:5182))
        (PORT d[1] (3914:3914:3914) (4047:4047:4047))
        (PORT d[2] (5705:5705:5705) (5800:5800:5800))
        (PORT d[3] (3923:3923:3923) (4055:4055:4055))
        (PORT d[4] (5305:5305:5305) (5352:5352:5352))
        (PORT d[5] (4582:4582:4582) (4677:4677:4677))
        (PORT d[6] (7023:7023:7023) (7135:7135:7135))
        (PORT d[7] (3614:3614:3614) (3771:3771:3771))
        (PORT d[8] (7304:7304:7304) (7364:7364:7364))
        (PORT d[9] (5581:5581:5581) (5628:5628:5628))
        (PORT d[10] (4274:4274:4274) (4393:4393:4393))
        (PORT d[11] (6326:6326:6326) (6375:6375:6375))
        (PORT d[12] (4942:4942:4942) (5035:5035:5035))
        (PORT clk (2267:2267:2267) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5046:5046:5046))
        (PORT clk (2267:2267:2267) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (PORT d[0] (5950:5950:5950) (5579:5579:5579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (5199:5199:5199))
        (PORT d[1] (3916:3916:3916) (4050:4050:4050))
        (PORT d[2] (6033:6033:6033) (6103:6103:6103))
        (PORT d[3] (3925:3925:3925) (4055:4055:4055))
        (PORT d[4] (5270:5270:5270) (5302:5302:5302))
        (PORT d[5] (4584:4584:4584) (4677:4677:4677))
        (PORT d[6] (7025:7025:7025) (7135:7135:7135))
        (PORT d[7] (3616:3616:3616) (3771:3771:3771))
        (PORT d[8] (7306:7306:7306) (7364:7364:7364))
        (PORT d[9] (5583:5583:5583) (5628:5628:5628))
        (PORT d[10] (4276:4276:4276) (4393:4393:4393))
        (PORT d[11] (6328:6328:6328) (6375:6375:6375))
        (PORT d[12] (4944:4944:4944) (5035:5035:5035))
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (PORT ena (6044:6044:6044) (5848:5848:5848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (PORT d[0] (6044:6044:6044) (5848:5848:5848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5966:5966:5966) (5431:5431:5431))
        (PORT datab (3899:3899:3899) (3542:3542:3542))
        (PORT datac (1175:1175:1175) (1067:1067:1067))
        (PORT datad (1342:1342:1342) (1240:1240:1240))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (4090:4090:4090))
        (PORT clk (2275:2275:2275) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5361:5361:5361) (5445:5445:5445))
        (PORT d[1] (3952:3952:3952) (4085:4085:4085))
        (PORT d[2] (6348:6348:6348) (6384:6384:6384))
        (PORT d[3] (4274:4274:4274) (4393:4393:4393))
        (PORT d[4] (5304:5304:5304) (5338:5338:5338))
        (PORT d[5] (4548:4548:4548) (4650:4650:4650))
        (PORT d[6] (3316:3316:3316) (3478:3478:3478))
        (PORT d[7] (3625:3625:3625) (3782:3782:3782))
        (PORT d[8] (7276:7276:7276) (7339:7339:7339))
        (PORT d[9] (5837:5837:5837) (5868:5868:5868))
        (PORT d[10] (4602:4602:4602) (4701:4701:4701))
        (PORT d[11] (5995:5995:5995) (6072:6072:6072))
        (PORT d[12] (4950:4950:4950) (5036:5036:5036))
        (PORT clk (2273:2273:2273) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5099:5099:5099) (4531:4531:4531))
        (PORT clk (2273:2273:2273) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2230:2230:2230))
        (PORT d[0] (5601:5601:5601) (5066:5066:5066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5363:5363:5363) (5441:5441:5441))
        (PORT d[1] (3906:3906:3906) (4041:4041:4041))
        (PORT d[2] (6034:6034:6034) (6104:6104:6104))
        (PORT d[3] (4276:4276:4276) (4393:4393:4393))
        (PORT d[4] (5270:5270:5270) (5316:5316:5316))
        (PORT d[5] (4550:4550:4550) (4650:4650:4650))
        (PORT d[6] (3318:3318:3318) (3478:3478:3478))
        (PORT d[7] (3627:3627:3627) (3782:3782:3782))
        (PORT d[8] (7278:7278:7278) (7339:7339:7339))
        (PORT d[9] (5839:5839:5839) (5868:5868:5868))
        (PORT d[10] (4604:4604:4604) (4701:4701:4701))
        (PORT d[11] (5997:5997:5997) (6072:6072:6072))
        (PORT d[12] (4952:4952:4952) (5036:5036:5036))
        (PORT clk (2239:2239:2239) (2156:2156:2156))
        (PORT ena (6074:6074:6074) (5879:5879:5879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2156:2156:2156))
        (PORT d[0] (6074:6074:6074) (5879:5879:5879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4085:4085:4085))
        (PORT clk (2261:2261:2261) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5655:5655:5655) (5714:5714:5714))
        (PORT d[1] (3595:3595:3595) (3764:3764:3764))
        (PORT d[2] (5690:5690:5690) (5779:5779:5779))
        (PORT d[3] (3930:3930:3930) (4066:4066:4066))
        (PORT d[4] (5264:5264:5264) (5309:5309:5309))
        (PORT d[5] (3473:3473:3473) (3618:3618:3618))
        (PORT d[6] (7046:7046:7046) (7156:7156:7156))
        (PORT d[7] (3668:3668:3668) (3822:3822:3822))
        (PORT d[8] (7303:7303:7303) (7363:7363:7363))
        (PORT d[9] (5575:5575:5575) (5621:5621:5621))
        (PORT d[10] (4250:4250:4250) (4370:4370:4370))
        (PORT d[11] (6298:6298:6298) (6353:6353:6353))
        (PORT d[12] (4914:4914:4914) (5009:5009:5009))
        (PORT clk (2259:2259:2259) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6787:6787:6787) (6157:6157:6157))
        (PORT clk (2259:2259:2259) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2215:2215:2215))
        (PORT d[0] (7304:7304:7304) (6690:6690:6690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5474:5474:5474))
        (PORT d[1] (3647:3647:3647) (3808:3808:3808))
        (PORT d[2] (5700:5700:5700) (5777:5777:5777))
        (PORT d[3] (3932:3932:3932) (4066:4066:4066))
        (PORT d[4] (5265:5265:5265) (5309:5309:5309))
        (PORT d[5] (3475:3475:3475) (3618:3618:3618))
        (PORT d[6] (7048:7048:7048) (7156:7156:7156))
        (PORT d[7] (3670:3670:3670) (3822:3822:3822))
        (PORT d[8] (7305:7305:7305) (7363:7363:7363))
        (PORT d[9] (5577:5577:5577) (5621:5621:5621))
        (PORT d[10] (4252:4252:4252) (4370:4370:4370))
        (PORT d[11] (6300:6300:6300) (6353:6353:6353))
        (PORT d[12] (4916:4916:4916) (5009:5009:5009))
        (PORT clk (2225:2225:2225) (2141:2141:2141))
        (PORT ena (6069:6069:6069) (5872:5872:5872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2141:2141:2141))
        (PORT d[0] (6069:6069:6069) (5872:5872:5872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5960:5960:5960) (5425:5425:5425))
        (PORT datab (1245:1245:1245) (1131:1131:1131))
        (PORT datac (3853:3853:3853) (3501:3501:3501))
        (PORT datad (1136:1136:1136) (1039:1039:1039))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3818:3818:3818))
        (PORT clk (2283:2283:2283) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5188:5188:5188))
        (PORT d[1] (4230:4230:4230) (4341:4341:4341))
        (PORT d[2] (6350:6350:6350) (6401:6401:6401))
        (PORT d[3] (4269:4269:4269) (4388:4388:4388))
        (PORT d[4] (5305:5305:5305) (5339:5339:5339))
        (PORT d[5] (4575:4575:4575) (4669:4669:4669))
        (PORT d[6] (3281:3281:3281) (3450:3450:3450))
        (PORT d[7] (3664:3664:3664) (3817:3817:3817))
        (PORT d[8] (7662:7662:7662) (7699:7699:7699))
        (PORT d[9] (5872:5872:5872) (5898:5898:5898))
        (PORT d[10] (4611:4611:4611) (4705:4705:4705))
        (PORT d[11] (5994:5994:5994) (6071:6071:6071))
        (PORT d[12] (4968:4968:4968) (5053:5053:5053))
        (PORT clk (2281:2281:2281) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5915:5915:5915) (5441:5441:5441))
        (PORT clk (2281:2281:2281) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2234:2234:2234))
        (PORT d[0] (6432:6432:6432) (5982:5982:5982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5059:5059:5059) (5166:5166:5166))
        (PORT d[1] (3937:3937:3937) (4072:4072:4072))
        (PORT d[2] (6352:6352:6352) (6401:6401:6401))
        (PORT d[3] (4271:4271:4271) (4388:4388:4388))
        (PORT d[4] (5272:5272:5272) (5318:5318:5318))
        (PORT d[5] (4577:4577:4577) (4669:4669:4669))
        (PORT d[6] (3283:3283:3283) (3450:3450:3450))
        (PORT d[7] (3666:3666:3666) (3817:3817:3817))
        (PORT d[8] (7664:7664:7664) (7699:7699:7699))
        (PORT d[9] (5874:5874:5874) (5898:5898:5898))
        (PORT d[10] (4613:4613:4613) (4705:4705:4705))
        (PORT d[11] (5996:5996:5996) (6071:6071:6071))
        (PORT d[12] (4970:4970:4970) (5053:5053:5053))
        (PORT clk (2247:2247:2247) (2160:2160:2160))
        (PORT ena (6050:6050:6050) (5854:5854:5854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2160:2160:2160))
        (PORT d[0] (6050:6050:6050) (5854:5854:5854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4164:4164:4164))
        (PORT clk (2281:2281:2281) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4252:4252:4252) (4368:4368:4368))
        (PORT d[1] (4379:4379:4379) (4507:4507:4507))
        (PORT d[2] (6171:6171:6171) (6190:6190:6190))
        (PORT d[3] (6087:6087:6087) (6158:6158:6158))
        (PORT d[4] (5518:5518:5518) (5631:5631:5631))
        (PORT d[5] (3632:3632:3632) (3781:3781:3781))
        (PORT d[6] (5429:5429:5429) (5543:5543:5543))
        (PORT d[7] (4265:4265:4265) (4380:4380:4380))
        (PORT d[8] (4374:4374:4374) (4502:4502:4502))
        (PORT d[9] (5538:5538:5538) (5582:5582:5582))
        (PORT d[10] (4598:4598:4598) (4704:4704:4704))
        (PORT d[11] (5081:5081:5081) (5199:5199:5199))
        (PORT d[12] (3930:3930:3930) (4071:4071:4071))
        (PORT clk (2279:2279:2279) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (2958:2958:2958))
        (PORT clk (2279:2279:2279) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2235:2235:2235))
        (PORT d[0] (3750:3750:3750) (3491:3491:3491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (5135:5135:5135))
        (PORT d[1] (4676:4676:4676) (4788:4788:4788))
        (PORT d[2] (6476:6476:6476) (6466:6466:6466))
        (PORT d[3] (6089:6089:6089) (6158:6158:6158))
        (PORT d[4] (5520:5520:5520) (5631:5631:5631))
        (PORT d[5] (3634:3634:3634) (3781:3781:3781))
        (PORT d[6] (5431:5431:5431) (5543:5543:5543))
        (PORT d[7] (4267:4267:4267) (4380:4380:4380))
        (PORT d[8] (4376:4376:4376) (4502:4502:4502))
        (PORT d[9] (5540:5540:5540) (5582:5582:5582))
        (PORT d[10] (4600:4600:4600) (4704:4704:4704))
        (PORT d[11] (5083:5083:5083) (5199:5199:5199))
        (PORT d[12] (3932:3932:3932) (4071:4071:4071))
        (PORT clk (2245:2245:2245) (2161:2161:2161))
        (PORT ena (5960:5960:5960) (5749:5749:5749))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2161:2161:2161))
        (PORT d[0] (5960:5960:5960) (5749:5749:5749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2162:2162:2162))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5964:5964:5964) (5429:5429:5429))
        (PORT datab (1341:1341:1341) (1250:1250:1250))
        (PORT datac (3858:3858:3858) (3506:3506:3506))
        (PORT datad (1106:1106:1106) (970:970:970))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4695:4695:4695))
        (PORT clk (2268:2268:2268) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (4050:4050:4050))
        (PORT d[1] (4053:4053:4053) (4196:4196:4196))
        (PORT d[2] (5846:5846:5846) (5879:5879:5879))
        (PORT d[3] (6128:6128:6128) (6184:6184:6184))
        (PORT d[4] (6361:6361:6361) (6380:6380:6380))
        (PORT d[5] (3717:3717:3717) (3824:3824:3824))
        (PORT d[6] (5113:5113:5113) (5236:5236:5236))
        (PORT d[7] (3917:3917:3917) (4054:4054:4054))
        (PORT d[8] (5994:5994:5994) (6020:6020:6020))
        (PORT d[9] (5565:5565:5565) (5601:5601:5601))
        (PORT d[10] (5322:5322:5322) (5403:5403:5403))
        (PORT d[11] (5067:5067:5067) (5193:5193:5193))
        (PORT d[12] (3980:3980:3980) (4129:4129:4129))
        (PORT clk (2266:2266:2266) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3218:3218:3218) (2916:2916:2916))
        (PORT clk (2266:2266:2266) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2221:2221:2221))
        (PORT d[0] (3735:3735:3735) (3449:3449:3449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4394:4394:4394))
        (PORT d[1] (4031:4031:4031) (4172:4172:4172))
        (PORT d[2] (6192:6192:6192) (6196:6196:6196))
        (PORT d[3] (6130:6130:6130) (6184:6184:6184))
        (PORT d[4] (6339:6339:6339) (6356:6356:6356))
        (PORT d[5] (3719:3719:3719) (3824:3824:3824))
        (PORT d[6] (5115:5115:5115) (5236:5236:5236))
        (PORT d[7] (3919:3919:3919) (4054:4054:4054))
        (PORT d[8] (5996:5996:5996) (6020:6020:6020))
        (PORT d[9] (5567:5567:5567) (5601:5601:5601))
        (PORT d[10] (5324:5324:5324) (5403:5403:5403))
        (PORT d[11] (5069:5069:5069) (5193:5193:5193))
        (PORT d[12] (3982:3982:3982) (4129:4129:4129))
        (PORT clk (2232:2232:2232) (2147:2147:2147))
        (PORT ena (5695:5695:5695) (5486:5486:5486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2147:2147:2147))
        (PORT d[0] (5695:5695:5695) (5486:5486:5486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3725:3725:3725))
        (PORT clk (2296:2296:2296) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6067:6067:6067) (6123:6123:6123))
        (PORT d[1] (4008:4008:4008) (4151:4151:4151))
        (PORT d[2] (5389:5389:5389) (5469:5469:5469))
        (PORT d[3] (3575:3575:3575) (3726:3726:3726))
        (PORT d[4] (6789:6789:6789) (6912:6912:6912))
        (PORT d[5] (3941:3941:3941) (4074:4074:4074))
        (PORT d[6] (6310:6310:6310) (6429:6429:6429))
        (PORT d[7] (3252:3252:3252) (3421:3421:3421))
        (PORT d[8] (6293:6293:6293) (6414:6414:6414))
        (PORT d[9] (5208:5208:5208) (5271:5271:5271))
        (PORT d[10] (3632:3632:3632) (3774:3774:3774))
        (PORT d[11] (3504:3504:3504) (3649:3649:3649))
        (PORT d[12] (3532:3532:3532) (3680:3680:3680))
        (PORT clk (2294:2294:2294) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (3832:3832:3832))
        (PORT clk (2294:2294:2294) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2253:2253:2253))
        (PORT d[0] (4695:4695:4695) (4322:4322:4322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6045:6045:6045) (6099:6099:6099))
        (PORT d[1] (4299:4299:4299) (4413:4413:4413))
        (PORT d[2] (5380:5380:5380) (5473:5473:5473))
        (PORT d[3] (3577:3577:3577) (3726:3726:3726))
        (PORT d[4] (6780:6780:6780) (6914:6914:6914))
        (PORT d[5] (3943:3943:3943) (4074:4074:4074))
        (PORT d[6] (6312:6312:6312) (6429:6429:6429))
        (PORT d[7] (3254:3254:3254) (3421:3421:3421))
        (PORT d[8] (6295:6295:6295) (6414:6414:6414))
        (PORT d[9] (5210:5210:5210) (5271:5271:5271))
        (PORT d[10] (3634:3634:3634) (3774:3774:3774))
        (PORT d[11] (3506:3506:3506) (3649:3649:3649))
        (PORT d[12] (3534:3534:3534) (3680:3680:3680))
        (PORT clk (2260:2260:2260) (2179:2179:2179))
        (PORT ena (5422:5422:5422) (5243:5243:5243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2179:2179:2179))
        (PORT d[0] (5422:5422:5422) (5243:5243:5243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5967:5967:5967) (5432:5432:5432))
        (PORT datab (1297:1297:1297) (1160:1160:1160))
        (PORT datac (3862:3862:3862) (3510:3510:3510))
        (PORT datad (1733:1733:1733) (1587:1587:1587))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT datab (3746:3746:3746) (3434:3434:3434))
        (PORT datac (185:185:185) (199:199:199))
        (PORT datad (180:180:180) (193:193:193))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (535:535:535))
        (PORT datab (3746:3746:3746) (3434:3434:3434))
        (PORT datac (186:186:186) (200:200:200))
        (PORT datad (180:180:180) (192:192:192))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (670:670:670) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3566:3566:3566) (3706:3706:3706))
        (PORT clk (2273:2273:2273) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6987:6987:6987) (7082:7082:7082))
        (PORT d[1] (5442:5442:5442) (5551:5551:5551))
        (PORT d[2] (5425:5425:5425) (5527:5527:5527))
        (PORT d[3] (6363:6363:6363) (6505:6505:6505))
        (PORT d[4] (4309:4309:4309) (4427:4427:4427))
        (PORT d[5] (5548:5548:5548) (5677:5677:5677))
        (PORT d[6] (5985:5985:5985) (6117:6117:6117))
        (PORT d[7] (5080:5080:5080) (5170:5170:5170))
        (PORT d[8] (4195:4195:4195) (4306:4306:4306))
        (PORT d[9] (3579:3579:3579) (3736:3736:3736))
        (PORT d[10] (6732:6732:6732) (6788:6788:6788))
        (PORT d[11] (6378:6378:6378) (6499:6499:6499))
        (PORT d[12] (5071:5071:5071) (5187:5187:5187))
        (PORT clk (2271:2271:2271) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4057:4057:4057))
        (PORT clk (2271:2271:2271) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2220:2220:2220))
        (PORT d[0] (4982:4982:4982) (4590:4590:4590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6717:6717:6717) (6837:6837:6837))
        (PORT d[1] (5485:5485:5485) (5599:5599:5599))
        (PORT d[2] (5167:5167:5167) (5304:5304:5304))
        (PORT d[3] (6365:6365:6365) (6505:6505:6505))
        (PORT d[4] (4287:4287:4287) (4405:4405:4405))
        (PORT d[5] (5550:5550:5550) (5677:5677:5677))
        (PORT d[6] (5987:5987:5987) (6117:6117:6117))
        (PORT d[7] (5082:5082:5082) (5170:5170:5170))
        (PORT d[8] (4197:4197:4197) (4306:4306:4306))
        (PORT d[9] (3581:3581:3581) (3736:3736:3736))
        (PORT d[10] (6734:6734:6734) (6788:6788:6788))
        (PORT d[11] (6380:6380:6380) (6499:6499:6499))
        (PORT d[12] (5073:5073:5073) (5187:5187:5187))
        (PORT clk (2237:2237:2237) (2146:2146:2146))
        (PORT ena (3791:3791:3791) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2146:2146:2146))
        (PORT d[0] (3791:3791:3791) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2147:2147:2147))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4161:4161:4161) (4256:4256:4256))
        (PORT clk (2317:2317:2317) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7664:7664:7664) (7706:7706:7706))
        (PORT d[1] (6206:6206:6206) (6274:6274:6274))
        (PORT d[2] (5451:5451:5451) (5560:5560:5560))
        (PORT d[3] (7326:7326:7326) (7393:7393:7393))
        (PORT d[4] (4978:4978:4978) (5064:5064:5064))
        (PORT d[5] (5203:5203:5203) (5346:5346:5346))
        (PORT d[6] (5989:5989:5989) (6124:6124:6124))
        (PORT d[7] (4701:4701:4701) (4822:4822:4822))
        (PORT d[8] (5152:5152:5152) (5187:5187:5187))
        (PORT d[9] (3594:3594:3594) (3743:3743:3743))
        (PORT d[10] (7059:7059:7059) (7097:7097:7097))
        (PORT d[11] (6967:6967:6967) (7058:7058:7058))
        (PORT d[12] (4786:4786:4786) (4920:4920:4920))
        (PORT clk (2315:2315:2315) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4133:4133:4133))
        (PORT clk (2315:2315:2315) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2264:2264:2264))
        (PORT d[0] (5131:5131:5131) (4666:4666:4666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7642:7642:7642) (7686:7686:7686))
        (PORT d[1] (6197:6197:6197) (6276:6276:6276))
        (PORT d[2] (5477:5477:5477) (5584:5584:5584))
        (PORT d[3] (7328:7328:7328) (7393:7393:7393))
        (PORT d[4] (4963:4963:4963) (5038:5038:5038))
        (PORT d[5] (5205:5205:5205) (5346:5346:5346))
        (PORT d[6] (5991:5991:5991) (6124:6124:6124))
        (PORT d[7] (4703:4703:4703) (4822:4822:4822))
        (PORT d[8] (5154:5154:5154) (5187:5187:5187))
        (PORT d[9] (3596:3596:3596) (3743:3743:3743))
        (PORT d[10] (7061:7061:7061) (7097:7097:7097))
        (PORT d[11] (6969:6969:6969) (7058:7058:7058))
        (PORT d[12] (4788:4788:4788) (4920:4920:4920))
        (PORT clk (2281:2281:2281) (2190:2190:2190))
        (PORT ena (4088:4088:4088) (3890:3890:3890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2190:2190:2190))
        (PORT d[0] (4088:4088:4088) (3890:3890:3890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1510:1510:1510) (1358:1358:1358))
        (PORT datab (5305:5305:5305) (4937:4937:4937))
        (PORT datac (4687:4687:4687) (4305:4305:4305))
        (PORT datad (667:667:667) (613:613:613))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3719:3719:3719))
        (PORT clk (2259:2259:2259) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6698:6698:6698) (6816:6816:6816))
        (PORT d[1] (5148:5148:5148) (5283:5283:5283))
        (PORT d[2] (5175:5175:5175) (5312:5312:5312))
        (PORT d[3] (6391:6391:6391) (6527:6527:6527))
        (PORT d[4] (3926:3926:3926) (4052:4052:4052))
        (PORT d[5] (5625:5625:5625) (5750:5750:5750))
        (PORT d[6] (6248:6248:6248) (6363:6363:6363))
        (PORT d[7] (5054:5054:5054) (5151:5151:5151))
        (PORT d[8] (4187:4187:4187) (4296:4296:4296))
        (PORT d[9] (3873:3873:3873) (4005:4005:4005))
        (PORT d[10] (6409:6409:6409) (6478:6478:6478))
        (PORT d[11] (6349:6349:6349) (6477:6477:6477))
        (PORT d[12] (5077:5077:5077) (5194:5194:5194))
        (PORT clk (2257:2257:2257) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4971:4971:4971) (4631:4631:4631))
        (PORT clk (2257:2257:2257) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2205:2205:2205))
        (PORT d[0] (5488:5488:5488) (5164:5164:5164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6700:6700:6700) (6816:6816:6816))
        (PORT d[1] (5126:5126:5126) (5260:5260:5260))
        (PORT d[2] (5153:5153:5153) (5291:5291:5291))
        (PORT d[3] (6393:6393:6393) (6527:6527:6527))
        (PORT d[4] (3969:3969:3969) (4100:4100:4100))
        (PORT d[5] (5627:5627:5627) (5750:5750:5750))
        (PORT d[6] (6250:6250:6250) (6363:6363:6363))
        (PORT d[7] (5056:5056:5056) (5151:5151:5151))
        (PORT d[8] (4189:4189:4189) (4296:4296:4296))
        (PORT d[9] (3875:3875:3875) (4005:4005:4005))
        (PORT d[10] (6411:6411:6411) (6478:6478:6478))
        (PORT d[11] (6351:6351:6351) (6477:6477:6477))
        (PORT d[12] (5079:5079:5079) (5194:5194:5194))
        (PORT clk (2223:2223:2223) (2131:2131:2131))
        (PORT ena (3742:3742:3742) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2131:2131:2131))
        (PORT d[0] (3742:3742:3742) (3573:3573:3573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4640:4640:4640) (4728:4728:4728))
        (PORT clk (2334:2334:2334) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4812:4812:4812))
        (PORT d[1] (5117:5117:5117) (5235:5235:5235))
        (PORT d[2] (4488:4488:4488) (4593:4593:4593))
        (PORT d[3] (7956:7956:7956) (7988:7988:7988))
        (PORT d[4] (5676:5676:5676) (5763:5763:5763))
        (PORT d[5] (5602:5602:5602) (5733:5733:5733))
        (PORT d[6] (6876:6876:6876) (6962:6962:6962))
        (PORT d[7] (5704:5704:5704) (5759:5759:5759))
        (PORT d[8] (5548:5548:5548) (5596:5596:5596))
        (PORT d[9] (5842:5842:5842) (5947:5947:5947))
        (PORT d[10] (8059:8059:8059) (8035:8035:8035))
        (PORT d[11] (7640:7640:7640) (7693:7693:7693))
        (PORT d[12] (4412:4412:4412) (4554:4554:4554))
        (PORT clk (2332:2332:2332) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7477:7477:7477) (6928:6928:6928))
        (PORT clk (2332:2332:2332) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2280:2280:2280))
        (PORT d[0] (7981:7981:7981) (7474:7474:7474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4696:4696:4696) (4814:4814:4814))
        (PORT d[1] (5078:5078:5078) (5189:5189:5189))
        (PORT d[2] (4243:4243:4243) (4361:4361:4361))
        (PORT d[3] (7958:7958:7958) (7988:7988:7988))
        (PORT d[4] (5963:5963:5963) (6025:6025:6025))
        (PORT d[5] (5604:5604:5604) (5733:5733:5733))
        (PORT d[6] (6878:6878:6878) (6962:6962:6962))
        (PORT d[7] (5706:5706:5706) (5759:5759:5759))
        (PORT d[8] (5550:5550:5550) (5596:5596:5596))
        (PORT d[9] (5844:5844:5844) (5947:5947:5947))
        (PORT d[10] (8061:8061:8061) (8035:8035:8035))
        (PORT d[11] (7642:7642:7642) (7693:7693:7693))
        (PORT d[12] (4414:4414:4414) (4554:4554:4554))
        (PORT clk (2298:2298:2298) (2206:2206:2206))
        (PORT ena (4688:4688:4688) (4459:4459:4459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2206:2206:2206))
        (PORT d[0] (4688:4688:4688) (4459:4459:4459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4728:4728:4728) (4343:4343:4343))
        (PORT datab (5296:5296:5296) (4924:4924:4924))
        (PORT datac (1308:1308:1308) (1214:1214:1214))
        (PORT datad (962:962:962) (888:888:888))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (228:228:228))
        (PORT datac (4483:4483:4483) (4045:4045:4045))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4402:4402:4402))
        (PORT clk (2348:2348:2348) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5156:5156:5156))
        (PORT d[1] (4754:4754:4754) (4884:4884:4884))
        (PORT d[2] (4979:4979:4979) (5078:5078:5078))
        (PORT d[3] (8263:8263:8263) (8283:8283:8283))
        (PORT d[4] (5395:5395:5395) (5494:5494:5494))
        (PORT d[5] (5965:5965:5965) (6081:6081:6081))
        (PORT d[6] (6938:6938:6938) (7026:7026:7026))
        (PORT d[7] (5631:5631:5631) (5692:5692:5692))
        (PORT d[8] (5551:5551:5551) (5601:5601:5601))
        (PORT d[9] (5522:5522:5522) (5646:5646:5646))
        (PORT d[10] (8410:8410:8410) (8368:8368:8368))
        (PORT d[11] (7918:7918:7918) (7957:7957:7957))
        (PORT d[12] (4389:4389:4389) (4527:4527:4527))
        (PORT clk (2346:2346:2346) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3066:3066:3066))
        (PORT clk (2346:2346:2346) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2301:2301:2301))
        (PORT d[0] (3928:3928:3928) (3554:3554:3554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5179:5179:5179))
        (PORT d[1] (4793:4793:4793) (4934:4934:4934))
        (PORT d[2] (4932:4932:4932) (5017:5017:5017))
        (PORT d[3] (8265:8265:8265) (8283:8283:8283))
        (PORT d[4] (5355:5355:5355) (5459:5459:5459))
        (PORT d[5] (5967:5967:5967) (6081:6081:6081))
        (PORT d[6] (6940:6940:6940) (7026:7026:7026))
        (PORT d[7] (5633:5633:5633) (5692:5692:5692))
        (PORT d[8] (5553:5553:5553) (5601:5601:5601))
        (PORT d[9] (5524:5524:5524) (5646:5646:5646))
        (PORT d[10] (8412:8412:8412) (8368:8368:8368))
        (PORT d[11] (7920:7920:7920) (7957:7957:7957))
        (PORT d[12] (4391:4391:4391) (4527:4527:4527))
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (PORT ena (3591:3591:3591) (3356:3356:3356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2227:2227:2227))
        (PORT d[0] (3591:3591:3591) (3356:3356:3356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4708:4708:4708))
        (PORT clk (2333:2333:2333) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5168:5168:5168))
        (PORT d[1] (5116:5116:5116) (5234:5234:5234))
        (PORT d[2] (5292:5292:5292) (5369:5369:5369))
        (PORT d[3] (7930:7930:7930) (7963:7963:7963))
        (PORT d[4] (5730:5730:5730) (5814:5814:5814))
        (PORT d[5] (5636:5636:5636) (5759:5759:5759))
        (PORT d[6] (6601:6601:6601) (6698:6698:6698))
        (PORT d[7] (5311:5311:5311) (5390:5390:5390))
        (PORT d[8] (5851:5851:5851) (5875:5875:5875))
        (PORT d[9] (5849:5849:5849) (5959:5959:5959))
        (PORT d[10] (8093:8093:8093) (8063:8063:8063))
        (PORT d[11] (7592:7592:7592) (7648:7648:7648))
        (PORT d[12] (4774:4774:4774) (4907:4907:4907))
        (PORT clk (2331:2331:2331) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3796:3796:3796) (3414:3414:3414))
        (PORT clk (2331:2331:2331) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2280:2280:2280))
        (PORT d[0] (4370:4370:4370) (3992:3992:3992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (5144:5144:5144))
        (PORT d[1] (5105:5105:5105) (5210:5210:5210))
        (PORT d[2] (5318:5318:5318) (5393:5393:5393))
        (PORT d[3] (7932:7932:7932) (7963:7963:7963))
        (PORT d[4] (5667:5667:5667) (5739:5739:5739))
        (PORT d[5] (5638:5638:5638) (5759:5759:5759))
        (PORT d[6] (6603:6603:6603) (6698:6698:6698))
        (PORT d[7] (5313:5313:5313) (5390:5390:5390))
        (PORT d[8] (5853:5853:5853) (5875:5875:5875))
        (PORT d[9] (5851:5851:5851) (5959:5959:5959))
        (PORT d[10] (8095:8095:8095) (8063:8063:8063))
        (PORT d[11] (7594:7594:7594) (7648:7648:7648))
        (PORT d[12] (4776:4776:4776) (4907:4907:4907))
        (PORT clk (2297:2297:2297) (2206:2206:2206))
        (PORT ena (4682:4682:4682) (4453:4453:4453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2206:2206:2206))
        (PORT d[0] (4682:4682:4682) (4453:4453:4453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4726:4726:4726) (4341:4341:4341))
        (PORT datab (5305:5305:5305) (4936:4936:4936))
        (PORT datac (986:986:986) (906:906:906))
        (PORT datad (876:876:876) (781:781:781))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4358:4358:4358))
        (PORT clk (2332:2332:2332) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5039:5039:5039) (5143:5143:5143))
        (PORT d[1] (5084:5084:5084) (5204:5204:5204))
        (PORT d[2] (4866:4866:4866) (4946:4946:4946))
        (PORT d[3] (7924:7924:7924) (7956:7956:7956))
        (PORT d[4] (5718:5718:5718) (5806:5806:5806))
        (PORT d[5] (5570:5570:5570) (5700:5700:5700))
        (PORT d[6] (6614:6614:6614) (6707:6707:6707))
        (PORT d[7] (5329:5329:5329) (5405:5405:5405))
        (PORT d[8] (4034:4034:4034) (4188:4188:4188))
        (PORT d[9] (5815:5815:5815) (5927:5927:5927))
        (PORT d[10] (8052:8052:8052) (8027:8027:8027))
        (PORT d[11] (7295:7295:7295) (7362:7362:7362))
        (PORT d[12] (4773:4773:4773) (4906:4906:4906))
        (PORT clk (2330:2330:2330) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3751:3751:3751) (3341:3341:3341))
        (PORT clk (2330:2330:2330) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2281:2281:2281))
        (PORT d[0] (4268:4268:4268) (3874:3874:3874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (5143:5143:5143))
        (PORT d[1] (5086:5086:5086) (5204:5204:5204))
        (PORT d[2] (4821:4821:4821) (4898:4898:4898))
        (PORT d[3] (7926:7926:7926) (7956:7956:7956))
        (PORT d[4] (5709:5709:5709) (5791:5791:5791))
        (PORT d[5] (5572:5572:5572) (5700:5700:5700))
        (PORT d[6] (6616:6616:6616) (6707:6707:6707))
        (PORT d[7] (5331:5331:5331) (5405:5405:5405))
        (PORT d[8] (4036:4036:4036) (4188:4188:4188))
        (PORT d[9] (5817:5817:5817) (5927:5927:5927))
        (PORT d[10] (8054:8054:8054) (8027:8027:8027))
        (PORT d[11] (7297:7297:7297) (7362:7362:7362))
        (PORT d[12] (4775:4775:4775) (4906:4906:4906))
        (PORT clk (2296:2296:2296) (2207:2207:2207))
        (PORT ena (4725:4725:4725) (4482:4482:4482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2207:2207:2207))
        (PORT d[0] (4725:4725:4725) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4584:4584:4584) (4676:4676:4676))
        (PORT clk (2334:2334:2334) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5432:5432:5432))
        (PORT d[1] (4392:4392:4392) (4536:4536:4536))
        (PORT d[2] (4991:4991:4991) (5092:5092:5092))
        (PORT d[3] (7933:7933:7933) (7968:7968:7968))
        (PORT d[4] (5665:5665:5665) (5752:5752:5752))
        (PORT d[5] (5584:5584:5584) (5721:5721:5721))
        (PORT d[6] (6892:6892:6892) (6979:6979:6979))
        (PORT d[7] (5676:5676:5676) (5738:5738:5738))
        (PORT d[8] (5561:5561:5561) (5612:5612:5612))
        (PORT d[9] (5841:5841:5841) (5950:5950:5950))
        (PORT d[10] (8038:8038:8038) (8021:8021:8021))
        (PORT d[11] (7622:7622:7622) (7677:7677:7677))
        (PORT d[12] (4406:4406:4406) (4547:4547:4547))
        (PORT clk (2332:2332:2332) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6278:6278:6278) (5881:5881:5881))
        (PORT clk (2332:2332:2332) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2280:2280:2280))
        (PORT d[0] (6851:6851:6851) (6454:6454:6454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (5146:5146:5146))
        (PORT d[1] (4386:4386:4386) (4538:4538:4538))
        (PORT d[2] (5018:5018:5018) (5116:5116:5116))
        (PORT d[3] (7935:7935:7935) (7968:7968:7968))
        (PORT d[4] (5391:5391:5391) (5492:5492:5492))
        (PORT d[5] (5586:5586:5586) (5721:5721:5721))
        (PORT d[6] (6894:6894:6894) (6979:6979:6979))
        (PORT d[7] (5678:5678:5678) (5738:5738:5738))
        (PORT d[8] (5563:5563:5563) (5612:5612:5612))
        (PORT d[9] (5843:5843:5843) (5950:5950:5950))
        (PORT d[10] (8040:8040:8040) (8021:8021:8021))
        (PORT d[11] (7624:7624:7624) (7677:7677:7677))
        (PORT d[12] (4408:4408:4408) (4547:4547:4547))
        (PORT clk (2298:2298:2298) (2206:2206:2206))
        (PORT ena (4744:4744:4744) (4503:4503:4503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2298:2298:2298) (2206:2206:2206))
        (PORT d[0] (4744:4744:4744) (4503:4503:4503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (821:821:821))
        (PORT datab (5304:5304:5304) (4935:4935:4935))
        (PORT datac (4687:4687:4687) (4306:4306:4306))
        (PORT datad (939:939:939) (868:868:868))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (234:234:234))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (4482:4482:4482) (4044:4044:4044))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (648:648:648) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4546:4546:4546))
        (PORT clk (2323:2323:2323) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7919:7919:7919) (7939:7939:7939))
        (PORT d[1] (6491:6491:6491) (6551:6551:6551))
        (PORT d[2] (5187:5187:5187) (5235:5235:5235))
        (PORT d[3] (7312:7312:7312) (7383:7383:7383))
        (PORT d[4] (4987:4987:4987) (5071:5071:5071))
        (PORT d[5] (5184:5184:5184) (5325:5325:5325))
        (PORT d[6] (6277:6277:6277) (6391:6391:6391))
        (PORT d[7] (5355:5355:5355) (5430:5430:5430))
        (PORT d[8] (4852:4852:4852) (4908:4908:4908))
        (PORT d[9] (3914:3914:3914) (4039:4039:4039))
        (PORT d[10] (7426:7426:7426) (7435:7435:7435))
        (PORT d[11] (6995:6995:6995) (7083:7083:7083))
        (PORT d[12] (4758:4758:4758) (4898:4898:4898))
        (PORT clk (2321:2321:2321) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (3704:3704:3704))
        (PORT clk (2321:2321:2321) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2269:2269:2269))
        (PORT d[0] (4982:4982:4982) (4554:4554:4554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7651:7651:7651) (7696:7696:7696))
        (PORT d[1] (4443:4443:4443) (4579:4579:4579))
        (PORT d[2] (5478:5478:5478) (5496:5496:5496))
        (PORT d[3] (7314:7314:7314) (7383:7383:7383))
        (PORT d[4] (5993:5993:5993) (6055:6055:6055))
        (PORT d[5] (5186:5186:5186) (5325:5325:5325))
        (PORT d[6] (6279:6279:6279) (6391:6391:6391))
        (PORT d[7] (5357:5357:5357) (5430:5430:5430))
        (PORT d[8] (4854:4854:4854) (4908:4908:4908))
        (PORT d[9] (3916:3916:3916) (4039:4039:4039))
        (PORT d[10] (7428:7428:7428) (7435:7435:7435))
        (PORT d[11] (6997:6997:6997) (7083:7083:7083))
        (PORT d[12] (4760:4760:4760) (4898:4898:4898))
        (PORT clk (2287:2287:2287) (2195:2195:2195))
        (PORT ena (4053:4053:4053) (3869:3869:3869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2287:2287:2287) (2195:2195:2195))
        (PORT d[0] (4053:4053:4053) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4494:4494:4494) (4602:4602:4602))
        (PORT clk (2352:2352:2352) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5907:5907:5907) (6031:6031:6031))
        (PORT d[1] (5174:5174:5174) (5318:5318:5318))
        (PORT d[2] (4379:4379:4379) (4529:4529:4529))
        (PORT d[3] (7920:7920:7920) (7962:7962:7962))
        (PORT d[4] (5444:5444:5444) (5574:5574:5574))
        (PORT d[5] (5523:5523:5523) (5655:5655:5655))
        (PORT d[6] (6464:6464:6464) (6532:6532:6532))
        (PORT d[7] (6360:6360:6360) (6467:6467:6467))
        (PORT d[8] (6294:6294:6294) (6335:6335:6335))
        (PORT d[9] (6668:6668:6668) (6707:6707:6707))
        (PORT d[10] (7384:7384:7384) (7399:7399:7399))
        (PORT d[11] (8512:8512:8512) (8497:8497:8497))
        (PORT d[12] (6130:6130:6130) (6216:6216:6216))
        (PORT clk (2350:2350:2350) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6473:6473:6473) (5840:5840:5840))
        (PORT clk (2350:2350:2350) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2303:2303:2303))
        (PORT d[0] (6990:6990:6990) (6373:6373:6373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5892:5892:5892) (6005:6005:6005))
        (PORT d[1] (5176:5176:5176) (5318:5318:5318))
        (PORT d[2] (4381:4381:4381) (4529:4529:4529))
        (PORT d[3] (7922:7922:7922) (7962:7962:7962))
        (PORT d[4] (5470:5470:5470) (5598:5598:5598))
        (PORT d[5] (5525:5525:5525) (5655:5655:5655))
        (PORT d[6] (6466:6466:6466) (6532:6532:6532))
        (PORT d[7] (6362:6362:6362) (6467:6467:6467))
        (PORT d[8] (6296:6296:6296) (6335:6335:6335))
        (PORT d[9] (6670:6670:6670) (6707:6707:6707))
        (PORT d[10] (7386:7386:7386) (7399:7399:7399))
        (PORT d[11] (8514:8514:8514) (8497:8497:8497))
        (PORT d[12] (6132:6132:6132) (6216:6216:6216))
        (PORT clk (2316:2316:2316) (2229:2229:2229))
        (PORT ena (3980:3980:3980) (3778:3778:3778))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2229:2229:2229))
        (PORT d[0] (3980:3980:3980) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5147:5147:5147) (4748:4748:4748))
        (PORT datab (1639:1639:1639) (1462:1462:1462))
        (PORT datac (951:951:951) (887:887:887))
        (PORT datad (6089:6089:6089) (5709:5709:5709))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (4096:4096:4096))
        (PORT clk (2274:2274:2274) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6871:6871:6871) (6933:6933:6933))
        (PORT d[1] (5844:5844:5844) (5963:5963:5963))
        (PORT d[2] (5015:5015:5015) (5123:5123:5123))
        (PORT d[3] (6668:6668:6668) (6792:6792:6792))
        (PORT d[4] (4606:4606:4606) (4706:4706:4706))
        (PORT d[5] (5809:5809:5809) (5920:5920:5920))
        (PORT d[6] (6485:6485:6485) (6558:6558:6558))
        (PORT d[7] (6051:6051:6051) (6190:6190:6190))
        (PORT d[8] (4283:4283:4283) (4398:4398:4398))
        (PORT d[9] (4611:4611:4611) (4724:4724:4724))
        (PORT d[10] (6425:6425:6425) (6495:6495:6495))
        (PORT d[11] (7271:7271:7271) (7321:7321:7321))
        (PORT d[12] (5710:5710:5710) (5802:5802:5802))
        (PORT clk (2272:2272:2272) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (4009:4009:4009))
        (PORT clk (2272:2272:2272) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2221:2221:2221))
        (PORT d[0] (4791:4791:4791) (4502:4502:4502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6901:6901:6901) (6954:6954:6954))
        (PORT d[1] (5570:5570:5570) (5713:5713:5713))
        (PORT d[2] (5028:5028:5028) (5118:5118:5118))
        (PORT d[3] (6670:6670:6670) (6792:6792:6792))
        (PORT d[4] (4616:4616:4616) (4704:4704:4704))
        (PORT d[5] (5811:5811:5811) (5920:5920:5920))
        (PORT d[6] (6487:6487:6487) (6558:6558:6558))
        (PORT d[7] (6053:6053:6053) (6190:6190:6190))
        (PORT d[8] (4285:4285:4285) (4398:4398:4398))
        (PORT d[9] (4613:4613:4613) (4724:4724:4724))
        (PORT d[10] (6427:6427:6427) (6495:6495:6495))
        (PORT d[11] (7273:7273:7273) (7321:7321:7321))
        (PORT d[12] (5712:5712:5712) (5802:5802:5802))
        (PORT clk (2238:2238:2238) (2147:2147:2147))
        (PORT ena (4032:4032:4032) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2147:2147:2147))
        (PORT d[0] (4032:4032:4032) (3832:3832:3832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4102:4102:4102) (4187:4187:4187))
        (PORT clk (2307:2307:2307) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6628:6628:6628) (6733:6733:6733))
        (PORT d[1] (5901:5901:5901) (6033:6033:6033))
        (PORT d[2] (4714:4714:4714) (4841:4841:4841))
        (PORT d[3] (6671:6671:6671) (6789:6789:6789))
        (PORT d[4] (4925:4925:4925) (5007:5007:5007))
        (PORT d[5] (5838:5838:5838) (5934:5934:5934))
        (PORT d[6] (6537:6537:6537) (6611:6611:6611))
        (PORT d[7] (5694:5694:5694) (5852:5852:5852))
        (PORT d[8] (3970:3970:3970) (4119:4119:4119))
        (PORT d[9] (4970:4970:4970) (5058:5058:5058))
        (PORT d[10] (6815:6815:6815) (6857:6857:6857))
        (PORT d[11] (7573:7573:7573) (7618:7618:7618))
        (PORT d[12] (5482:5482:5482) (5599:5599:5599))
        (PORT clk (2305:2305:2305) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7375:7375:7375) (6838:6838:6838))
        (PORT clk (2305:2305:2305) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2254:2254:2254))
        (PORT d[0] (7661:7661:7661) (7165:7165:7165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6606:6606:6606) (6709:6709:6709))
        (PORT d[1] (6204:6204:6204) (6308:6308:6308))
        (PORT d[2] (5030:5030:5030) (5131:5131:5131))
        (PORT d[3] (6673:6673:6673) (6789:6789:6789))
        (PORT d[4] (4682:4682:4682) (4784:4784:4784))
        (PORT d[5] (5840:5840:5840) (5934:5934:5934))
        (PORT d[6] (6539:6539:6539) (6611:6611:6611))
        (PORT d[7] (5696:5696:5696) (5852:5852:5852))
        (PORT d[8] (3972:3972:3972) (4119:4119:4119))
        (PORT d[9] (4972:4972:4972) (5058:5058:5058))
        (PORT d[10] (6817:6817:6817) (6857:6857:6857))
        (PORT d[11] (7575:7575:7575) (7618:7618:7618))
        (PORT d[12] (5484:5484:5484) (5599:5599:5599))
        (PORT clk (2271:2271:2271) (2180:2180:2180))
        (PORT ena (4377:4377:4377) (4152:4152:4152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2180:2180:2180))
        (PORT d[0] (4377:4377:4377) (4152:4152:4152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6111:6111:6111) (5714:5714:5714))
        (PORT datab (1357:1357:1357) (1240:1240:1240))
        (PORT datac (5109:5109:5109) (4730:4730:4730))
        (PORT datad (998:998:998) (919:919:919))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4375:4375:4375))
        (PORT clk (2330:2330:2330) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6419:6419:6419) (6470:6470:6470))
        (PORT d[1] (5238:5238:5238) (5385:5385:5385))
        (PORT d[2] (5361:5361:5361) (5478:5478:5478))
        (PORT d[3] (6564:6564:6564) (6645:6645:6645))
        (PORT d[4] (5678:5678:5678) (5752:5752:5752))
        (PORT d[5] (6671:6671:6671) (6690:6690:6690))
        (PORT d[6] (6146:6146:6146) (6237:6237:6237))
        (PORT d[7] (6620:6620:6620) (6713:6713:6713))
        (PORT d[8] (7008:7008:7008) (7045:7045:7045))
        (PORT d[9] (5039:5039:5039) (5166:5166:5166))
        (PORT d[10] (6106:6106:6106) (6176:6176:6176))
        (PORT d[11] (6639:6639:6639) (6735:6735:6735))
        (PORT d[12] (6222:6222:6222) (6327:6327:6327))
        (PORT clk (2328:2328:2328) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5984:5984:5984) (5550:5550:5550))
        (PORT clk (2328:2328:2328) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2281:2281:2281))
        (PORT d[0] (6501:6501:6501) (6083:6083:6083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6445:6445:6445) (6493:6493:6493))
        (PORT d[1] (5500:5500:5500) (5630:5630:5630))
        (PORT d[2] (5363:5363:5363) (5478:5478:5478))
        (PORT d[3] (6566:6566:6566) (6645:6645:6645))
        (PORT d[4] (5454:5454:5454) (5572:5572:5572))
        (PORT d[5] (6673:6673:6673) (6690:6690:6690))
        (PORT d[6] (6148:6148:6148) (6237:6237:6237))
        (PORT d[7] (6622:6622:6622) (6713:6713:6713))
        (PORT d[8] (7010:7010:7010) (7045:7045:7045))
        (PORT d[9] (5041:5041:5041) (5166:5166:5166))
        (PORT d[10] (6108:6108:6108) (6176:6176:6176))
        (PORT d[11] (6641:6641:6641) (6735:6735:6735))
        (PORT d[12] (6224:6224:6224) (6327:6327:6327))
        (PORT clk (2294:2294:2294) (2207:2207:2207))
        (PORT ena (3698:3698:3698) (3521:3521:3521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2207:2207:2207))
        (PORT d[0] (3698:3698:3698) (3521:3521:3521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4240:4240:4240) (4375:4375:4375))
        (PORT clk (2324:2324:2324) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6453:6453:6453) (6502:6502:6502))
        (PORT d[1] (5209:5209:5209) (5357:5357:5357))
        (PORT d[2] (5089:5089:5089) (5212:5212:5212))
        (PORT d[3] (6495:6495:6495) (6575:6575:6575))
        (PORT d[4] (4386:4386:4386) (4529:4529:4529))
        (PORT d[5] (5803:5803:5803) (5888:5888:5888))
        (PORT d[6] (6367:6367:6367) (6428:6428:6428))
        (PORT d[7] (6332:6332:6332) (6452:6452:6452))
        (PORT d[8] (4642:4642:4642) (4761:4761:4761))
        (PORT d[9] (5092:5092:5092) (5215:5215:5215))
        (PORT d[10] (5782:5782:5782) (5879:5879:5879))
        (PORT d[11] (6299:6299:6299) (6411:6411:6411))
        (PORT d[12] (6167:6167:6167) (6276:6276:6276))
        (PORT clk (2322:2322:2322) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4463:4463:4463) (4037:4037:4037))
        (PORT clk (2322:2322:2322) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2272:2272:2272))
        (PORT d[0] (4980:4980:4980) (4570:4570:4570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6455:6455:6455) (6506:6506:6506))
        (PORT d[1] (5235:5235:5235) (5378:5378:5378))
        (PORT d[2] (5109:5109:5109) (5236:5236:5236))
        (PORT d[3] (6497:6497:6497) (6575:6575:6575))
        (PORT d[4] (5749:5749:5749) (5842:5842:5842))
        (PORT d[5] (5805:5805:5805) (5888:5888:5888))
        (PORT d[6] (6369:6369:6369) (6428:6428:6428))
        (PORT d[7] (6334:6334:6334) (6452:6452:6452))
        (PORT d[8] (4644:4644:4644) (4761:4761:4761))
        (PORT d[9] (5094:5094:5094) (5215:5215:5215))
        (PORT d[10] (5784:5784:5784) (5879:5879:5879))
        (PORT d[11] (6301:6301:6301) (6411:6411:6411))
        (PORT d[12] (6169:6169:6169) (6276:6276:6276))
        (PORT clk (2288:2288:2288) (2198:2198:2198))
        (PORT ena (3737:3737:3737) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2198:2198:2198))
        (PORT d[0] (3737:3737:3737) (3565:3565:3565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5146:5146:5146) (4746:4746:4746))
        (PORT datab (1357:1357:1357) (1193:1193:1193))
        (PORT datac (1630:1630:1630) (1419:1419:1419))
        (PORT datad (6087:6087:6087) (5707:5707:5707))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT datab (658:658:658) (608:608:608))
        (PORT datac (4577:4577:4577) (4180:4180:4180))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4686:4686:4686))
        (PORT clk (2303:2303:2303) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (5930:5930:5930))
        (PORT d[1] (5852:5852:5852) (5947:5947:5947))
        (PORT d[2] (5134:5134:5134) (5253:5253:5253))
        (PORT d[3] (5943:5943:5943) (6058:6058:6058))
        (PORT d[4] (4693:4693:4693) (4812:4812:4812))
        (PORT d[5] (5987:5987:5987) (6057:6057:6057))
        (PORT d[6] (5552:5552:5552) (5693:5693:5693))
        (PORT d[7] (6007:6007:6007) (6140:6140:6140))
        (PORT d[8] (5263:5263:5263) (5328:5328:5328))
        (PORT d[9] (4341:4341:4341) (4492:4492:4492))
        (PORT d[10] (5790:5790:5790) (5875:5875:5875))
        (PORT d[11] (5948:5948:5948) (6077:6077:6077))
        (PORT d[12] (5546:5546:5546) (5691:5691:5691))
        (PORT clk (2301:2301:2301) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4052:4052:4052))
        (PORT clk (2301:2301:2301) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2251:2251:2251))
        (PORT d[0] (4978:4978:4978) (4585:4585:4585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5842:5842:5842) (5931:5931:5931))
        (PORT d[1] (5853:5853:5853) (5944:5944:5944))
        (PORT d[2] (5126:5126:5126) (5255:5255:5255))
        (PORT d[3] (5945:5945:5945) (6058:6058:6058))
        (PORT d[4] (4401:4401:4401) (4550:4550:4550))
        (PORT d[5] (5989:5989:5989) (6057:6057:6057))
        (PORT d[6] (5554:5554:5554) (5693:5693:5693))
        (PORT d[7] (6009:6009:6009) (6140:6140:6140))
        (PORT d[8] (5265:5265:5265) (5328:5328:5328))
        (PORT d[9] (4343:4343:4343) (4492:4492:4492))
        (PORT d[10] (5792:5792:5792) (5875:5875:5875))
        (PORT d[11] (5950:5950:5950) (6077:6077:6077))
        (PORT d[12] (5548:5548:5548) (5691:5691:5691))
        (PORT clk (2267:2267:2267) (2177:2177:2177))
        (PORT ena (3704:3704:3704) (3526:3526:3526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2177:2177:2177))
        (PORT d[0] (3704:3704:3704) (3526:3526:3526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4159:4159:4159))
        (PORT clk (2340:2340:2340) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6923:6923:6923) (7013:7013:7013))
        (PORT d[1] (6194:6194:6194) (6298:6298:6298))
        (PORT d[2] (5283:5283:5283) (5361:5361:5361))
        (PORT d[3] (7335:7335:7335) (7425:7425:7425))
        (PORT d[4] (4941:4941:4941) (5031:5031:5031))
        (PORT d[5] (6122:6122:6122) (6201:6201:6201))
        (PORT d[6] (5903:5903:5903) (6019:6019:6019))
        (PORT d[7] (5111:5111:5111) (5232:5232:5232))
        (PORT d[8] (3976:3976:3976) (4128:4128:4128))
        (PORT d[9] (6650:6650:6650) (6688:6688:6688))
        (PORT d[10] (7084:7084:7084) (7120:7120:7120))
        (PORT d[11] (7876:7876:7876) (7905:7905:7905))
        (PORT d[12] (5467:5467:5467) (5598:5598:5598))
        (PORT clk (2338:2338:2338) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (6230:6230:6230))
        (PORT clk (2338:2338:2338) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2288:2288:2288))
        (PORT d[0] (7185:7185:7185) (6763:6763:6763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6965:6965:6965) (7044:7044:7044))
        (PORT d[1] (6537:6537:6537) (6630:6630:6630))
        (PORT d[2] (5390:5390:5390) (5471:5471:5471))
        (PORT d[3] (7337:7337:7337) (7425:7425:7425))
        (PORT d[4] (5218:5218:5218) (5276:5276:5276))
        (PORT d[5] (6124:6124:6124) (6201:6201:6201))
        (PORT d[6] (5905:5905:5905) (6019:6019:6019))
        (PORT d[7] (5113:5113:5113) (5232:5232:5232))
        (PORT d[8] (3978:3978:3978) (4128:4128:4128))
        (PORT d[9] (6652:6652:6652) (6688:6688:6688))
        (PORT d[10] (7086:7086:7086) (7120:7120:7120))
        (PORT d[11] (7878:7878:7878) (7905:7905:7905))
        (PORT d[12] (5469:5469:5469) (5598:5598:5598))
        (PORT clk (2304:2304:2304) (2214:2214:2214))
        (PORT ena (3675:3675:3675) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2214:2214:2214))
        (PORT d[0] (3675:3675:3675) (3492:3492:3492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5150:5150:5150) (4751:4751:4751))
        (PORT datab (1940:1940:1940) (1793:1793:1793))
        (PORT datac (977:977:977) (901:901:901))
        (PORT datad (6091:6091:6091) (5712:5712:5712))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (235:235:235))
        (PORT datab (218:218:218) (229:229:229))
        (PORT datac (4582:4582:4582) (4187:4187:4187))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (648:648:648) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4116:4116:4116))
        (PORT clk (2290:2290:2290) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7323:7323:7323) (7385:7385:7385))
        (PORT d[1] (5807:5807:5807) (5898:5898:5898))
        (PORT d[2] (5772:5772:5772) (5841:5841:5841))
        (PORT d[3] (6996:6996:6996) (7078:7078:7078))
        (PORT d[4] (4645:4645:4645) (4749:4749:4749))
        (PORT d[5] (5854:5854:5854) (5968:5968:5968))
        (PORT d[6] (5942:5942:5942) (6066:6066:6066))
        (PORT d[7] (5071:5071:5071) (5163:5163:5163))
        (PORT d[8] (4333:4333:4333) (4398:4398:4398))
        (PORT d[9] (3591:3591:3591) (3740:3740:3740))
        (PORT d[10] (6755:6755:6755) (6813:6813:6813))
        (PORT d[11] (6647:6647:6647) (6754:6754:6754))
        (PORT d[12] (4782:4782:4782) (4915:4915:4915))
        (PORT clk (2288:2288:2288) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (3602:3602:3602))
        (PORT clk (2288:2288:2288) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2239:2239:2239))
        (PORT d[0] (4559:4559:4559) (4135:4135:4135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7300:7300:7300) (7365:7365:7365))
        (PORT d[1] (5850:5850:5850) (5946:5946:5946))
        (PORT d[2] (5763:5763:5763) (5843:5843:5843))
        (PORT d[3] (6998:6998:6998) (7078:7078:7078))
        (PORT d[4] (4629:4629:4629) (4723:4723:4723))
        (PORT d[5] (5856:5856:5856) (5968:5968:5968))
        (PORT d[6] (5944:5944:5944) (6066:6066:6066))
        (PORT d[7] (5073:5073:5073) (5163:5163:5163))
        (PORT d[8] (4335:4335:4335) (4398:4398:4398))
        (PORT d[9] (3593:3593:3593) (3740:3740:3740))
        (PORT d[10] (6757:6757:6757) (6813:6813:6813))
        (PORT d[11] (6649:6649:6649) (6754:6754:6754))
        (PORT d[12] (4784:4784:4784) (4915:4915:4915))
        (PORT clk (2254:2254:2254) (2165:2165:2165))
        (PORT ena (3774:3774:3774) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2165:2165:2165))
        (PORT d[0] (3774:3774:3774) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (4129:4129:4129))
        (PORT clk (2266:2266:2266) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6701:6701:6701) (6819:6819:6819))
        (PORT d[1] (4802:4802:4802) (4927:4927:4927))
        (PORT d[2] (5150:5150:5150) (5290:5290:5290))
        (PORT d[3] (6352:6352:6352) (6494:6494:6494))
        (PORT d[4] (4255:4255:4255) (4361:4361:4361))
        (PORT d[5] (5591:5591:5591) (5716:5716:5716))
        (PORT d[6] (6238:6238:6238) (6352:6352:6352))
        (PORT d[7] (5086:5086:5086) (5177:5177:5177))
        (PORT d[8] (4091:4091:4091) (4171:4171:4171))
        (PORT d[9] (3902:3902:3902) (4028:4028:4028))
        (PORT d[10] (6426:6426:6426) (6499:6499:6499))
        (PORT d[11] (6349:6349:6349) (6476:6476:6476))
        (PORT d[12] (5077:5077:5077) (5193:5193:5193))
        (PORT clk (2264:2264:2264) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6727:6727:6727) (6291:6291:6291))
        (PORT clk (2264:2264:2264) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2214:2214:2214))
        (PORT d[0] (7244:7244:7244) (6824:6824:6824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6703:6703:6703) (6822:6822:6822))
        (PORT d[1] (5469:5469:5469) (5582:5582:5582))
        (PORT d[2] (5176:5176:5176) (5311:5311:5311))
        (PORT d[3] (6354:6354:6354) (6494:6494:6494))
        (PORT d[4] (4271:4271:4271) (4387:4387:4387))
        (PORT d[5] (5593:5593:5593) (5716:5716:5716))
        (PORT d[6] (6240:6240:6240) (6352:6352:6352))
        (PORT d[7] (5088:5088:5088) (5177:5177:5177))
        (PORT d[8] (4093:4093:4093) (4171:4171:4171))
        (PORT d[9] (3904:3904:3904) (4028:4028:4028))
        (PORT d[10] (6428:6428:6428) (6499:6499:6499))
        (PORT d[11] (6351:6351:6351) (6476:6476:6476))
        (PORT d[12] (5079:5079:5079) (5193:5193:5193))
        (PORT clk (2230:2230:2230) (2140:2140:2140))
        (PORT ena (3815:3815:3815) (3611:3611:3611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2140:2140:2140))
        (PORT d[0] (3815:3815:3815) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1838:1838:1838) (1710:1710:1710))
        (PORT datab (2266:2266:2266) (2031:2031:2031))
        (PORT datac (5100:5100:5100) (4720:4720:4720))
        (PORT datad (6066:6066:6066) (5675:5675:5675))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3998:3998:3998))
        (PORT clk (2279:2279:2279) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6997:6997:6997) (7092:7092:7092))
        (PORT d[1] (5479:5479:5479) (5583:5583:5583))
        (PORT d[2] (5714:5714:5714) (5798:5798:5798))
        (PORT d[3] (6674:6674:6674) (6788:6788:6788))
        (PORT d[4] (4294:4294:4294) (4414:4414:4414))
        (PORT d[5] (5607:5607:5607) (5739:5739:5739))
        (PORT d[6] (5969:5969:5969) (6107:6107:6107))
        (PORT d[7] (5034:5034:5034) (5129:5129:5129))
        (PORT d[8] (4204:4204:4204) (4317:4317:4317))
        (PORT d[9] (3578:3578:3578) (3735:3735:3735))
        (PORT d[10] (6779:6779:6779) (6831:6831:6831))
        (PORT d[11] (6332:6332:6332) (6459:6459:6459))
        (PORT d[12] (5060:5060:5060) (5175:5175:5175))
        (PORT clk (2277:2277:2277) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (4589:4589:4589))
        (PORT clk (2277:2277:2277) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2227:2227:2227))
        (PORT d[0] (5290:5290:5290) (4864:4864:4864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6725:6725:6725) (6846:6846:6846))
        (PORT d[1] (5470:5470:5470) (5585:5585:5585))
        (PORT d[2] (5176:5176:5176) (5309:5309:5309))
        (PORT d[3] (6676:6676:6676) (6788:6788:6788))
        (PORT d[4] (4297:4297:4297) (4415:4415:4415))
        (PORT d[5] (5609:5609:5609) (5739:5739:5739))
        (PORT d[6] (5971:5971:5971) (6107:6107:6107))
        (PORT d[7] (5036:5036:5036) (5129:5129:5129))
        (PORT d[8] (4206:4206:4206) (4317:4317:4317))
        (PORT d[9] (3580:3580:3580) (3735:3735:3735))
        (PORT d[10] (6781:6781:6781) (6831:6831:6831))
        (PORT d[11] (6334:6334:6334) (6459:6459:6459))
        (PORT d[12] (5062:5062:5062) (5175:5175:5175))
        (PORT clk (2243:2243:2243) (2153:2153:2153))
        (PORT ena (3736:3736:3736) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2153:2153:2153))
        (PORT d[0] (3736:3736:3736) (3548:3548:3548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4686:4686:4686))
        (PORT clk (2331:2331:2331) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6920:6920:6920) (7004:7004:7004))
        (PORT d[1] (6231:6231:6231) (6348:6348:6348))
        (PORT d[2] (5404:5404:5404) (5482:5482:5482))
        (PORT d[3] (7297:7297:7297) (7383:7383:7383))
        (PORT d[4] (4920:4920:4920) (5005:5005:5005))
        (PORT d[5] (5813:5813:5813) (5912:5912:5912))
        (PORT d[6] (5869:5869:5869) (5983:5983:5983))
        (PORT d[7] (5698:5698:5698) (5843:5843:5843))
        (PORT d[8] (3934:3934:3934) (4064:4064:4064))
        (PORT d[9] (4329:4329:4329) (4459:4459:4459))
        (PORT d[10] (7132:7132:7132) (7162:7162:7162))
        (PORT d[11] (7879:7879:7879) (7903:7903:7903))
        (PORT d[12] (5492:5492:5492) (5617:5617:5617))
        (PORT clk (2329:2329:2329) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (5415:5415:5415))
        (PORT clk (2329:2329:2329) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2281:2281:2281))
        (PORT d[0] (6456:6456:6456) (5994:5994:5994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6612:6612:6612) (6718:6718:6718))
        (PORT d[1] (6521:6521:6521) (6609:6609:6609))
        (PORT d[2] (5381:5381:5381) (5458:5458:5458))
        (PORT d[3] (7299:7299:7299) (7383:7383:7383))
        (PORT d[4] (4922:4922:4922) (5008:5008:5008))
        (PORT d[5] (5815:5815:5815) (5912:5912:5912))
        (PORT d[6] (5871:5871:5871) (5983:5983:5983))
        (PORT d[7] (5700:5700:5700) (5843:5843:5843))
        (PORT d[8] (3936:3936:3936) (4064:4064:4064))
        (PORT d[9] (4331:4331:4331) (4459:4459:4459))
        (PORT d[10] (7134:7134:7134) (7162:7162:7162))
        (PORT d[11] (7881:7881:7881) (7903:7903:7903))
        (PORT d[12] (5494:5494:5494) (5617:5617:5617))
        (PORT clk (2295:2295:2295) (2207:2207:2207))
        (PORT ena (3363:3363:3363) (3200:3200:3200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2207:2207:2207))
        (PORT d[0] (3363:3363:3363) (3200:3200:3200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6115:6115:6115) (5718:5718:5718))
        (PORT datab (2033:2033:2033) (1802:1802:1802))
        (PORT datac (5101:5101:5101) (4721:4721:4721))
        (PORT datad (649:649:649) (603:603:603))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3762:3762:3762))
        (PORT clk (2301:2301:2301) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6282:6282:6282) (6405:6405:6405))
        (PORT d[1] (5887:5887:5887) (6010:6010:6010))
        (PORT d[2] (4998:4998:4998) (5091:5091:5091))
        (PORT d[3] (6980:6980:6980) (7085:7085:7085))
        (PORT d[4] (4925:4925:4925) (5006:5006:5006))
        (PORT d[5] (6141:6141:6141) (6221:6221:6221))
        (PORT d[6] (6537:6537:6537) (6610:6610:6610))
        (PORT d[7] (5727:5727:5727) (5886:5886:5886))
        (PORT d[8] (4326:4326:4326) (4463:4463:4463))
        (PORT d[9] (4929:4929:4929) (5022:5022:5022))
        (PORT d[10] (6774:6774:6774) (6822:6822:6822))
        (PORT d[11] (7598:7598:7598) (7636:7636:7636))
        (PORT d[12] (5492:5492:5492) (5610:5610:5610))
        (PORT clk (2299:2299:2299) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7173:7173:7173) (6655:6655:6655))
        (PORT clk (2299:2299:2299) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2249:2249:2249))
        (PORT d[0] (7690:7690:7690) (7188:7188:7188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6284:6284:6284) (6405:6405:6405))
        (PORT d[1] (5894:5894:5894) (6023:6023:6023))
        (PORT d[2] (5298:5298:5298) (5376:5376:5376))
        (PORT d[3] (6982:6982:6982) (7085:7085:7085))
        (PORT d[4] (4657:4657:4657) (4763:4763:4763))
        (PORT d[5] (6143:6143:6143) (6221:6221:6221))
        (PORT d[6] (6539:6539:6539) (6610:6610:6610))
        (PORT d[7] (5729:5729:5729) (5886:5886:5886))
        (PORT d[8] (4328:4328:4328) (4463:4463:4463))
        (PORT d[9] (4931:4931:4931) (5022:5022:5022))
        (PORT d[10] (6776:6776:6776) (6822:6822:6822))
        (PORT d[11] (7600:7600:7600) (7636:7636:7636))
        (PORT d[12] (5494:5494:5494) (5610:5610:5610))
        (PORT clk (2265:2265:2265) (2175:2175:2175))
        (PORT ena (4372:4372:4372) (4147:4147:4147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2175:2175:2175))
        (PORT d[0] (4372:4372:4372) (4147:4147:4147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3749:3749:3749))
        (PORT clk (2282:2282:2282) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6315:6315:6315) (6437:6437:6437))
        (PORT d[1] (5577:5577:5577) (5723:5723:5723))
        (PORT d[2] (5277:5277:5277) (5356:5356:5356))
        (PORT d[3] (6667:6667:6667) (6775:6775:6775))
        (PORT d[4] (4332:4332:4332) (4462:4462:4462))
        (PORT d[5] (5850:5850:5850) (5954:5954:5954))
        (PORT d[6] (6210:6210:6210) (6309:6309:6309))
        (PORT d[7] (6019:6019:6019) (6158:6158:6158))
        (PORT d[8] (4307:4307:4307) (4442:4442:4442))
        (PORT d[9] (4624:4624:4624) (4738:4738:4738))
        (PORT d[10] (6439:6439:6439) (6511:6511:6511))
        (PORT d[11] (6960:6960:6960) (7047:7047:7047))
        (PORT d[12] (5739:5739:5739) (5826:5826:5826))
        (PORT clk (2280:2280:2280) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4234:4234:4234))
        (PORT clk (2280:2280:2280) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2228:2228:2228))
        (PORT d[0] (5080:5080:5080) (4767:4767:4767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6317:6317:6317) (6437:6437:6437))
        (PORT d[1] (5877:5877:5877) (5996:5996:5996))
        (PORT d[2] (5267:5267:5267) (5339:5339:5339))
        (PORT d[3] (6669:6669:6669) (6775:6775:6775))
        (PORT d[4] (4383:4383:4383) (4508:4508:4508))
        (PORT d[5] (5852:5852:5852) (5954:5954:5954))
        (PORT d[6] (6212:6212:6212) (6309:6309:6309))
        (PORT d[7] (6021:6021:6021) (6158:6158:6158))
        (PORT d[8] (4309:4309:4309) (4442:4442:4442))
        (PORT d[9] (4626:4626:4626) (4738:4738:4738))
        (PORT d[10] (6441:6441:6441) (6511:6511:6511))
        (PORT d[11] (6962:6962:6962) (7047:7047:7047))
        (PORT d[12] (5741:5741:5741) (5826:5826:5826))
        (PORT clk (2246:2246:2246) (2154:2154:2154))
        (PORT ena (4100:4100:4100) (3886:3886:3886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2154:2154:2154))
        (PORT d[0] (4100:4100:4100) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (903:903:903))
        (PORT datab (1343:1343:1343) (1231:1231:1231))
        (PORT datac (5102:5102:5102) (4722:4722:4722))
        (PORT datad (6065:6065:6065) (5674:5674:5674))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (234:234:234))
        (PORT datac (4217:4217:4217) (3838:3838:3838))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4678:4678:4678))
        (PORT clk (2325:2325:2325) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6945:6945:6945) (7029:7029:7029))
        (PORT d[1] (6232:6232:6232) (6349:6349:6349))
        (PORT d[2] (4987:4987:4987) (5088:5088:5088))
        (PORT d[3] (6994:6994:6994) (7087:7087:7087))
        (PORT d[4] (4934:4934:4934) (5023:5023:5023))
        (PORT d[5] (6081:6081:6081) (6167:6167:6167))
        (PORT d[6] (5935:5935:5935) (6049:6049:6049))
        (PORT d[7] (5710:5710:5710) (5855:5855:5855))
        (PORT d[8] (3963:3963:3963) (4114:4114:4114))
        (PORT d[9] (4314:4314:4314) (4445:4445:4445))
        (PORT d[10] (7133:7133:7133) (7163:7163:7163))
        (PORT d[11] (7879:7879:7879) (7903:7903:7903))
        (PORT d[12] (5466:5466:5466) (5597:5597:5597))
        (PORT clk (2323:2323:2323) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (4556:4556:4556))
        (PORT clk (2323:2323:2323) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2273:2273:2273))
        (PORT d[0] (5622:5622:5622) (5089:5089:5089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6923:6923:6923) (7005:7005:7005))
        (PORT d[1] (6526:6526:6526) (6618:6618:6618))
        (PORT d[2] (5389:5389:5389) (5470:5470:5470))
        (PORT d[3] (6996:6996:6996) (7087:7087:7087))
        (PORT d[4] (4911:4911:4911) (4999:4999:4999))
        (PORT d[5] (6083:6083:6083) (6167:6167:6167))
        (PORT d[6] (5937:5937:5937) (6049:6049:6049))
        (PORT d[7] (5712:5712:5712) (5855:5855:5855))
        (PORT d[8] (3965:3965:3965) (4114:4114:4114))
        (PORT d[9] (4316:4316:4316) (4445:4445:4445))
        (PORT d[10] (7135:7135:7135) (7163:7163:7163))
        (PORT d[11] (7881:7881:7881) (7903:7903:7903))
        (PORT d[12] (5468:5468:5468) (5597:5597:5597))
        (PORT clk (2289:2289:2289) (2199:2199:2199))
        (PORT ena (3724:3724:3724) (3527:3527:3527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2199:2199:2199))
        (PORT d[0] (3724:3724:3724) (3527:3527:3527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (4142:4142:4142))
        (PORT clk (2349:2349:2349) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7273:7273:7273) (7337:7337:7337))
        (PORT d[1] (5195:5195:5195) (5335:5335:5335))
        (PORT d[2] (4666:4666:4666) (4792:4792:4792))
        (PORT d[3] (7622:7622:7622) (7691:7691:7691))
        (PORT d[4] (5743:5743:5743) (5851:5851:5851))
        (PORT d[5] (5476:5476:5476) (5606:5606:5606))
        (PORT d[6] (6231:6231:6231) (6323:6323:6323))
        (PORT d[7] (5130:5130:5130) (5250:5250:5250))
        (PORT d[8] (6266:6266:6266) (6313:6313:6313))
        (PORT d[9] (6373:6373:6373) (6441:6441:6441))
        (PORT d[10] (7427:7427:7427) (7434:7434:7434))
        (PORT d[11] (8182:8182:8182) (8189:8189:8189))
        (PORT d[12] (5797:5797:5797) (5904:5904:5904))
        (PORT clk (2347:2347:2347) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6538:6538:6538) (5902:5902:5902))
        (PORT clk (2347:2347:2347) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2297:2297:2297))
        (PORT d[0] (7055:7055:7055) (6435:6435:6435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7300:7300:7300) (7361:7361:7361))
        (PORT d[1] (5173:5173:5173) (5311:5311:5311))
        (PORT d[2] (4668:4668:4668) (4792:4792:4792))
        (PORT d[3] (7624:7624:7624) (7691:7691:7691))
        (PORT d[4] (5742:5742:5742) (5848:5848:5848))
        (PORT d[5] (5478:5478:5478) (5606:5606:5606))
        (PORT d[6] (6233:6233:6233) (6323:6323:6323))
        (PORT d[7] (5132:5132:5132) (5250:5250:5250))
        (PORT d[8] (6268:6268:6268) (6313:6313:6313))
        (PORT d[9] (6375:6375:6375) (6441:6441:6441))
        (PORT d[10] (7429:7429:7429) (7434:7434:7434))
        (PORT d[11] (8184:8184:8184) (8189:8189:8189))
        (PORT d[12] (5799:5799:5799) (5904:5904:5904))
        (PORT clk (2313:2313:2313) (2223:2223:2223))
        (PORT ena (3362:3362:3362) (3177:3177:3177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2223:2223:2223))
        (PORT d[0] (3362:3362:3362) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6116:6116:6116) (5719:5719:5719))
        (PORT datab (960:960:960) (885:885:885))
        (PORT datac (5099:5099:5099) (4719:4719:4719))
        (PORT datad (1237:1237:1237) (1142:1142:1142))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (233:233:233))
        (PORT datab (218:218:218) (228:228:228))
        (PORT datac (4219:4219:4219) (3839:3839:3839))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3523:3523:3523))
        (PORT clk (2342:2342:2342) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6162:6162:6162) (6214:6214:6214))
        (PORT d[1] (6720:6720:6720) (6742:6742:6742))
        (PORT d[2] (6399:6399:6399) (6447:6447:6447))
        (PORT d[3] (4786:4786:4786) (4834:4834:4834))
        (PORT d[4] (5815:5815:5815) (5899:5899:5899))
        (PORT d[5] (3909:3909:3909) (4025:4025:4025))
        (PORT d[6] (4332:4332:4332) (4464:4464:4464))
        (PORT d[7] (3917:3917:3917) (4041:4041:4041))
        (PORT d[8] (8088:8088:8088) (8071:8071:8071))
        (PORT d[9] (6700:6700:6700) (6723:6723:6723))
        (PORT d[10] (6025:6025:6025) (6086:6086:6086))
        (PORT d[11] (5484:5484:5484) (5616:5616:5616))
        (PORT d[12] (6359:6359:6359) (6404:6404:6404))
        (PORT clk (2340:2340:2340) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1060:1060:1060))
        (PORT clk (2340:2340:2340) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2295:2295:2295))
        (PORT d[0] (1717:1717:1717) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6436:6436:6436) (6475:6475:6475))
        (PORT d[1] (6367:6367:6367) (6421:6421:6421))
        (PORT d[2] (6401:6401:6401) (6447:6447:6447))
        (PORT d[3] (4788:4788:4788) (4834:4834:4834))
        (PORT d[4] (5782:5782:5782) (5879:5879:5879))
        (PORT d[5] (3911:3911:3911) (4025:4025:4025))
        (PORT d[6] (4334:4334:4334) (4464:4464:4464))
        (PORT d[7] (3919:3919:3919) (4041:4041:4041))
        (PORT d[8] (8090:8090:8090) (8071:8071:8071))
        (PORT d[9] (6702:6702:6702) (6723:6723:6723))
        (PORT d[10] (6027:6027:6027) (6086:6086:6086))
        (PORT d[11] (5486:5486:5486) (5616:5616:5616))
        (PORT d[12] (6361:6361:6361) (6404:6404:6404))
        (PORT clk (2306:2306:2306) (2221:2221:2221))
        (PORT ena (2809:2809:2809) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2221:2221:2221))
        (PORT d[0] (2809:2809:2809) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3631:3631:3631))
        (PORT clk (2337:2337:2337) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6487:6487:6487) (6522:6522:6522))
        (PORT d[1] (7034:7034:7034) (7033:7033:7033))
        (PORT d[2] (6068:6068:6068) (6134:6134:6134))
        (PORT d[3] (5106:5106:5106) (5136:5136:5136))
        (PORT d[4] (9037:9037:9037) (9033:9033:9033))
        (PORT d[5] (4255:4255:4255) (4346:4346:4346))
        (PORT d[6] (3216:3216:3216) (3359:3359:3359))
        (PORT d[7] (3548:3548:3548) (3690:3690:3690))
        (PORT d[8] (7749:7749:7749) (7760:7760:7760))
        (PORT d[9] (6355:6355:6355) (6406:6406:6406))
        (PORT d[10] (6341:6341:6341) (6386:6386:6386))
        (PORT d[11] (5130:5130:5130) (5258:5258:5258))
        (PORT d[12] (4607:4607:4607) (4718:4718:4718))
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1578:1578:1578))
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2289:2289:2289))
        (PORT d[0] (2285:2285:2285) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6440:6440:6440) (6477:6477:6477))
        (PORT d[1] (6644:6644:6644) (6678:6678:6678))
        (PORT d[2] (6070:6070:6070) (6134:6134:6134))
        (PORT d[3] (5108:5108:5108) (5136:5136:5136))
        (PORT d[4] (9063:9063:9063) (9054:9054:9054))
        (PORT d[5] (4257:4257:4257) (4346:4346:4346))
        (PORT d[6] (3218:3218:3218) (3359:3359:3359))
        (PORT d[7] (3550:3550:3550) (3690:3690:3690))
        (PORT d[8] (7751:7751:7751) (7760:7760:7760))
        (PORT d[9] (6357:6357:6357) (6406:6406:6406))
        (PORT d[10] (6343:6343:6343) (6386:6386:6386))
        (PORT d[11] (5132:5132:5132) (5258:5258:5258))
        (PORT d[12] (4609:4609:4609) (4718:4718:4718))
        (PORT clk (2301:2301:2301) (2215:2215:2215))
        (PORT ena (2497:2497:2497) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2301:2301:2301) (2215:2215:2215))
        (PORT d[0] (2497:2497:2497) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1451:1451:1451))
        (PORT datab (1441:1441:1441) (1380:1380:1380))
        (PORT datac (4587:4587:4587) (4206:4206:4206))
        (PORT datad (1270:1270:1270) (1164:1164:1164))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3632:3632:3632))
        (PORT clk (2341:2341:2341) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6752:6752:6752) (6771:6771:6771))
        (PORT d[1] (7008:7008:7008) (7009:7009:7009))
        (PORT d[2] (6016:6016:6016) (6074:6074:6074))
        (PORT d[3] (5095:5095:5095) (5124:5124:5124))
        (PORT d[4] (9046:9046:9046) (9042:9042:9042))
        (PORT d[5] (4189:4189:4189) (4286:4286:4286))
        (PORT d[6] (3163:3163:3163) (3314:3314:3314))
        (PORT d[7] (3970:3970:3970) (4100:4100:4100))
        (PORT d[8] (7756:7756:7756) (7767:7767:7767))
        (PORT d[9] (6388:6388:6388) (6436:6436:6436))
        (PORT d[10] (6300:6300:6300) (6351:6351:6351))
        (PORT d[11] (5494:5494:5494) (5631:5631:5631))
        (PORT d[12] (6691:6691:6691) (6710:6710:6710))
        (PORT clk (2339:2339:2339) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1347:1347:1347))
        (PORT clk (2339:2339:2339) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2295:2295:2295))
        (PORT d[0] (2032:2032:2032) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6754:6754:6754) (6775:6775:6775))
        (PORT d[1] (6711:6711:6711) (6741:6741:6741))
        (PORT d[2] (6401:6401:6401) (6441:6441:6441))
        (PORT d[3] (5097:5097:5097) (5124:5124:5124))
        (PORT d[4] (9072:9072:9072) (9066:9066:9066))
        (PORT d[5] (4191:4191:4191) (4286:4286:4286))
        (PORT d[6] (3165:3165:3165) (3314:3314:3314))
        (PORT d[7] (3972:3972:3972) (4100:4100:4100))
        (PORT d[8] (7758:7758:7758) (7767:7767:7767))
        (PORT d[9] (6390:6390:6390) (6436:6436:6436))
        (PORT d[10] (6302:6302:6302) (6351:6351:6351))
        (PORT d[11] (5496:5496:5496) (5631:5631:5631))
        (PORT d[12] (6693:6693:6693) (6710:6710:6710))
        (PORT clk (2305:2305:2305) (2221:2221:2221))
        (PORT ena (2792:2792:2792) (2595:2595:2595))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2221:2221:2221))
        (PORT d[0] (2792:2792:2792) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3625:3625:3625))
        (PORT clk (2321:2321:2321) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6797:6797:6797) (6796:6796:6796))
        (PORT d[1] (6967:6967:6967) (6984:6984:6984))
        (PORT d[2] (5724:5724:5724) (5805:5805:5805))
        (PORT d[3] (5416:5416:5416) (5426:5426:5426))
        (PORT d[4] (8730:8730:8730) (8742:8742:8742))
        (PORT d[5] (4501:4501:4501) (4584:4584:4584))
        (PORT d[6] (3180:3180:3180) (3320:3320:3320))
        (PORT d[7] (3520:3520:3520) (3656:3656:3656))
        (PORT d[8] (7435:7435:7435) (7463:7463:7463))
        (PORT d[9] (6078:6078:6078) (6145:6145:6145))
        (PORT d[10] (6611:6611:6611) (6640:6640:6640))
        (PORT d[11] (5796:5796:5796) (5914:5914:5914))
        (PORT d[12] (4993:4993:4993) (5093:5093:5093))
        (PORT clk (2319:2319:2319) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (3557:3557:3557))
        (PORT clk (2319:2319:2319) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2274:2274:2274))
        (PORT d[0] (4472:4472:4472) (4090:4090:4090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6764:6764:6764) (6776:6776:6776))
        (PORT d[1] (6994:6994:6994) (7004:7004:7004))
        (PORT d[2] (5726:5726:5726) (5805:5805:5805))
        (PORT d[3] (5418:5418:5418) (5426:5426:5426))
        (PORT d[4] (8684:8684:8684) (8695:8695:8695))
        (PORT d[5] (4503:4503:4503) (4584:4584:4584))
        (PORT d[6] (3182:3182:3182) (3320:3320:3320))
        (PORT d[7] (3522:3522:3522) (3656:3656:3656))
        (PORT d[8] (7437:7437:7437) (7463:7463:7463))
        (PORT d[9] (6080:6080:6080) (6145:6145:6145))
        (PORT d[10] (6613:6613:6613) (6640:6640:6640))
        (PORT d[11] (5798:5798:5798) (5914:5914:5914))
        (PORT d[12] (4995:4995:4995) (5093:5093:5093))
        (PORT clk (2285:2285:2285) (2200:2200:2200))
        (PORT ena (6812:6812:6812) (6542:6542:6542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2200:2200:2200))
        (PORT d[0] (6812:6812:6812) (6542:6542:6542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1203:1203:1203))
        (PORT datab (1437:1437:1437) (1376:1376:1376))
        (PORT datac (4584:4584:4584) (4203:4203:4203))
        (PORT datad (942:942:942) (872:872:872))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (234:234:234))
        (PORT datac (1793:1793:1793) (1665:1665:1665))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3305:3305:3305))
        (PORT clk (2335:2335:2335) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6467:6467:6467) (6506:6506:6506))
        (PORT d[1] (6684:6684:6684) (6716:6716:6716))
        (PORT d[2] (6677:6677:6677) (6698:6698:6698))
        (PORT d[3] (4803:4803:4803) (4853:4853:4853))
        (PORT d[4] (9071:9071:9071) (9064:9064:9064))
        (PORT d[5] (3862:3862:3862) (3981:3981:3981))
        (PORT d[6] (4304:4304:4304) (4442:4442:4442))
        (PORT d[7] (3934:3934:3934) (4070:4070:4070))
        (PORT d[8] (7790:7790:7790) (7796:7796:7796))
        (PORT d[9] (6362:6362:6362) (6414:6414:6414))
        (PORT d[10] (6322:6322:6322) (6364:6364:6364))
        (PORT d[11] (5518:5518:5518) (5655:5655:5655))
        (PORT d[12] (6650:6650:6650) (6670:6670:6670))
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1396:1396:1396))
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2287:2287:2287))
        (PORT d[0] (2088:2088:2088) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6741:6741:6741) (6761:6761:6761))
        (PORT d[1] (6711:6711:6711) (6736:6736:6736))
        (PORT d[2] (6367:6367:6367) (6413:6413:6413))
        (PORT d[3] (4805:4805:4805) (4853:4853:4853))
        (PORT d[4] (9366:9366:9366) (9329:9329:9329))
        (PORT d[5] (3864:3864:3864) (3981:3981:3981))
        (PORT d[6] (4306:4306:4306) (4442:4442:4442))
        (PORT d[7] (3936:3936:3936) (4070:4070:4070))
        (PORT d[8] (7792:7792:7792) (7796:7796:7796))
        (PORT d[9] (6364:6364:6364) (6414:6414:6414))
        (PORT d[10] (6324:6324:6324) (6364:6364:6364))
        (PORT d[11] (5520:5520:5520) (5655:5655:5655))
        (PORT d[12] (6652:6652:6652) (6670:6670:6670))
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (PORT ena (2860:2860:2860) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2299:2299:2299) (2213:2213:2213))
        (PORT d[0] (2860:2860:2860) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2300:2300:2300) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3634:3634:3634))
        (PORT clk (2326:2326:2326) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7064:7064:7064) (7064:7064:7064))
        (PORT d[1] (7236:7236:7236) (7216:7216:7216))
        (PORT d[2] (6347:6347:6347) (6384:6384:6384))
        (PORT d[3] (5404:5404:5404) (5412:5412:5412))
        (PORT d[4] (8727:8727:8727) (8726:8726:8726))
        (PORT d[5] (4200:4200:4200) (4303:4303:4303))
        (PORT d[6] (3189:3189:3189) (3325:3325:3325))
        (PORT d[7] (3566:3566:3566) (3702:3702:3702))
        (PORT d[8] (7470:7470:7470) (7490:7490:7490))
        (PORT d[9] (6059:6059:6059) (6130:6130:6130))
        (PORT d[10] (6634:6634:6634) (6654:6654:6654))
        (PORT d[11] (5818:5818:5818) (5929:5929:5929))
        (PORT d[12] (4928:4928:4928) (5027:5027:5027))
        (PORT clk (2324:2324:2324) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2538:2538:2538))
        (PORT clk (2324:2324:2324) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2278:2278:2278))
        (PORT d[0] (3339:3339:3339) (3071:3071:3071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7065:7065:7065) (7065:7065:7065))
        (PORT d[1] (6987:6987:6987) (7001:7001:7001))
        (PORT d[2] (6036:6036:6036) (6099:6099:6099))
        (PORT d[3] (5406:5406:5406) (5412:5412:5412))
        (PORT d[4] (9028:9028:9028) (9012:9012:9012))
        (PORT d[5] (4202:4202:4202) (4303:4303:4303))
        (PORT d[6] (3191:3191:3191) (3325:3325:3325))
        (PORT d[7] (3568:3568:3568) (3702:3702:3702))
        (PORT d[8] (7472:7472:7472) (7490:7490:7490))
        (PORT d[9] (6061:6061:6061) (6130:6130:6130))
        (PORT d[10] (6636:6636:6636) (6654:6654:6654))
        (PORT d[11] (5820:5820:5820) (5929:5929:5929))
        (PORT d[12] (4930:4930:4930) (5027:5027:5027))
        (PORT clk (2290:2290:2290) (2204:2204:2204))
        (PORT ena (6813:6813:6813) (6543:6543:6543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2204:2204:2204))
        (PORT d[0] (6813:6813:6813) (6543:6543:6543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1228:1228:1228))
        (PORT datab (1444:1444:1444) (1384:1384:1384))
        (PORT datac (4589:4589:4589) (4208:4208:4208))
        (PORT datad (931:931:931) (869:869:869))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3139:3139:3139) (3259:3259:3259))
        (PORT clk (2349:2349:2349) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6442:6442:6442) (6484:6484:6484))
        (PORT d[1] (6955:6955:6955) (6951:6951:6951))
        (PORT d[2] (6373:6373:6373) (6425:6425:6425))
        (PORT d[3] (4797:4797:4797) (4847:4847:4847))
        (PORT d[4] (5494:5494:5494) (5614:5614:5614))
        (PORT d[5] (3917:3917:3917) (4035:4035:4035))
        (PORT d[6] (3453:3453:3453) (3577:3577:3577))
        (PORT d[7] (3938:3938:3938) (4067:4067:4067))
        (PORT d[8] (8087:8087:8087) (8071:8071:8071))
        (PORT d[9] (6677:6677:6677) (6700:6700:6700))
        (PORT d[10] (5991:5991:5991) (6060:6060:6060))
        (PORT d[11] (5519:5519:5519) (5645:5645:5645))
        (PORT d[12] (6649:6649:6649) (6669:6669:6669))
        (PORT clk (2347:2347:2347) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1321:1321:1321))
        (PORT clk (2347:2347:2347) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2302:2302:2302))
        (PORT d[0] (2019:2019:2019) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6730:6730:6730) (6744:6744:6744))
        (PORT d[1] (6703:6703:6703) (6733:6733:6733))
        (PORT d[2] (6400:6400:6400) (6446:6446:6446))
        (PORT d[3] (4799:4799:4799) (4847:4847:4847))
        (PORT d[4] (5503:5503:5503) (5612:5612:5612))
        (PORT d[5] (3919:3919:3919) (4035:4035:4035))
        (PORT d[6] (3455:3455:3455) (3577:3577:3577))
        (PORT d[7] (3940:3940:3940) (4067:4067:4067))
        (PORT d[8] (8089:8089:8089) (8071:8071:8071))
        (PORT d[9] (6679:6679:6679) (6700:6700:6700))
        (PORT d[10] (5993:5993:5993) (6060:6060:6060))
        (PORT d[11] (5521:5521:5521) (5645:5645:5645))
        (PORT d[12] (6651:6651:6651) (6669:6669:6669))
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (PORT ena (2809:2809:2809) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2228:2228:2228))
        (PORT d[0] (2809:2809:2809) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2314:2314:2314) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3498:3498:3498) (3624:3624:3624))
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6783:6783:6783) (6803:6803:6803))
        (PORT d[1] (6972:6972:6972) (6987:6987:6987))
        (PORT d[2] (6042:6042:6042) (6112:6112:6112))
        (PORT d[3] (5112:5112:5112) (5143:5143:5143))
        (PORT d[4] (8728:8728:8728) (8727:8727:8727))
        (PORT d[5] (4222:4222:4222) (4320:4320:4320))
        (PORT d[6] (3146:3146:3146) (3295:3295:3295))
        (PORT d[7] (3577:3577:3577) (3714:3714:3714))
        (PORT d[8] (7736:7736:7736) (7745:7745:7745))
        (PORT d[9] (6380:6380:6380) (6428:6428:6428))
        (PORT d[10] (6309:6309:6309) (6360:6360:6360))
        (PORT d[11] (5087:5087:5087) (5223:5223:5223))
        (PORT d[12] (4913:4913:4913) (5011:5011:5011))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1815:1815:1815))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (PORT d[0] (2545:2545:2545) (2348:2348:2348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7079:7079:7079) (7075:7075:7075))
        (PORT d[1] (6975:6975:6975) (6983:6983:6983))
        (PORT d[2] (6069:6069:6069) (6133:6133:6133))
        (PORT d[3] (5114:5114:5114) (5143:5143:5143))
        (PORT d[4] (8972:8972:8972) (8948:8948:8948))
        (PORT d[5] (4224:4224:4224) (4320:4320:4320))
        (PORT d[6] (3148:3148:3148) (3295:3295:3295))
        (PORT d[7] (3579:3579:3579) (3714:3714:3714))
        (PORT d[8] (7738:7738:7738) (7745:7745:7745))
        (PORT d[9] (6382:6382:6382) (6428:6428:6428))
        (PORT d[10] (6311:6311:6311) (6360:6360:6360))
        (PORT d[11] (5089:5089:5089) (5223:5223:5223))
        (PORT d[12] (4915:4915:4915) (5011:5011:5011))
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (PORT ena (2489:2489:2489) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (PORT d[0] (2489:2489:2489) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1418:1418:1418))
        (PORT datab (4627:4627:4627) (4239:4239:4239))
        (PORT datac (1405:1405:1405) (1352:1352:1352))
        (PORT datad (1239:1239:1239) (1142:1142:1142))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (233:233:233))
        (PORT datab (218:218:218) (229:229:229))
        (PORT datac (1793:1793:1793) (1665:1665:1665))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (648:648:648) (725:725:725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3555:3555:3555))
        (PORT clk (2304:2304:2304) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4555:4555:4555) (4655:4655:4655))
        (PORT d[1] (4364:4364:4364) (4512:4512:4512))
        (PORT d[2] (5529:5529:5529) (5568:5568:5568))
        (PORT d[3] (4757:4757:4757) (4816:4816:4816))
        (PORT d[4] (5070:5070:5070) (5172:5172:5172))
        (PORT d[5] (5034:5034:5034) (5158:5158:5158))
        (PORT d[6] (4726:4726:4726) (4866:4866:4866))
        (PORT d[7] (4569:4569:4569) (4664:4664:4664))
        (PORT d[8] (5027:5027:5027) (5125:5125:5125))
        (PORT d[9] (5084:5084:5084) (5216:5216:5216))
        (PORT d[10] (4319:4319:4319) (4454:4454:4454))
        (PORT d[11] (3789:3789:3789) (3912:3912:3912))
        (PORT d[12] (4296:4296:4296) (4422:4422:4422))
        (PORT clk (2302:2302:2302) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (4542:4542:4542))
        (PORT clk (2302:2302:2302) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2259:2259:2259))
        (PORT d[0] (5539:5539:5539) (5075:5075:5075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4413:4413:4413))
        (PORT d[1] (4366:4366:4366) (4512:4512:4512))
        (PORT d[2] (5243:5243:5243) (5298:5298:5298))
        (PORT d[3] (4759:4759:4759) (4816:4816:4816))
        (PORT d[4] (5386:5386:5386) (5466:5466:5466))
        (PORT d[5] (5036:5036:5036) (5158:5158:5158))
        (PORT d[6] (4728:4728:4728) (4866:4866:4866))
        (PORT d[7] (4571:4571:4571) (4664:4664:4664))
        (PORT d[8] (5029:5029:5029) (5125:5125:5125))
        (PORT d[9] (5086:5086:5086) (5216:5216:5216))
        (PORT d[10] (4321:4321:4321) (4454:4454:4454))
        (PORT d[11] (3791:3791:3791) (3912:3912:3912))
        (PORT d[12] (4298:4298:4298) (4422:4422:4422))
        (PORT clk (2268:2268:2268) (2185:2185:2185))
        (PORT ena (5086:5086:5086) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2185:2185:2185))
        (PORT d[0] (5086:5086:5086) (4919:4919:4919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3111:3111:3111) (3291:3291:3291))
        (PORT clk (2312:2312:2312) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (4956:4956:4956))
        (PORT d[1] (4058:4058:4058) (4214:4214:4214))
        (PORT d[2] (4929:4929:4929) (4999:4999:4999))
        (PORT d[3] (4155:4155:4155) (4255:4255:4255))
        (PORT d[4] (5788:5788:5788) (5886:5886:5886))
        (PORT d[5] (4760:4760:4760) (4896:4896:4896))
        (PORT d[6] (5945:5945:5945) (6089:6089:6089))
        (PORT d[7] (3811:3811:3811) (3912:3912:3912))
        (PORT d[8] (4705:4705:4705) (4821:4821:4821))
        (PORT d[9] (5380:5380:5380) (5487:5487:5487))
        (PORT d[10] (4615:4615:4615) (4732:4732:4732))
        (PORT d[11] (4093:4093:4093) (4191:4191:4191))
        (PORT d[12] (3603:3603:3603) (3744:3744:3744))
        (PORT clk (2310:2310:2310) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3206:3206:3206))
        (PORT clk (2310:2310:2310) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2266:2266:2266))
        (PORT d[0] (4021:4021:4021) (3743:3743:3743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4696:4696:4696))
        (PORT d[1] (4010:4010:4010) (4172:4172:4172))
        (PORT d[2] (4981:4981:4981) (5042:5042:5042))
        (PORT d[3] (4157:4157:4157) (4255:4255:4255))
        (PORT d[4] (5815:5815:5815) (5906:5906:5906))
        (PORT d[5] (4762:4762:4762) (4896:4896:4896))
        (PORT d[6] (5947:5947:5947) (6089:6089:6089))
        (PORT d[7] (3813:3813:3813) (3912:3912:3912))
        (PORT d[8] (4707:4707:4707) (4821:4821:4821))
        (PORT d[9] (5382:5382:5382) (5487:5487:5487))
        (PORT d[10] (4617:4617:4617) (4732:4732:4732))
        (PORT d[11] (4095:4095:4095) (4191:4191:4191))
        (PORT d[12] (3605:3605:3605) (3744:3744:3744))
        (PORT clk (2276:2276:2276) (2192:2192:2192))
        (PORT ena (5355:5355:5355) (5174:5174:5174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2192:2192:2192))
        (PORT d[0] (5355:5355:5355) (5174:5174:5174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5741:5741:5741) (5239:5239:5239))
        (PORT datab (1277:1277:1277) (1182:1182:1182))
        (PORT datac (3851:3851:3851) (3536:3536:3536))
        (PORT datad (1546:1546:1546) (1431:1431:1431))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3800:3800:3800))
        (PORT clk (2274:2274:2274) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4232:4232:4232) (4356:4356:4356))
        (PORT d[1] (5274:5274:5274) (5357:5357:5357))
        (PORT d[2] (5561:5561:5561) (5610:5610:5610))
        (PORT d[3] (3900:3900:3900) (4023:4023:4023))
        (PORT d[4] (6036:6036:6036) (6076:6076:6076))
        (PORT d[5] (5653:5653:5653) (5721:5721:5721))
        (PORT d[6] (4788:4788:4788) (4929:4929:4929))
        (PORT d[7] (4247:4247:4247) (4354:4354:4354))
        (PORT d[8] (5598:5598:5598) (5654:5654:5654))
        (PORT d[9] (5206:5206:5206) (5267:5267:5267))
        (PORT d[10] (4948:4948:4948) (5051:5051:5051))
        (PORT d[11] (3874:3874:3874) (3995:3995:3995))
        (PORT d[12] (3912:3912:3912) (4053:4053:4053))
        (PORT clk (2272:2272:2272) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7594:7594:7594) (7090:7090:7090))
        (PORT clk (2272:2272:2272) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2225:2225:2225))
        (PORT d[0] (8095:8095:8095) (7629:7629:7629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4377:4377:4377))
        (PORT d[1] (4987:4987:4987) (5091:5091:5091))
        (PORT d[2] (5587:5587:5587) (5634:5634:5634))
        (PORT d[3] (3902:3902:3902) (4023:4023:4023))
        (PORT d[4] (6014:6014:6014) (6052:6052:6052))
        (PORT d[5] (5655:5655:5655) (5721:5721:5721))
        (PORT d[6] (4790:4790:4790) (4929:4929:4929))
        (PORT d[7] (4249:4249:4249) (4354:4354:4354))
        (PORT d[8] (5600:5600:5600) (5654:5654:5654))
        (PORT d[9] (5208:5208:5208) (5267:5267:5267))
        (PORT d[10] (4950:4950:4950) (5051:5051:5051))
        (PORT d[11] (3876:3876:3876) (3995:3995:3995))
        (PORT d[12] (3914:3914:3914) (4053:4053:4053))
        (PORT clk (2238:2238:2238) (2151:2151:2151))
        (PORT ena (5086:5086:5086) (4919:4919:4919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2151:2151:2151))
        (PORT d[0] (5086:5086:5086) (4919:4919:4919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3752:3752:3752))
        (PORT clk (2294:2294:2294) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4362:4362:4362))
        (PORT d[1] (4710:4710:4710) (4834:4834:4834))
        (PORT d[2] (5243:5243:5243) (5311:5311:5311))
        (PORT d[3] (4773:4773:4773) (4828:4828:4828))
        (PORT d[4] (5528:5528:5528) (5635:5635:5635))
        (PORT d[5] (5369:5369:5369) (5465:5465:5465))
        (PORT d[6] (4737:4737:4737) (4866:4866:4866))
        (PORT d[7] (4513:4513:4513) (4601:4601:4601))
        (PORT d[8] (5300:5300:5300) (5377:5377:5377))
        (PORT d[9] (5361:5361:5361) (5472:5472:5472))
        (PORT d[10] (4629:4629:4629) (4751:4751:4751))
        (PORT d[11] (3820:3820:3820) (3947:3947:3947))
        (PORT d[12] (3984:3984:3984) (4128:4128:4128))
        (PORT clk (2292:2292:2292) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3247:3247:3247))
        (PORT clk (2292:2292:2292) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2244:2244:2244))
        (PORT d[0] (4074:4074:4074) (3780:3780:3780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4578:4578:4578) (4673:4673:4673))
        (PORT d[1] (4719:4719:4719) (4842:4842:4842))
        (PORT d[2] (5269:5269:5269) (5335:5335:5335))
        (PORT d[3] (4775:4775:4775) (4828:4828:4828))
        (PORT d[4] (5546:5546:5546) (5661:5661:5661))
        (PORT d[5] (5371:5371:5371) (5465:5465:5465))
        (PORT d[6] (4739:4739:4739) (4866:4866:4866))
        (PORT d[7] (4515:4515:4515) (4601:4601:4601))
        (PORT d[8] (5302:5302:5302) (5377:5377:5377))
        (PORT d[9] (5363:5363:5363) (5472:5472:5472))
        (PORT d[10] (4631:4631:4631) (4751:4751:4751))
        (PORT d[11] (3822:3822:3822) (3947:3947:3947))
        (PORT d[12] (3986:3986:3986) (4128:4128:4128))
        (PORT clk (2258:2258:2258) (2170:2170:2170))
        (PORT ena (5011:5011:5011) (4854:4854:4854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2170:2170:2170))
        (PORT d[0] (5011:5011:5011) (4854:4854:4854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5737:5737:5737) (5236:5236:5236))
        (PORT datab (944:944:944) (863:863:863))
        (PORT datac (3848:3848:3848) (3533:3533:3533))
        (PORT datad (995:995:995) (914:914:914))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datac (3692:3692:3692) (3363:3363:3363))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4116:4116:4116) (4224:4224:4224))
        (PORT clk (2316:2316:2316) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7635:7635:7635) (7590:7590:7590))
        (PORT d[1] (6467:6467:6467) (6544:6544:6544))
        (PORT d[2] (6352:6352:6352) (6418:6418:6418))
        (PORT d[3] (3939:3939:3939) (4074:4074:4074))
        (PORT d[4] (5985:5985:5985) (5989:5989:5989))
        (PORT d[5] (4541:4541:4541) (4640:4640:4640))
        (PORT d[6] (4973:4973:4973) (5047:5047:5047))
        (PORT d[7] (7248:7248:7248) (7230:7230:7230))
        (PORT d[8] (7935:7935:7935) (7963:7963:7963))
        (PORT d[9] (6450:6450:6450) (6433:6433:6433))
        (PORT d[10] (3951:3951:3951) (4087:4087:4087))
        (PORT d[11] (5413:5413:5413) (5532:5532:5532))
        (PORT d[12] (7422:7422:7422) (7413:7413:7413))
        (PORT clk (2314:2314:2314) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2235:2235:2235))
        (PORT clk (2314:2314:2314) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2272:2272:2272))
        (PORT d[0] (3027:3027:3027) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7319:7319:7319) (7303:7303:7303))
        (PORT d[1] (6504:6504:6504) (6564:6564:6564))
        (PORT d[2] (6361:6361:6361) (6416:6416:6416))
        (PORT d[3] (3941:3941:3941) (4074:4074:4074))
        (PORT d[4] (5952:5952:5952) (5970:5970:5970))
        (PORT d[5] (4543:4543:4543) (4640:4640:4640))
        (PORT d[6] (4975:4975:4975) (5047:5047:5047))
        (PORT d[7] (7250:7250:7250) (7230:7230:7230))
        (PORT d[8] (7937:7937:7937) (7963:7963:7963))
        (PORT d[9] (6452:6452:6452) (6433:6433:6433))
        (PORT d[10] (3953:3953:3953) (4087:4087:4087))
        (PORT d[11] (5415:5415:5415) (5532:5532:5532))
        (PORT d[12] (7424:7424:7424) (7413:7413:7413))
        (PORT clk (2280:2280:2280) (2198:2198:2198))
        (PORT ena (2957:2957:2957) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2198:2198:2198))
        (PORT d[0] (2957:2957:2957) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4403:4403:4403) (4484:4484:4484))
        (PORT clk (2311:2311:2311) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7620:7620:7620) (7576:7576:7576))
        (PORT d[1] (6839:6839:6839) (6894:6894:6894))
        (PORT d[2] (6375:6375:6375) (6438:6438:6438))
        (PORT d[3] (3976:3976:3976) (4110:4110:4110))
        (PORT d[4] (5940:5940:5940) (5958:5958:5958))
        (PORT d[5] (3981:3981:3981) (4124:4124:4124))
        (PORT d[6] (3241:3241:3241) (3407:3407:3407))
        (PORT d[7] (7248:7248:7248) (7231:7231:7231))
        (PORT d[8] (7935:7935:7935) (7962:7962:7962))
        (PORT d[9] (6159:6159:6159) (6162:6162:6162))
        (PORT d[10] (4227:4227:4227) (4349:4349:4349))
        (PORT d[11] (5695:5695:5695) (5787:5787:5787))
        (PORT d[12] (4286:4286:4286) (4414:4414:4414))
        (PORT clk (2309:2309:2309) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2168:2168:2168))
        (PORT clk (2309:2309:2309) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2262:2262:2262))
        (PORT d[0] (2966:2966:2966) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7320:7320:7320) (7304:7304:7304))
        (PORT d[1] (6841:6841:6841) (6891:6891:6891))
        (PORT d[2] (6377:6377:6377) (6438:6438:6438))
        (PORT d[3] (3978:3978:3978) (4110:4110:4110))
        (PORT d[4] (4247:4247:4247) (4349:4349:4349))
        (PORT d[5] (3983:3983:3983) (4124:4124:4124))
        (PORT d[6] (3243:3243:3243) (3407:3407:3407))
        (PORT d[7] (7250:7250:7250) (7231:7231:7231))
        (PORT d[8] (7937:7937:7937) (7962:7962:7962))
        (PORT d[9] (6161:6161:6161) (6162:6162:6162))
        (PORT d[10] (4229:4229:4229) (4349:4349:4349))
        (PORT d[11] (5697:5697:5697) (5787:5787:5787))
        (PORT d[12] (4288:4288:4288) (4414:4414:4414))
        (PORT clk (2275:2275:2275) (2188:2188:2188))
        (PORT ena (2968:2968:2968) (2782:2782:2782))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2188:2188:2188))
        (PORT d[0] (2968:2968:2968) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2228:2228:2228) (2006:2006:2006))
        (PORT datab (953:953:953) (872:872:872))
        (PORT datac (2231:2231:2231) (2028:2028:2028))
        (PORT datad (649:649:649) (603:603:603))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4238:4238:4238))
        (PORT clk (2309:2309:2309) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4869:4869:4869) (4941:4941:4941))
        (PORT d[1] (4386:4386:4386) (4534:4534:4534))
        (PORT d[2] (5242:5242:5242) (5306:5306:5306))
        (PORT d[3] (4452:4452:4452) (4531:4531:4531))
        (PORT d[4] (5386:5386:5386) (5458:5458:5458))
        (PORT d[5] (5053:5053:5053) (5176:5176:5176))
        (PORT d[6] (4731:4731:4731) (4871:4871:4871))
        (PORT d[7] (3551:3551:3551) (3680:3680:3680))
        (PORT d[8] (5002:5002:5002) (5100:5100:5100))
        (PORT d[9] (5084:5084:5084) (5217:5217:5217))
        (PORT d[10] (4621:4621:4621) (4738:4738:4738))
        (PORT d[11] (3802:3802:3802) (3926:3926:3926))
        (PORT d[12] (4297:4297:4297) (4423:4423:4423))
        (PORT clk (2307:2307:2307) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6113:6113:6113) (5506:5506:5506))
        (PORT clk (2307:2307:2307) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2260:2260:2260))
        (PORT d[0] (6686:6686:6686) (6081:6081:6081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4414:4414:4414))
        (PORT d[1] (4388:4388:4388) (4534:4534:4534))
        (PORT d[2] (5308:5308:5308) (5350:5350:5350))
        (PORT d[3] (4454:4454:4454) (4531:4531:4531))
        (PORT d[4] (5377:5377:5377) (5462:5462:5462))
        (PORT d[5] (5055:5055:5055) (5176:5176:5176))
        (PORT d[6] (4733:4733:4733) (4871:4871:4871))
        (PORT d[7] (3553:3553:3553) (3680:3680:3680))
        (PORT d[8] (5004:5004:5004) (5100:5100:5100))
        (PORT d[9] (5086:5086:5086) (5217:5217:5217))
        (PORT d[10] (4623:4623:4623) (4738:4738:4738))
        (PORT d[11] (3804:3804:3804) (3926:3926:3926))
        (PORT d[12] (4299:4299:4299) (4423:4423:4423))
        (PORT clk (2273:2273:2273) (2186:2186:2186))
        (PORT ena (5044:5044:5044) (4889:4889:4889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2186:2186:2186))
        (PORT d[0] (5044:5044:5044) (4889:4889:4889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (4091:4091:4091))
        (PORT clk (2253:2253:2253) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (5726:5726:5726))
        (PORT d[1] (3915:3915:3915) (4052:4052:4052))
        (PORT d[2] (6023:6023:6023) (6078:6078:6078))
        (PORT d[3] (3951:3951:3951) (4090:4090:4090))
        (PORT d[4] (4640:4640:4640) (4735:4735:4735))
        (PORT d[5] (3553:3553:3553) (3711:3711:3711))
        (PORT d[6] (6952:6952:6952) (7056:7056:7056))
        (PORT d[7] (3635:3635:3635) (3793:3793:3793))
        (PORT d[8] (7331:7331:7331) (7386:7386:7386))
        (PORT d[9] (5540:5540:5540) (5591:5591:5591))
        (PORT d[10] (4626:4626:4626) (4718:4718:4718))
        (PORT d[11] (6299:6299:6299) (6354:6354:6354))
        (PORT d[12] (5277:5277:5277) (5344:5344:5344))
        (PORT clk (2251:2251:2251) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4813:4813:4813) (4272:4272:4272))
        (PORT clk (2251:2251:2251) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2203:2203:2203))
        (PORT d[0] (5273:5273:5273) (4760:4760:4760))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (5724:5724:5724))
        (PORT d[1] (4164:4164:4164) (4272:4272:4272))
        (PORT d[2] (5719:5719:5719) (5808:5808:5808))
        (PORT d[3] (3953:3953:3953) (4090:4090:4090))
        (PORT d[4] (4915:4915:4915) (4986:4986:4986))
        (PORT d[5] (3555:3555:3555) (3711:3711:3711))
        (PORT d[6] (6954:6954:6954) (7056:7056:7056))
        (PORT d[7] (3637:3637:3637) (3793:3793:3793))
        (PORT d[8] (7333:7333:7333) (7386:7386:7386))
        (PORT d[9] (5542:5542:5542) (5591:5591:5591))
        (PORT d[10] (4628:4628:4628) (4718:4718:4718))
        (PORT d[11] (6301:6301:6301) (6354:6354:6354))
        (PORT d[12] (5279:5279:5279) (5344:5344:5344))
        (PORT clk (2217:2217:2217) (2129:2129:2129))
        (PORT ena (5753:5753:5753) (5582:5582:5582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2129:2129:2129))
        (PORT d[0] (5753:5753:5753) (5582:5582:5582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2130:2130:2130))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5733:5733:5733) (5232:5232:5232))
        (PORT datab (3889:3889:3889) (3560:3560:3560))
        (PORT datac (1227:1227:1227) (1139:1139:1139))
        (PORT datad (1678:1678:1678) (1528:1528:1528))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (235:235:235))
        (PORT datab (2254:2254:2254) (2047:2047:2047))
        (PORT datac (3698:3698:3698) (3370:3370:3370))
        (PORT datad (181:181:181) (193:193:193))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3617:3617:3617) (3766:3766:3766))
        (PORT clk (2340:2340:2340) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4433:4433:4433))
        (PORT d[1] (4038:4038:4038) (4196:4196:4196))
        (PORT d[2] (7406:7406:7406) (7340:7340:7340))
        (PORT d[3] (8554:8554:8554) (8551:8551:8551))
        (PORT d[4] (4757:4757:4757) (4885:4885:4885))
        (PORT d[5] (6222:6222:6222) (6323:6323:6323))
        (PORT d[6] (7534:7534:7534) (7582:7582:7582))
        (PORT d[7] (6292:6292:6292) (6307:6307:6307))
        (PORT d[8] (4558:4558:4558) (4665:4665:4665))
        (PORT d[9] (5207:5207:5207) (5348:5348:5348))
        (PORT d[10] (3968:3968:3968) (4108:4108:4108))
        (PORT d[11] (8268:8268:8268) (8285:8285:8285))
        (PORT d[12] (4359:4359:4359) (4503:4503:4503))
        (PORT clk (2338:2338:2338) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5563:5563:5563) (5097:5097:5097))
        (PORT clk (2338:2338:2338) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2291:2291:2291))
        (PORT d[0] (6080:6080:6080) (5630:5630:5630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4433:4433:4433))
        (PORT d[1] (4051:4051:4051) (4192:4192:4192))
        (PORT d[2] (7408:7408:7408) (7340:7340:7340))
        (PORT d[3] (8556:8556:8556) (8551:8551:8551))
        (PORT d[4] (4976:4976:4976) (5080:5080:5080))
        (PORT d[5] (6224:6224:6224) (6323:6323:6323))
        (PORT d[6] (7536:7536:7536) (7582:7582:7582))
        (PORT d[7] (6294:6294:6294) (6307:6307:6307))
        (PORT d[8] (4560:4560:4560) (4665:4665:4665))
        (PORT d[9] (5209:5209:5209) (5348:5348:5348))
        (PORT d[10] (3970:3970:3970) (4108:4108:4108))
        (PORT d[11] (8270:8270:8270) (8285:8285:8285))
        (PORT d[12] (4361:4361:4361) (4503:4503:4503))
        (PORT clk (2304:2304:2304) (2217:2217:2217))
        (PORT ena (3234:3234:3234) (3043:3043:3043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2217:2217:2217))
        (PORT d[0] (3234:3234:3234) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3554:3554:3554))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (5889:5889:5889))
        (PORT d[1] (6387:6387:6387) (6428:6428:6428))
        (PORT d[2] (6621:6621:6621) (6641:6641:6641))
        (PORT d[3] (4179:4179:4179) (4268:4268:4268))
        (PORT d[4] (6472:6472:6472) (6524:6524:6524))
        (PORT d[5] (6881:6881:6881) (6925:6925:6925))
        (PORT d[6] (7611:7611:7611) (7657:7657:7657))
        (PORT d[7] (3893:3893:3893) (4024:4024:4024))
        (PORT d[8] (3922:3922:3922) (4045:4045:4045))
        (PORT d[9] (4346:4346:4346) (4491:4491:4491))
        (PORT d[10] (5661:5661:5661) (5747:5747:5747))
        (PORT d[11] (5492:5492:5492) (5621:5621:5621))
        (PORT d[12] (6057:6057:6057) (6122:6122:6122))
        (PORT clk (2361:2361:2361) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1034:1034:1034))
        (PORT clk (2361:2361:2361) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2317:2317:2317))
        (PORT d[0] (1685:1685:1685) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (5910:5910:5910))
        (PORT d[1] (6059:6059:6059) (6128:6128:6128))
        (PORT d[2] (6623:6623:6623) (6641:6641:6641))
        (PORT d[3] (4181:4181:4181) (4268:4268:4268))
        (PORT d[4] (6188:6188:6188) (6278:6278:6278))
        (PORT d[5] (6883:6883:6883) (6925:6925:6925))
        (PORT d[6] (7613:7613:7613) (7657:7657:7657))
        (PORT d[7] (3895:3895:3895) (4024:4024:4024))
        (PORT d[8] (3924:3924:3924) (4045:4045:4045))
        (PORT d[9] (4348:4348:4348) (4491:4491:4491))
        (PORT d[10] (5663:5663:5663) (5747:5747:5747))
        (PORT d[11] (5494:5494:5494) (5621:5621:5621))
        (PORT d[12] (6059:6059:6059) (6122:6122:6122))
        (PORT clk (2327:2327:2327) (2243:2243:2243))
        (PORT ena (2819:2819:2819) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2243:2243:2243))
        (PORT d[0] (2819:2819:2819) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1367:1367:1367))
        (PORT datab (1992:1992:1992) (1809:1809:1809))
        (PORT datac (1974:1974:1974) (1799:1799:1799))
        (PORT datad (1647:1647:1647) (1461:1461:1461))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3772:3772:3772))
        (PORT clk (2338:2338:2338) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (5008:5008:5008))
        (PORT d[1] (5480:5480:5480) (5572:5572:5572))
        (PORT d[2] (7080:7080:7080) (7039:7039:7039))
        (PORT d[3] (5445:5445:5445) (5553:5553:5553))
        (PORT d[4] (4701:4701:4701) (4833:4833:4833))
        (PORT d[5] (6535:6535:6535) (6622:6622:6622))
        (PORT d[6] (7569:7569:7569) (7610:7610:7610))
        (PORT d[7] (4362:4362:4362) (4490:4490:4490))
        (PORT d[8] (4924:4924:4924) (5012:5012:5012))
        (PORT d[9] (5137:5137:5137) (5279:5279:5279))
        (PORT d[10] (4250:4250:4250) (4362:4362:4362))
        (PORT d[11] (8269:8269:8269) (8286:8286:8286))
        (PORT d[12] (4344:4344:4344) (4473:4473:4473))
        (PORT clk (2336:2336:2336) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3406:3406:3406))
        (PORT clk (2336:2336:2336) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2289:2289:2289))
        (PORT d[0] (4269:4269:4269) (3939:3939:3939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4728:4728:4728))
        (PORT d[1] (4332:4332:4332) (4468:4468:4468))
        (PORT d[2] (7106:7106:7106) (7063:7063:7063))
        (PORT d[3] (5447:5447:5447) (5553:5553:5553))
        (PORT d[4] (4703:4703:4703) (4833:4833:4833))
        (PORT d[5] (6537:6537:6537) (6622:6622:6622))
        (PORT d[6] (7571:7571:7571) (7610:7610:7610))
        (PORT d[7] (4364:4364:4364) (4490:4490:4490))
        (PORT d[8] (4926:4926:4926) (5012:5012:5012))
        (PORT d[9] (5139:5139:5139) (5279:5279:5279))
        (PORT d[10] (4252:4252:4252) (4362:4362:4362))
        (PORT d[11] (8271:8271:8271) (8286:8286:8286))
        (PORT d[12] (4346:4346:4346) (4473:4473:4473))
        (PORT clk (2302:2302:2302) (2215:2215:2215))
        (PORT ena (2917:2917:2917) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2215:2215:2215))
        (PORT d[0] (2917:2917:2917) (2741:2741:2741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3776:3776:3776))
        (PORT clk (2342:2342:2342) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (5017:5017:5017))
        (PORT d[1] (5152:5152:5152) (5268:5268:5268))
        (PORT d[2] (4324:4324:4324) (4443:4443:4443))
        (PORT d[3] (8528:8528:8528) (8525:8525:8525))
        (PORT d[4] (5064:5064:5064) (5179:5179:5179))
        (PORT d[5] (6247:6247:6247) (6347:6347:6347))
        (PORT d[6] (7527:7527:7527) (7574:7574:7574))
        (PORT d[7] (6316:6316:6316) (6331:6331:6331))
        (PORT d[8] (4932:4932:4932) (5020:5020:5020))
        (PORT d[9] (5221:5221:5221) (5363:5363:5363))
        (PORT d[10] (8673:8673:8673) (8616:8616:8616))
        (PORT d[11] (8285:8285:8285) (8301:8301:8301))
        (PORT d[12] (4393:4393:4393) (4532:4532:4532))
        (PORT clk (2340:2340:2340) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7142:7142:7142) (6570:6570:6570))
        (PORT clk (2340:2340:2340) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2293:2293:2293))
        (PORT d[0] (7659:7659:7659) (7103:7103:7103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4701:4701:4701) (4816:4816:4816))
        (PORT d[1] (5453:5453:5453) (5557:5557:5557))
        (PORT d[2] (7403:7403:7403) (7332:7332:7332))
        (PORT d[3] (8530:8530:8530) (8525:8525:8525))
        (PORT d[4] (4736:4736:4736) (4862:4862:4862))
        (PORT d[5] (6249:6249:6249) (6347:6347:6347))
        (PORT d[6] (7529:7529:7529) (7574:7574:7574))
        (PORT d[7] (6318:6318:6318) (6331:6331:6331))
        (PORT d[8] (4934:4934:4934) (5020:5020:5020))
        (PORT d[9] (5223:5223:5223) (5363:5363:5363))
        (PORT d[10] (8675:8675:8675) (8616:8616:8616))
        (PORT d[11] (8287:8287:8287) (8301:8301:8301))
        (PORT d[12] (4395:4395:4395) (4532:4532:4532))
        (PORT clk (2306:2306:2306) (2219:2219:2219))
        (PORT ena (2972:2972:2972) (2781:2781:2781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2219:2219:2219))
        (PORT d[0] (2972:2972:2972) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2307:2307:2307) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1235:1235:1235))
        (PORT datab (1992:1992:1992) (1809:1809:1809))
        (PORT datac (1975:1975:1975) (1800:1800:1800))
        (PORT datad (1395:1395:1395) (1212:1212:1212))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (217:217:217) (227:227:227))
        (PORT datac (1919:1919:1919) (1741:1741:1741))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (4037:4037:4037))
        (PORT clk (2311:2311:2311) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7334:7334:7334) (7315:7315:7315))
        (PORT d[1] (6528:6528:6528) (6600:6600:6600))
        (PORT d[2] (6657:6657:6657) (6701:6701:6701))
        (PORT d[3] (4246:4246:4246) (4355:4355:4355))
        (PORT d[4] (5987:5987:5987) (5991:5991:5991))
        (PORT d[5] (4225:4225:4225) (4349:4349:4349))
        (PORT d[6] (4937:4937:4937) (5017:5017:5017))
        (PORT d[7] (7276:7276:7276) (7249:7249:7249))
        (PORT d[8] (8266:8266:8266) (8263:8263:8263))
        (PORT d[9] (6422:6422:6422) (6411:6411:6411))
        (PORT d[10] (5313:5313:5313) (5381:5381:5381))
        (PORT d[11] (5366:5366:5366) (5491:5491:5491))
        (PORT d[12] (7378:7378:7378) (7374:7374:7374))
        (PORT clk (2309:2309:2309) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2162:2162:2162))
        (PORT clk (2309:2309:2309) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2264:2264:2264))
        (PORT d[0] (2960:2960:2960) (2695:2695:2695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6962:6962:6962) (6965:6965:6965))
        (PORT d[1] (6506:6506:6506) (6576:6576:6576))
        (PORT d[2] (6666:6666:6666) (6699:6699:6699))
        (PORT d[3] (4248:4248:4248) (4355:4355:4355))
        (PORT d[4] (5954:5954:5954) (5971:5971:5971))
        (PORT d[5] (4227:4227:4227) (4349:4349:4349))
        (PORT d[6] (4939:4939:4939) (5017:5017:5017))
        (PORT d[7] (7278:7278:7278) (7249:7249:7249))
        (PORT d[8] (8268:8268:8268) (8263:8263:8263))
        (PORT d[9] (6424:6424:6424) (6411:6411:6411))
        (PORT d[10] (5315:5315:5315) (5381:5381:5381))
        (PORT d[11] (5368:5368:5368) (5491:5491:5491))
        (PORT d[12] (7380:7380:7380) (7374:7374:7374))
        (PORT clk (2275:2275:2275) (2190:2190:2190))
        (PORT ena (2894:2894:2894) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2190:2190:2190))
        (PORT d[0] (2894:2894:2894) (2697:2697:2697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4303:4303:4303))
        (PORT clk (2325:2325:2325) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7253:7253:7253) (7230:7230:7230))
        (PORT d[1] (6527:6527:6527) (6599:6599:6599))
        (PORT d[2] (6686:6686:6686) (6731:6731:6731))
        (PORT d[3] (3951:3951:3951) (4090:4090:4090))
        (PORT d[4] (4268:4268:4268) (4376:4376:4376))
        (PORT d[5] (4256:4256:4256) (4381:4381:4381))
        (PORT d[6] (4619:4619:4619) (4715:4715:4715))
        (PORT d[7] (7265:7265:7265) (7237:7237:7237))
        (PORT d[8] (8278:8278:8278) (8276:8276:8276))
        (PORT d[9] (6456:6456:6456) (6440:6440:6440))
        (PORT d[10] (3971:3971:3971) (4107:4107:4107))
        (PORT d[11] (5418:5418:5418) (5538:5538:5538))
        (PORT d[12] (7096:7096:7096) (7119:7119:7119))
        (PORT clk (2323:2323:2323) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (1917:1917:1917))
        (PORT clk (2323:2323:2323) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2278:2278:2278))
        (PORT d[0] (2695:2695:2695) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6977:6977:6977) (6978:6978:6978))
        (PORT d[1] (6505:6505:6505) (6575:6575:6575))
        (PORT d[2] (6698:6698:6698) (6728:6728:6728))
        (PORT d[3] (3953:3953:3953) (4090:4090:4090))
        (PORT d[4] (4243:4243:4243) (4356:4356:4356))
        (PORT d[5] (4258:4258:4258) (4381:4381:4381))
        (PORT d[6] (4621:4621:4621) (4715:4715:4715))
        (PORT d[7] (7267:7267:7267) (7237:7237:7237))
        (PORT d[8] (8280:8280:8280) (8276:8276:8276))
        (PORT d[9] (6458:6458:6458) (6440:6440:6440))
        (PORT d[10] (3973:3973:3973) (4107:4107:4107))
        (PORT d[11] (5420:5420:5420) (5538:5538:5538))
        (PORT d[12] (7098:7098:7098) (7119:7119:7119))
        (PORT clk (2289:2289:2289) (2204:2204:2204))
        (PORT ena (2958:2958:2958) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2204:2204:2204))
        (PORT d[0] (2958:2958:2958) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1304:1304:1304) (1202:1202:1202))
        (PORT datab (1327:1327:1327) (1215:1215:1215))
        (PORT datac (1973:1973:1973) (1798:1798:1798))
        (PORT datad (1952:1952:1952) (1772:1772:1772))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4353:4353:4353))
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7052:7052:7052) (7047:7047:7047))
        (PORT d[1] (6197:6197:6197) (6283:6283:6283))
        (PORT d[2] (6966:6966:6966) (6988:6988:6988))
        (PORT d[3] (3994:3994:3994) (4132:4132:4132))
        (PORT d[4] (6304:6304:6304) (6293:6293:6293))
        (PORT d[5] (3953:3953:3953) (4094:4094:4094))
        (PORT d[6] (3929:3929:3929) (4058:4058:4058))
        (PORT d[7] (6966:6966:6966) (6961:6961:6961))
        (PORT d[8] (3972:3972:3972) (4106:4106:4106))
        (PORT d[9] (6717:6717:6717) (6687:6687:6687))
        (PORT d[10] (5021:5021:5021) (5113:5113:5113))
        (PORT d[11] (8429:8429:8429) (8469:8469:8469))
        (PORT d[12] (7075:7075:7075) (7096:7096:7096))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (1936:1936:1936))
        (PORT clk (2330:2330:2330) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (PORT d[0] (2724:2724:2724) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6649:6649:6649) (6670:6670:6670))
        (PORT d[1] (6175:6175:6175) (6259:6259:6259))
        (PORT d[2] (6975:6975:6975) (6987:6987:6987))
        (PORT d[3] (3996:3996:3996) (4132:4132:4132))
        (PORT d[4] (6271:6271:6271) (6272:6272:6272))
        (PORT d[5] (3955:3955:3955) (4094:4094:4094))
        (PORT d[6] (3931:3931:3931) (4058:4058:4058))
        (PORT d[7] (6968:6968:6968) (6961:6961:6961))
        (PORT d[8] (3974:3974:3974) (4106:4106:4106))
        (PORT d[9] (6719:6719:6719) (6687:6687:6687))
        (PORT d[10] (5023:5023:5023) (5113:5113:5113))
        (PORT d[11] (8431:8431:8431) (8469:8469:8469))
        (PORT d[12] (7077:7077:7077) (7096:7096:7096))
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (PORT ena (3193:3193:3193) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (PORT d[0] (3193:3193:3193) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2297:2297:2297) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4351:4351:4351))
        (PORT clk (2317:2317:2317) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7338:7338:7338) (7309:7309:7309))
        (PORT d[1] (6518:6518:6518) (6589:6589:6589))
        (PORT d[2] (6710:6710:6710) (6764:6764:6764))
        (PORT d[3] (3938:3938:3938) (4078:4078:4078))
        (PORT d[4] (6333:6333:6333) (6319:6319:6319))
        (PORT d[5] (6983:6983:6983) (7053:7053:7053))
        (PORT d[6] (4651:4651:4651) (4748:4748:4748))
        (PORT d[7] (3982:3982:3982) (4127:4127:4127))
        (PORT d[8] (8251:8251:8251) (8257:8257:8257))
        (PORT d[9] (6455:6455:6455) (6441:6441:6441))
        (PORT d[10] (3930:3930:3930) (4069:4069:4069))
        (PORT d[11] (8659:8659:8659) (8677:8677:8677))
        (PORT d[12] (7095:7095:7095) (7118:7118:7118))
        (PORT clk (2315:2315:2315) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (1876:1876:1876))
        (PORT clk (2315:2315:2315) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2271:2271:2271))
        (PORT d[0] (2644:2644:2644) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7038:7038:7038) (7037:7037:7037))
        (PORT d[1] (6519:6519:6519) (6587:6587:6587))
        (PORT d[2] (6672:6672:6672) (6707:6707:6707))
        (PORT d[3] (3940:3940:3940) (4078:4078:4078))
        (PORT d[4] (6324:6324:6324) (6322:6322:6322))
        (PORT d[5] (6985:6985:6985) (7053:7053:7053))
        (PORT d[6] (4653:4653:4653) (4748:4748:4748))
        (PORT d[7] (3984:3984:3984) (4127:4127:4127))
        (PORT d[8] (8253:8253:8253) (8257:8257:8257))
        (PORT d[9] (6457:6457:6457) (6441:6441:6441))
        (PORT d[10] (3932:3932:3932) (4069:4069:4069))
        (PORT d[11] (8661:8661:8661) (8677:8677:8677))
        (PORT d[12] (7097:7097:7097) (7118:7118:7118))
        (PORT clk (2281:2281:2281) (2197:2197:2197))
        (PORT ena (2902:2902:2902) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2197:2197:2197))
        (PORT d[0] (2902:2902:2902) (2727:2727:2727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (929:929:929))
        (PORT datab (1313:1313:1313) (1199:1199:1199))
        (PORT datac (1972:1972:1972) (1796:1796:1796))
        (PORT datad (1950:1950:1950) (1770:1770:1770))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (382:382:382))
        (PORT datab (219:219:219) (229:229:229))
        (PORT datac (1916:1916:1916) (1738:1738:1738))
        (PORT datad (179:179:179) (192:192:192))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (608:608:608) (685:685:685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4324:4324:4324))
        (PORT clk (2324:2324:2324) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6351:6351:6351) (6387:6387:6387))
        (PORT d[1] (7191:7191:7191) (7217:7217:7217))
        (PORT d[2] (7322:7322:7322) (7388:7388:7388))
        (PORT d[3] (8095:8095:8095) (8083:8083:8083))
        (PORT d[4] (7215:7215:7215) (7257:7257:7257))
        (PORT d[5] (4639:4639:4639) (4743:4743:4743))
        (PORT d[6] (6793:6793:6793) (6860:6860:6860))
        (PORT d[7] (6482:6482:6482) (6563:6563:6563))
        (PORT d[8] (6883:6883:6883) (6933:6933:6933))
        (PORT d[9] (5074:5074:5074) (5159:5159:5159))
        (PORT d[10] (6717:6717:6717) (6753:6753:6753))
        (PORT d[11] (8196:8196:8196) (8198:8198:8198))
        (PORT d[12] (5427:5427:5427) (5541:5541:5541))
        (PORT clk (2322:2322:2322) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3840:3840:3840) (3573:3573:3573))
        (PORT clk (2322:2322:2322) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2275:2275:2275))
        (PORT d[0] (4302:4302:4302) (4073:4073:4073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6078:6078:6078) (6150:6150:6150))
        (PORT d[1] (7182:7182:7182) (7219:7219:7219))
        (PORT d[2] (7300:7300:7300) (7364:7364:7364))
        (PORT d[3] (8097:8097:8097) (8083:8083:8083))
        (PORT d[4] (6928:6928:6928) (6996:6996:6996))
        (PORT d[5] (4641:4641:4641) (4743:4743:4743))
        (PORT d[6] (6795:6795:6795) (6860:6860:6860))
        (PORT d[7] (6484:6484:6484) (6563:6563:6563))
        (PORT d[8] (6885:6885:6885) (6933:6933:6933))
        (PORT d[9] (5076:5076:5076) (5159:5159:5159))
        (PORT d[10] (6719:6719:6719) (6753:6753:6753))
        (PORT d[11] (8198:8198:8198) (8198:8198:8198))
        (PORT d[12] (5429:5429:5429) (5541:5541:5541))
        (PORT clk (2288:2288:2288) (2201:2201:2201))
        (PORT ena (4151:4151:4151) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2201:2201:2201))
        (PORT d[0] (4151:4151:4151) (3965:3965:3965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4212:4212:4212))
        (PORT clk (2283:2283:2283) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7081:7081:7081) (7106:7106:7106))
        (PORT d[1] (7747:7747:7747) (7722:7722:7722))
        (PORT d[2] (6443:6443:6443) (6504:6504:6504))
        (PORT d[3] (4776:4776:4776) (4913:4913:4913))
        (PORT d[4] (6459:6459:6459) (6520:6520:6520))
        (PORT d[5] (6377:6377:6377) (6424:6424:6424))
        (PORT d[6] (6147:6147:6147) (6215:6215:6215))
        (PORT d[7] (6433:6433:6433) (6496:6496:6496))
        (PORT d[8] (5688:5688:5688) (5770:5770:5770))
        (PORT d[9] (5436:5436:5436) (5539:5539:5539))
        (PORT d[10] (4777:4777:4777) (4915:4915:4915))
        (PORT d[11] (4721:4721:4721) (4859:4859:4859))
        (PORT d[12] (4765:4765:4765) (4910:4910:4910))
        (PORT clk (2281:2281:2281) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7325:7325:7325) (6795:6795:6795))
        (PORT clk (2281:2281:2281) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2236:2236:2236))
        (PORT d[0] (7561:7561:7561) (7088:7088:7088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7069:7069:7069) (7079:7079:7079))
        (PORT d[1] (7725:7725:7725) (7698:7698:7698))
        (PORT d[2] (6469:6469:6469) (6525:6525:6525))
        (PORT d[3] (4778:4778:4778) (4913:4913:4913))
        (PORT d[4] (6419:6419:6419) (6476:6476:6476))
        (PORT d[5] (6379:6379:6379) (6424:6424:6424))
        (PORT d[6] (6149:6149:6149) (6215:6215:6215))
        (PORT d[7] (6435:6435:6435) (6496:6496:6496))
        (PORT d[8] (5690:5690:5690) (5770:5770:5770))
        (PORT d[9] (5438:5438:5438) (5539:5539:5539))
        (PORT d[10] (4779:4779:4779) (4915:4915:4915))
        (PORT d[11] (4723:4723:4723) (4859:4859:4859))
        (PORT d[12] (4767:4767:4767) (4910:4910:4910))
        (PORT clk (2247:2247:2247) (2162:2162:2162))
        (PORT ena (3779:3779:3779) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2162:2162:2162))
        (PORT d[0] (3779:3779:3779) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5060:5060:5060) (4593:4593:4593))
        (PORT datab (1217:1217:1217) (1081:1081:1081))
        (PORT datac (5368:5368:5368) (5035:5035:5035))
        (PORT datad (1501:1501:1501) (1377:1377:1377))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4082:4082:4082))
        (PORT clk (2331:2331:2331) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (6359:6359:6359))
        (PORT d[1] (7131:7131:7131) (7169:7169:7169))
        (PORT d[2] (7553:7553:7553) (7607:7607:7607))
        (PORT d[3] (8088:8088:8088) (8076:8076:8076))
        (PORT d[4] (6960:6960:6960) (7025:7025:7025))
        (PORT d[5] (7856:7856:7856) (7799:7799:7799))
        (PORT d[6] (4620:4620:4620) (4751:4751:4751))
        (PORT d[7] (6211:6211:6211) (6308:6308:6308))
        (PORT d[8] (6866:6866:6866) (6917:6917:6917))
        (PORT d[9] (5376:5376:5376) (5449:5449:5449))
        (PORT d[10] (6378:6378:6378) (6441:6441:6441))
        (PORT d[11] (8223:8223:8223) (8220:8220:8220))
        (PORT d[12] (5450:5450:5450) (5557:5557:5557))
        (PORT clk (2329:2329:2329) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (3949:3949:3949))
        (PORT clk (2329:2329:2329) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2283:2283:2283))
        (PORT d[0] (4788:4788:4788) (4482:4482:4482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6079:6079:6079) (6140:6140:6140))
        (PORT d[1] (7143:7143:7143) (7166:7166:7166))
        (PORT d[2] (7579:7579:7579) (7631:7631:7631))
        (PORT d[3] (8090:8090:8090) (8076:8076:8076))
        (PORT d[4] (6920:6920:6920) (6980:6980:6980))
        (PORT d[5] (7858:7858:7858) (7799:7799:7799))
        (PORT d[6] (4622:4622:4622) (4751:4751:4751))
        (PORT d[7] (6213:6213:6213) (6308:6308:6308))
        (PORT d[8] (6868:6868:6868) (6917:6917:6917))
        (PORT d[9] (5378:5378:5378) (5449:5449:5449))
        (PORT d[10] (6380:6380:6380) (6441:6441:6441))
        (PORT d[11] (8225:8225:8225) (8220:8220:8220))
        (PORT d[12] (5452:5452:5452) (5557:5557:5557))
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (PORT ena (4158:4158:4158) (4000:4000:4000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2209:2209:2209))
        (PORT d[0] (4158:4158:4158) (4000:4000:4000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4597:4597:4597))
        (PORT clk (2305:2305:2305) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6386:6386:6386) (6442:6442:6442))
        (PORT d[1] (7481:7481:7481) (7501:7501:7501))
        (PORT d[2] (6920:6920:6920) (7008:7008:7008))
        (PORT d[3] (4692:4692:4692) (4831:4831:4831))
        (PORT d[4] (6899:6899:6899) (6960:6960:6960))
        (PORT d[5] (5461:5461:5461) (5494:5494:5494))
        (PORT d[6] (6510:6510:6510) (6606:6606:6606))
        (PORT d[7] (6778:6778:6778) (6836:6836:6836))
        (PORT d[8] (6550:6550:6550) (6613:6613:6613))
        (PORT d[9] (5459:5459:5459) (5577:5577:5577))
        (PORT d[10] (7024:7024:7024) (7043:7043:7043))
        (PORT d[11] (5133:5133:5133) (5259:5259:5259))
        (PORT d[12] (4738:4738:4738) (4889:4889:4889))
        (PORT clk (2303:2303:2303) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (6312:6312:6312))
        (PORT clk (2303:2303:2303) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2258:2258:2258))
        (PORT d[0] (7350:7350:7350) (6845:6845:6845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2306:2306:2306) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6415:6415:6415) (6463:6463:6463))
        (PORT d[1] (7501:7501:7501) (7512:7512:7512))
        (PORT d[2] (6946:6946:6946) (7031:7031:7031))
        (PORT d[3] (4694:4694:4694) (4831:4831:4831))
        (PORT d[4] (6590:6590:6590) (6679:6679:6679))
        (PORT d[5] (5463:5463:5463) (5494:5494:5494))
        (PORT d[6] (6512:6512:6512) (6606:6606:6606))
        (PORT d[7] (6780:6780:6780) (6836:6836:6836))
        (PORT d[8] (6552:6552:6552) (6613:6613:6613))
        (PORT d[9] (5461:5461:5461) (5577:5577:5577))
        (PORT d[10] (7026:7026:7026) (7043:7043:7043))
        (PORT d[11] (5135:5135:5135) (5259:5259:5259))
        (PORT d[12] (4740:4740:4740) (4889:4889:4889))
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (PORT ena (5544:5544:5544) (5289:5289:5289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2184:2184:2184))
        (PORT d[0] (5544:5544:5544) (5289:5289:5289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5054:5054:5054) (4587:4587:4587))
        (PORT datab (1478:1478:1478) (1300:1300:1300))
        (PORT datac (5372:5372:5372) (5040:5040:5040))
        (PORT datad (897:897:897) (797:797:797))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (232:232:232))
        (PORT datab (4516:4516:4516) (4191:4191:4191))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (4785:4785:4785))
        (PORT clk (2239:2239:2239) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (5055:5055:5055))
        (PORT d[1] (4700:4700:4700) (4848:4848:4848))
        (PORT d[2] (5815:5815:5815) (5926:5926:5926))
        (PORT d[3] (5348:5348:5348) (5442:5442:5442))
        (PORT d[4] (5857:5857:5857) (5962:5962:5962))
        (PORT d[5] (4414:4414:4414) (4568:4568:4568))
        (PORT d[6] (5438:5438:5438) (5561:5561:5561))
        (PORT d[7] (5051:5051:5051) (5152:5152:5152))
        (PORT d[8] (5432:5432:5432) (5531:5531:5531))
        (PORT d[9] (5194:5194:5194) (5323:5323:5323))
        (PORT d[10] (5093:5093:5093) (5222:5222:5222))
        (PORT d[11] (5363:5363:5363) (5466:5466:5466))
        (PORT d[12] (4698:4698:4698) (4826:4826:4826))
        (PORT clk (2237:2237:2237) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7143:7143:7143) (6359:6359:6359))
        (PORT clk (2237:2237:2237) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2192:2192:2192))
        (PORT d[0] (7660:7660:7660) (6892:6892:6892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2193:2193:2193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (5059:5059:5059))
        (PORT d[1] (4728:4728:4728) (4867:4867:4867))
        (PORT d[2] (5842:5842:5842) (5945:5945:5945))
        (PORT d[3] (5350:5350:5350) (5442:5442:5442))
        (PORT d[4] (6131:6131:6131) (6204:6204:6204))
        (PORT d[5] (4416:4416:4416) (4568:4568:4568))
        (PORT d[6] (5440:5440:5440) (5561:5561:5561))
        (PORT d[7] (5053:5053:5053) (5152:5152:5152))
        (PORT d[8] (5434:5434:5434) (5531:5531:5531))
        (PORT d[9] (5196:5196:5196) (5323:5323:5323))
        (PORT d[10] (5095:5095:5095) (5222:5222:5222))
        (PORT d[11] (5365:5365:5365) (5466:5466:5466))
        (PORT d[12] (4700:4700:4700) (4826:4826:4826))
        (PORT clk (2203:2203:2203) (2118:2118:2118))
        (PORT ena (4123:4123:4123) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2118:2118:2118))
        (PORT d[0] (4123:4123:4123) (3943:3943:3943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2119:2119:2119))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4334:4334:4334))
        (PORT clk (2325:2325:2325) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6068:6068:6068) (6141:6141:6141))
        (PORT d[1] (7147:7147:7147) (7187:7187:7187))
        (PORT d[2] (7233:7233:7233) (7303:7303:7303))
        (PORT d[3] (8094:8094:8094) (8082:8082:8082))
        (PORT d[4] (6909:6909:6909) (6984:6984:6984))
        (PORT d[5] (7836:7836:7836) (7779:7779:7779))
        (PORT d[6] (4619:4619:4619) (4750:4750:4750))
        (PORT d[7] (6480:6480:6480) (6561:6561:6561))
        (PORT d[8] (6890:6890:6890) (6940:6940:6940))
        (PORT d[9] (5329:5329:5329) (5400:5400:5400))
        (PORT d[10] (6359:6359:6359) (6415:6415:6415))
        (PORT d[11] (8195:8195:8195) (8197:8197:8197))
        (PORT d[12] (5477:5477:5477) (5585:5585:5585))
        (PORT clk (2323:2323:2323) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5088:5088:5088) (4499:4499:4499))
        (PORT clk (2323:2323:2323) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2279:2279:2279))
        (PORT d[0] (5823:5823:5823) (5236:5236:5236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6070:6070:6070) (6141:6141:6141))
        (PORT d[1] (7149:7149:7149) (7187:7187:7187))
        (PORT d[2] (7260:7260:7260) (7327:7327:7327))
        (PORT d[3] (8096:8096:8096) (8082:8082:8082))
        (PORT d[4] (6936:6936:6936) (7004:7004:7004))
        (PORT d[5] (7838:7838:7838) (7779:7779:7779))
        (PORT d[6] (4621:4621:4621) (4750:4750:4750))
        (PORT d[7] (6482:6482:6482) (6561:6561:6561))
        (PORT d[8] (6892:6892:6892) (6940:6940:6940))
        (PORT d[9] (5331:5331:5331) (5400:5400:5400))
        (PORT d[10] (6361:6361:6361) (6415:6415:6415))
        (PORT d[11] (8197:8197:8197) (8197:8197:8197))
        (PORT d[12] (5479:5479:5479) (5585:5585:5585))
        (PORT clk (2289:2289:2289) (2205:2205:2205))
        (PORT ena (4151:4151:4151) (3984:3984:3984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2205:2205:2205))
        (PORT d[0] (4151:4151:4151) (3984:3984:3984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5061:5061:5061) (4594:4594:4594))
        (PORT datab (5411:5411:5411) (5065:5065:5065))
        (PORT datac (1766:1766:1766) (1530:1530:1530))
        (PORT datad (1154:1154:1154) (1040:1040:1040))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4333:4333:4333))
        (PORT clk (2312:2312:2312) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6657:6657:6657) (6672:6672:6672))
        (PORT d[1] (7505:7505:7505) (7523:7523:7523))
        (PORT d[2] (7288:7288:7288) (7353:7353:7353))
        (PORT d[3] (5294:5294:5294) (5377:5377:5377))
        (PORT d[4] (6572:6572:6572) (6666:6666:6666))
        (PORT d[5] (5476:5476:5476) (5511:5511:5511))
        (PORT d[6] (4355:4355:4355) (4505:4505:4505))
        (PORT d[7] (6777:6777:6777) (6835:6835:6835))
        (PORT d[8] (6541:6541:6541) (6613:6613:6613))
        (PORT d[9] (5500:5500:5500) (5612:5612:5612))
        (PORT d[10] (6701:6701:6701) (6737:6737:6737))
        (PORT d[11] (5127:5127:5127) (5266:5266:5266))
        (PORT d[12] (4783:4783:4783) (4929:4929:4929))
        (PORT clk (2310:2310:2310) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6706:6706:6706) (6214:6214:6214))
        (PORT clk (2310:2310:2310) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2265:2265:2265))
        (PORT d[0] (7223:7223:7223) (6747:6747:6747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6409:6409:6409) (6456:6456:6456))
        (PORT d[1] (7802:7802:7802) (7789:7789:7789))
        (PORT d[2] (7266:7266:7266) (7333:7333:7333))
        (PORT d[3] (5296:5296:5296) (5377:5377:5377))
        (PORT d[4] (6599:6599:6599) (6689:6689:6689))
        (PORT d[5] (5478:5478:5478) (5511:5511:5511))
        (PORT d[6] (4357:4357:4357) (4505:4505:4505))
        (PORT d[7] (6779:6779:6779) (6835:6835:6835))
        (PORT d[8] (6543:6543:6543) (6613:6613:6613))
        (PORT d[9] (5502:5502:5502) (5612:5612:5612))
        (PORT d[10] (6703:6703:6703) (6737:6737:6737))
        (PORT d[11] (5129:5129:5129) (5266:5266:5266))
        (PORT d[12] (4785:4785:4785) (4929:4929:4929))
        (PORT clk (2276:2276:2276) (2191:2191:2191))
        (PORT ena (4116:4116:4116) (3939:3939:3939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2191:2191:2191))
        (PORT d[0] (4116:4116:4116) (3939:3939:3939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4605:4605:4605))
        (PORT clk (2294:2294:2294) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6736:6736:6736) (6766:6766:6766))
        (PORT d[1] (4145:4145:4145) (4322:4322:4322))
        (PORT d[2] (6910:6910:6910) (6996:6996:6996))
        (PORT d[3] (5030:5030:5030) (5153:5153:5153))
        (PORT d[4] (6284:6284:6284) (6389:6389:6389))
        (PORT d[5] (4738:4738:4738) (4869:4869:4869))
        (PORT d[6] (6468:6468:6468) (6570:6570:6570))
        (PORT d[7] (6840:6840:6840) (6897:6897:6897))
        (PORT d[8] (6212:6212:6212) (6309:6309:6309))
        (PORT d[9] (5137:5137:5137) (5277:5277:5277))
        (PORT d[10] (7041:7041:7041) (7054:7054:7054))
        (PORT d[11] (5229:5229:5229) (5375:5375:5375))
        (PORT d[12] (5058:5058:5058) (5195:5195:5195))
        (PORT clk (2292:2292:2292) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5822:5822:5822) (5323:5323:5323))
        (PORT clk (2292:2292:2292) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2294:2294:2294) (2246:2246:2246))
        (PORT d[0] (6339:6339:6339) (5856:5856:5856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6372:6372:6372) (6427:6427:6427))
        (PORT d[1] (4147:4147:4147) (4320:4320:4320))
        (PORT d[2] (6935:6935:6935) (7019:7019:7019))
        (PORT d[3] (5032:5032:5032) (5153:5153:5153))
        (PORT d[4] (6245:6245:6245) (6342:6342:6342))
        (PORT d[5] (4740:4740:4740) (4869:4869:4869))
        (PORT d[6] (6470:6470:6470) (6570:6570:6570))
        (PORT d[7] (6842:6842:6842) (6897:6897:6897))
        (PORT d[8] (6214:6214:6214) (6309:6309:6309))
        (PORT d[9] (5139:5139:5139) (5277:5277:5277))
        (PORT d[10] (7043:7043:7043) (7054:7054:7054))
        (PORT d[11] (5231:5231:5231) (5375:5375:5375))
        (PORT d[12] (5060:5060:5060) (5195:5195:5195))
        (PORT clk (2258:2258:2258) (2172:2172:2172))
        (PORT ena (5482:5482:5482) (5239:5239:5239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2172:2172:2172))
        (PORT d[0] (5482:5482:5482) (5239:5239:5239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5062:5062:5062) (4595:4595:4595))
        (PORT datab (915:915:915) (818:818:818))
        (PORT datac (5367:5367:5367) (5034:5034:5034))
        (PORT datad (568:568:568) (505:505:505))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (380:380:380))
        (PORT datab (4511:4511:4511) (4184:4184:4184))
        (PORT datac (186:186:186) (200:200:200))
        (PORT datad (182:182:182) (195:195:195))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_io_ibuf")
    (INSTANCE dataIn\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3174:3174:3174) (3317:3317:3317))
        (PORT clk (2358:2358:2358) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6113:6113:6113) (6172:6172:6172))
        (PORT d[1] (6368:6368:6368) (6422:6422:6422))
        (PORT d[2] (6696:6696:6696) (6724:6724:6724))
        (PORT d[3] (4488:4488:4488) (4557:4557:4557))
        (PORT d[4] (5806:5806:5806) (5908:5908:5908))
        (PORT d[5] (3563:3563:3563) (3697:3697:3697))
        (PORT d[6] (4283:4283:4283) (4399:4399:4399))
        (PORT d[7] (3897:3897:3897) (4031:4031:4031))
        (PORT d[8] (3940:3940:3940) (4064:4064:4064))
        (PORT d[9] (6651:6651:6651) (6676:6676:6676))
        (PORT d[10] (5682:5682:5682) (5770:5770:5770))
        (PORT d[11] (5493:5493:5493) (5625:5625:5625))
        (PORT d[12] (6395:6395:6395) (6439:6439:6439))
        (PORT clk (2356:2356:2356) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1033:1033:1033))
        (PORT clk (2356:2356:2356) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2310:2310:2310))
        (PORT d[0] (1695:1695:1695) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6383:6383:6383) (6416:6416:6416))
        (PORT d[1] (6394:6394:6394) (6443:6443:6443))
        (PORT d[2] (6724:6724:6724) (6745:6745:6745))
        (PORT d[3] (4490:4490:4490) (4557:4557:4557))
        (PORT d[4] (5832:5832:5832) (5930:5930:5930))
        (PORT d[5] (3565:3565:3565) (3697:3697:3697))
        (PORT d[6] (4285:4285:4285) (4399:4399:4399))
        (PORT d[7] (3899:3899:3899) (4031:4031:4031))
        (PORT d[8] (3942:3942:3942) (4064:4064:4064))
        (PORT d[9] (6653:6653:6653) (6676:6676:6676))
        (PORT d[10] (5684:5684:5684) (5770:5770:5770))
        (PORT d[11] (5495:5495:5495) (5625:5625:5625))
        (PORT d[12] (6397:6397:6397) (6439:6439:6439))
        (PORT clk (2322:2322:2322) (2236:2236:2236))
        (PORT ena (2871:2871:2871) (2642:2642:2642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2236:2236:2236))
        (PORT d[0] (2871:2871:2871) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3306:3306:3306))
        (PORT clk (2360:2360:2360) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5833:5833:5833) (5907:5907:5907))
        (PORT d[1] (6639:6639:6639) (6657:6657:6657))
        (PORT d[2] (6722:6722:6722) (6746:6746:6746))
        (PORT d[3] (4477:4477:4477) (4544:4544:4544))
        (PORT d[4] (5807:5807:5807) (5909:5909:5909))
        (PORT d[5] (6888:6888:6888) (6932:6932:6932))
        (PORT d[6] (4315:4315:4315) (4445:4445:4445))
        (PORT d[7] (3909:3909:3909) (4043:4043:4043))
        (PORT d[8] (4195:4195:4195) (4288:4288:4288))
        (PORT d[9] (4378:4378:4378) (4525:4525:4525))
        (PORT d[10] (5715:5715:5715) (5796:5796:5796))
        (PORT d[11] (5492:5492:5492) (5625:5625:5625))
        (PORT d[12] (6387:6387:6387) (6431:6431:6431))
        (PORT clk (2358:2358:2358) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1038:1038:1038))
        (PORT clk (2358:2358:2358) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2312:2312:2312))
        (PORT d[0] (1708:1708:1708) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5787:5787:5787) (5863:5863:5863))
        (PORT d[1] (6387:6387:6387) (6439:6439:6439))
        (PORT d[2] (6724:6724:6724) (6746:6746:6746))
        (PORT d[3] (4479:4479:4479) (4544:4544:4544))
        (PORT d[4] (5833:5833:5833) (5931:5931:5931))
        (PORT d[5] (6890:6890:6890) (6932:6932:6932))
        (PORT d[6] (4317:4317:4317) (4445:4445:4445))
        (PORT d[7] (3911:3911:3911) (4043:4043:4043))
        (PORT d[8] (4197:4197:4197) (4288:4288:4288))
        (PORT d[9] (4380:4380:4380) (4525:4525:4525))
        (PORT d[10] (5717:5717:5717) (5796:5796:5796))
        (PORT d[11] (5494:5494:5494) (5625:5625:5625))
        (PORT d[12] (6389:6389:6389) (6431:6431:6431))
        (PORT clk (2324:2324:2324) (2238:2238:2238))
        (PORT ena (2812:2812:2812) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2238:2238:2238))
        (PORT d[0] (2812:2812:2812) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (367:367:367))
        (PORT datab (305:305:305) (362:362:362))
        (PORT datac (913:913:913) (836:836:836))
        (PORT datad (632:632:632) (590:590:590))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3336:3336:3336))
        (PORT clk (2361:2361:2361) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5861:5861:5861) (5935:5935:5935))
        (PORT d[1] (6412:6412:6412) (6452:6452:6452))
        (PORT d[2] (6595:6595:6595) (6619:6619:6619))
        (PORT d[3] (4185:4185:4185) (4274:4274:4274))
        (PORT d[4] (6179:6179:6179) (6256:6256:6256))
        (PORT d[5] (6854:6854:6854) (6905:6905:6905))
        (PORT d[6] (4291:4291:4291) (4427:4427:4427))
        (PORT d[7] (3940:3940:3940) (4074:4074:4074))
        (PORT d[8] (3899:3899:3899) (4028:4028:4028))
        (PORT d[9] (4412:4412:4412) (4551:4551:4551))
        (PORT d[10] (5708:5708:5708) (5788:5788:5788))
        (PORT d[11] (5486:5486:5486) (5618:5618:5618))
        (PORT d[12] (6058:6058:6058) (6123:6123:6123))
        (PORT clk (2359:2359:2359) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1254:1254:1254))
        (PORT clk (2359:2359:2359) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2316:2316:2316))
        (PORT d[0] (1990:1990:1990) (1830:1830:1830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5815:5815:5815) (5890:5890:5890))
        (PORT d[1] (6049:6049:6049) (6119:6119:6119))
        (PORT d[2] (6622:6622:6622) (6640:6640:6640))
        (PORT d[3] (4187:4187:4187) (4274:4274:4274))
        (PORT d[4] (6193:6193:6193) (6284:6284:6284))
        (PORT d[5] (6856:6856:6856) (6905:6905:6905))
        (PORT d[6] (4293:4293:4293) (4427:4427:4427))
        (PORT d[7] (3942:3942:3942) (4074:4074:4074))
        (PORT d[8] (3901:3901:3901) (4028:4028:4028))
        (PORT d[9] (4414:4414:4414) (4551:4551:4551))
        (PORT d[10] (5710:5710:5710) (5788:5788:5788))
        (PORT d[11] (5488:5488:5488) (5618:5618:5618))
        (PORT d[12] (6060:6060:6060) (6123:6123:6123))
        (PORT clk (2325:2325:2325) (2242:2242:2242))
        (PORT ena (2818:2818:2818) (2625:2625:2625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2242:2242:2242))
        (PORT d[0] (2818:2818:2818) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3613:3613:3613))
        (PORT clk (2365:2365:2365) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5503:5503:5503) (5596:5596:5596))
        (PORT d[1] (6371:6371:6371) (6409:6409:6409))
        (PORT d[2] (3834:3834:3834) (3924:3924:3924))
        (PORT d[3] (3894:3894:3894) (4008:4008:4008))
        (PORT d[4] (6173:6173:6173) (6268:6268:6268))
        (PORT d[5] (6576:6576:6576) (6645:6645:6645))
        (PORT d[6] (7570:7570:7570) (7623:7623:7623))
        (PORT d[7] (3943:3943:3943) (4070:4070:4070))
        (PORT d[8] (4176:4176:4176) (4286:4286:4286))
        (PORT d[9] (4323:4323:4323) (4471:4471:4471))
        (PORT d[10] (5396:5396:5396) (5498:5498:5498))
        (PORT d[11] (5472:5472:5472) (5600:5600:5600))
        (PORT d[12] (6067:6067:6067) (6126:6126:6126))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1314:1314:1314))
        (PORT clk (2363:2363:2363) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (PORT d[0] (1979:1979:1979) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (5548:5548:5548))
        (PORT d[1] (6076:6076:6076) (6144:6144:6144))
        (PORT d[2] (3575:3575:3575) (3699:3699:3699))
        (PORT d[3] (3896:3896:3896) (4008:4008:4008))
        (PORT d[4] (6199:6199:6199) (6291:6291:6291))
        (PORT d[5] (6578:6578:6578) (6645:6645:6645))
        (PORT d[6] (7572:7572:7572) (7623:7623:7623))
        (PORT d[7] (3945:3945:3945) (4070:4070:4070))
        (PORT d[8] (4178:4178:4178) (4286:4286:4286))
        (PORT d[9] (4325:4325:4325) (4471:4471:4471))
        (PORT d[10] (5398:5398:5398) (5498:5498:5498))
        (PORT d[11] (5474:5474:5474) (5600:5600:5600))
        (PORT d[12] (6069:6069:6069) (6126:6126:6126))
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (PORT ena (2185:2185:2185) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (PORT d[0] (2185:2185:2185) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (894:894:894))
        (PORT datab (305:305:305) (362:362:362))
        (PORT datac (268:268:268) (329:329:329))
        (PORT datad (959:959:959) (884:884:884))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3885:3885:3885))
        (PORT clk (2351:2351:2351) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5416:5416:5416) (5505:5505:5505))
        (PORT d[1] (5974:5974:5974) (6026:6026:6026))
        (PORT d[2] (3569:3569:3569) (3709:3709:3709))
        (PORT d[3] (4840:4840:4840) (4894:4894:4894))
        (PORT d[4] (6522:6522:6522) (6603:6603:6603))
        (PORT d[5] (6230:6230:6230) (6317:6317:6317))
        (PORT d[6] (4591:4591:4591) (4705:4705:4705))
        (PORT d[7] (3972:3972:3972) (4111:4111:4111))
        (PORT d[8] (3950:3950:3950) (4090:4090:4090))
        (PORT d[9] (3526:3526:3526) (3666:3666:3666))
        (PORT d[10] (5032:5032:5032) (5150:5150:5150))
        (PORT d[11] (5509:5509:5509) (5647:5647:5647))
        (PORT d[12] (6951:6951:6951) (6918:6918:6918))
        (PORT clk (2349:2349:2349) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2201:2201:2201))
        (PORT clk (2349:2349:2349) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2300:2300:2300))
        (PORT d[0] (2991:2991:2991) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5505:5505:5505))
        (PORT d[1] (5724:5724:5724) (5809:5809:5809))
        (PORT d[2] (3619:3619:3619) (3754:3754:3754))
        (PORT d[3] (4842:4842:4842) (4894:4894:4894))
        (PORT d[4] (6531:6531:6531) (6600:6600:6600))
        (PORT d[5] (6232:6232:6232) (6317:6317:6317))
        (PORT d[6] (4593:4593:4593) (4705:4705:4705))
        (PORT d[7] (3974:3974:3974) (4111:4111:4111))
        (PORT d[8] (3952:3952:3952) (4090:4090:4090))
        (PORT d[9] (3528:3528:3528) (3666:3666:3666))
        (PORT d[10] (5034:5034:5034) (5150:5150:5150))
        (PORT d[11] (5511:5511:5511) (5647:5647:5647))
        (PORT d[12] (6953:6953:6953) (6918:6918:6918))
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (PORT ena (2140:2140:2140) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2315:2315:2315) (2226:2226:2226))
        (PORT d[0] (2140:2140:2140) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3300:3300:3300))
        (PORT clk (2356:2356:2356) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (6173:6173:6173))
        (PORT d[1] (6694:6694:6694) (6719:6719:6719))
        (PORT d[2] (6316:6316:6316) (6356:6356:6356))
        (PORT d[3] (4494:4494:4494) (4564:4564:4564))
        (PORT d[4] (4673:4673:4673) (4803:4803:4803))
        (PORT d[5] (3837:3837:3837) (3955:3955:3955))
        (PORT d[6] (4286:4286:4286) (4423:4423:4423))
        (PORT d[7] (3893:3893:3893) (4022:4022:4022))
        (PORT d[8] (8073:8073:8073) (8049:8049:8049))
        (PORT d[9] (6683:6683:6683) (6706:6706:6706))
        (PORT d[10] (5983:5983:5983) (6052:6052:6052))
        (PORT d[11] (5512:5512:5512) (5638:5638:5638))
        (PORT d[12] (6396:6396:6396) (6440:6440:6440))
        (PORT clk (2354:2354:2354) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1096:1096:1096))
        (PORT clk (2354:2354:2354) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2308:2308:2308))
        (PORT d[0] (1768:1768:1768) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6433:6433:6433) (6457:6457:6457))
        (PORT d[1] (6371:6371:6371) (6423:6423:6423))
        (PORT d[2] (6318:6318:6318) (6356:6356:6356))
        (PORT d[3] (4496:4496:4496) (4564:4564:4564))
        (PORT d[4] (4725:4725:4725) (4846:4846:4846))
        (PORT d[5] (3839:3839:3839) (3955:3955:3955))
        (PORT d[6] (4288:4288:4288) (4423:4423:4423))
        (PORT d[7] (3895:3895:3895) (4022:4022:4022))
        (PORT d[8] (8075:8075:8075) (8049:8049:8049))
        (PORT d[9] (6685:6685:6685) (6706:6706:6706))
        (PORT d[10] (5985:5985:5985) (6052:6052:6052))
        (PORT d[11] (5514:5514:5514) (5638:5638:5638))
        (PORT d[12] (6398:6398:6398) (6440:6440:6440))
        (PORT clk (2320:2320:2320) (2234:2234:2234))
        (PORT ena (2505:2505:2505) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2234:2234:2234))
        (PORT d[0] (2505:2505:2505) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1220:1220:1220))
        (PORT datab (305:305:305) (362:362:362))
        (PORT datac (271:271:271) (332:332:332))
        (PORT datad (946:946:946) (874:874:874))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3697:3697:3697))
        (PORT clk (2331:2331:2331) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4610:4610:4610) (4724:4724:4724))
        (PORT d[1] (4373:4373:4373) (4512:4512:4512))
        (PORT d[2] (6768:6768:6768) (6742:6742:6742))
        (PORT d[3] (5379:5379:5379) (5488:5488:5488))
        (PORT d[4] (4684:4684:4684) (4808:4808:4808))
        (PORT d[5] (6569:6569:6569) (6656:6656:6656))
        (PORT d[6] (7817:7817:7817) (7837:7837:7837))
        (PORT d[7] (4629:4629:4629) (4730:4730:4730))
        (PORT d[8] (4623:4623:4623) (4728:4728:4728))
        (PORT d[9] (5158:5158:5158) (5295:5295:5295))
        (PORT d[10] (4232:4232:4232) (4350:4350:4350))
        (PORT d[11] (8580:8580:8580) (8569:8569:8569))
        (PORT d[12] (4305:4305:4305) (4442:4442:4442))
        (PORT clk (2329:2329:2329) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (2812:2812:2812))
        (PORT clk (2329:2329:2329) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2284:2284:2284))
        (PORT d[0] (3653:3653:3653) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4637:4637:4637) (4746:4746:4746))
        (PORT d[1] (4361:4361:4361) (4485:4485:4485))
        (PORT d[2] (6794:6794:6794) (6766:6766:6766))
        (PORT d[3] (5381:5381:5381) (5488:5488:5488))
        (PORT d[4] (4697:4697:4697) (4803:4803:4803))
        (PORT d[5] (6571:6571:6571) (6656:6656:6656))
        (PORT d[6] (7819:7819:7819) (7837:7837:7837))
        (PORT d[7] (4631:4631:4631) (4730:4730:4730))
        (PORT d[8] (4625:4625:4625) (4728:4728:4728))
        (PORT d[9] (5160:5160:5160) (5295:5295:5295))
        (PORT d[10] (4234:4234:4234) (4350:4350:4350))
        (PORT d[11] (8582:8582:8582) (8569:8569:8569))
        (PORT d[12] (4307:4307:4307) (4442:4442:4442))
        (PORT clk (2295:2295:2295) (2210:2210:2210))
        (PORT ena (6877:6877:6877) (6604:6604:6604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2295:2295:2295) (2210:2210:2210))
        (PORT d[0] (6877:6877:6877) (6604:6604:6604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2296:2296:2296) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3607:3607:3607))
        (PORT clk (2364:2364:2364) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6124:6124:6124) (6169:6169:6169))
        (PORT d[1] (6056:6056:6056) (6127:6127:6127))
        (PORT d[2] (3509:3509:3509) (3630:3630:3630))
        (PORT d[3] (5145:5145:5145) (5174:5174:5174))
        (PORT d[4] (6172:6172:6172) (6266:6266:6266))
        (PORT d[5] (6860:6860:6860) (6911:6911:6911))
        (PORT d[6] (7577:7577:7577) (7630:7630:7630))
        (PORT d[7] (3904:3904:3904) (4035:4035:4035))
        (PORT d[8] (3912:3912:3912) (4036:4036:4036))
        (PORT d[9] (4333:4333:4333) (4478:4478:4478))
        (PORT d[10] (5364:5364:5364) (5468:5468:5468))
        (PORT d[11] (5491:5491:5491) (5620:5620:5620))
        (PORT d[12] (6081:6081:6081) (6141:6141:6141))
        (PORT clk (2362:2362:2362) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2021:2021:2021))
        (PORT clk (2362:2362:2362) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2318:2318:2318))
        (PORT d[0] (2800:2800:2800) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5829:5829:5829) (5903:5903:5903))
        (PORT d[1] (6083:6083:6083) (6147:6147:6147))
        (PORT d[2] (3529:3529:3529) (3654:3654:3654))
        (PORT d[3] (5147:5147:5147) (5174:5174:5174))
        (PORT d[4] (6198:6198:6198) (6290:6290:6290))
        (PORT d[5] (6862:6862:6862) (6911:6911:6911))
        (PORT d[6] (7579:7579:7579) (7630:7630:7630))
        (PORT d[7] (3906:3906:3906) (4035:4035:4035))
        (PORT d[8] (3914:3914:3914) (4036:4036:4036))
        (PORT d[9] (4335:4335:4335) (4478:4478:4478))
        (PORT d[10] (5366:5366:5366) (5468:5468:5468))
        (PORT d[11] (5493:5493:5493) (5620:5620:5620))
        (PORT d[12] (6083:6083:6083) (6141:6141:6141))
        (PORT clk (2328:2328:2328) (2244:2244:2244))
        (PORT ena (2150:2150:2150) (1962:1962:1962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_register")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2244:2244:2244))
        (PORT d[0] (2150:2150:2150) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_ram_pulse_generator")
    (INSTANCE mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (1990:1990:1990))
        (PORT datab (305:305:305) (362:362:362))
        (PORT datac (268:268:268) (330:330:330))
        (PORT datad (962:962:962) (890:890:890))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (332:332:332))
        (PORT datac (185:185:185) (199:199:199))
        (PORT datad (182:182:182) (194:194:194))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneiv_lcell_comb")
    (INSTANCE mem_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (235:235:235))
        (PORT datab (218:218:218) (228:228:228))
        (PORT datad (181:181:181) (194:194:194))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
)
