/*
 * (c) 2026, SWD Embedded Systems Limited, http://www.kpda.ru
 */


/*
 * $QNXLicenseC:
 * Copyright 2016, QNX Software Systems.
 * Copyright 2016, Freescale Semiconductor, Inc.
 * Copyright 2017 NXP
 *
 * Licensed under the Apache License, Version 2.0 (the "License"). You
 * may not reproduce, modify or distribute this software except in
 * compliance with the License. You may obtain a copy of the License
 * at: http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" basis,
 * WITHOUT WARRANTIES OF ANY KIND, either express or implied.
 *
 * This file may contain contributions from others, either as
 * contributors under the License or as licensors under other terms.
 * Please review this entire file for other proprietary rights or license
 * notices, as well as the QNX Development Suite License Guide at
 * http://licensing.qnx.com/license-guide/ for other information.
 * $
 */

#ifndef IMX_WDOG_H_
#define IMX_WDOG_H_

/*
 * Watchdog Timer Registers, offset from base address
 */
#define IMX_WDOG_WCR             0x00
#define IMX_WDOG_WSR             0x02
#define IMX_WDOG_WRSR            0x04
#define IMX_WDOG_WICR            0x06
#define IMX_WDOG_WMCR            0x08

#define IMX_WDT_TIMEOUT_SEC_MAX  128U

/* WDOG_WCR bit shifts */
#define IMX_WDOG_WCR_WT_SHIFT    8
#define IMX_WDOG_WCR_WDW_SHIFT   7
#define IMX_WDOG_WCR_SRE_SHIFT   6
#define IMX_WDOG_WCR_WDA_SHIFT   5
#define IMX_WDOG_WCR_SRS_SHIFT   4
#define IMX_WDOG_WCR_WDT_SHIFT   3
#define IMX_WDOG_WCR_WDE_SHIFT   2
#define IMX_WDOG_WCR_WDBG_SHIFT  1
#define IMX_WDOG_WCR_WDZST_SHIFT 0

/* WDOG_WCR bit fields */
#define IMX_WDOG_WCR_WT_MASK     (0xff << IMX_WDOG_WCR_WT_SHIFT)
#define IMX_WDOG_WCR_WDW_MASK    (0x01 << IMX_WDOG_WCR_WDW_SHIFT)
#define IMX_WDOG_WCR_SRE_MASK    (0x01 << IMX_WDOG_WCR_SRE_SHIFT)
#define IMX_WDOG_WCR_WDA_MASK    (0x01 << IMX_WDOG_WCR_WDA_SHIFT)
#define IMX_WDOG_WCR_SRS_MASK    (0x01 << IMX_WDOG_WCR_SRS_SHIFT)
#define IMX_WDOG_WCR_WDT_MASK    (0x01 << IMX_WDOG_WCR_WDT_SHIFT)
#define IMX_WDOG_WCR_WDE_MASK    (0x01 << IMX_WDOG_WCR_WDE_SHIFT)
#define IMX_WDOG_WCR_WDBG_MASK   (0x01 << IMX_WDOG_WCR_WDBG_SHIFT)
#define IMX_WDOG_WCR_WDZST_MASK  (0x01 << IMX_WDOG_WCR_WDZST_SHIFT)

#endif /* IMX_WDOG_H_ */
