Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 8316cdfafd7c4b129ff82cacf5fd5a6d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EE214_Proj3Chal2_test_fixture_behav xil_defaultlib.EE214_Proj3Chal2_test_fixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'led' [C:/EE214_Projects/EE214Proj3/EE214Proj3.srcs/sim_1/new/EE214_Proj3Chal2_Test_Fixture.v:14]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'btn' [C:/EE214_Projects/EE214Proj3/EE214Proj3.srcs/sim_1/new/EE214_Proj3Chal2_Test_Fixture.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EE214_Proj3Chal2
Compiling module xil_defaultlib.EE214_Proj3Chal2_test_fixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot EE214_Proj3Chal2_test_fixture_behav
