// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dL_dy_val,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1,
        eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o,
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] dL_dy_val;
input  [5:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0;
input  [7:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld;
input  [5:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1;
input  [7:0] eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld;
input  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i;
output  [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o;
output   p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld;
reg[15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o;
reg p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
reg   [15:0] mux_case_737056_reg_1366;
reg   [15:0] mux_case_636949_reg_1391;
reg   [15:0] mux_case_536842_reg_1416;
reg   [15:0] mux_case_436735_reg_1441;
reg   [15:0] mux_case_336628_reg_1466;
reg   [15:0] mux_case_236521_reg_1491;
reg   [15:0] mux_case_136414_reg_1516;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
reg   [15:0] mux_case_71426224_reg_1772;
reg   [15:0] mux_case_61425217_reg_1797;
reg   [15:0] mux_case_51424210_reg_1822;
reg   [15:0] mux_case_41423203_reg_1847;
reg   [15:0] mux_case_31422196_reg_1872;
reg   [15:0] mux_case_21421189_reg_1897;
reg   [15:0] mux_case_11420182_reg_1922;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
reg   [15:0] mux_case_7370_reg_3375;
reg   [15:0] mux_case_6369_reg_3435;
reg   [15:0] mux_case_5368_reg_3495;
reg   [15:0] mux_case_4367_reg_3555;
reg   [15:0] mux_case_3366_reg_3615;
reg   [15:0] mux_case_2365_reg_3675;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
reg   [0:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
reg   [15:0] p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
reg   [15:0] mux_case_71426_reg_5222;
reg   [15:0] mux_case_61425_reg_5282;
reg   [15:0] mux_case_51424_reg_5342;
reg   [15:0] mux_case_41423_reg_5402;
reg   [15:0] mux_case_31422_reg_5462;
reg   [15:0] mux_case_21421_reg_5522;
reg   [15:0] mux_case_7634_reg_6997;
reg   [15:0] mux_case_6633_reg_7051;
reg   [15:0] mux_case_5632_reg_7105;
reg   [15:0] mux_case_4631_reg_7159;
reg   [15:0] mux_case_3630_reg_7213;
reg   [15:0] mux_case_71690_reg_8676;
reg   [15:0] mux_case_61689_reg_8730;
reg   [15:0] mux_case_51688_reg_8784;
reg   [15:0] mux_case_41687_reg_8838;
reg   [15:0] mux_case_31686_reg_8892;
reg   [0:0] tmp_reg_26022;
wire    ap_block_pp0_stage0_11001;
wire   [14:0] delta_1_fu_15601_p2;
reg   [14:0] delta_1_reg_26029;
wire  signed [25:0] sext_ln104_fu_15692_p1;
reg  signed [25:0] sext_ln104_reg_26034;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire  signed [23:0] sext_ln104_1_fu_15696_p1;
reg  signed [23:0] sext_ln104_1_reg_26041;
reg   [7:0] u_index_reg_26047;
wire  signed [23:0] mul_ln108_fu_16740_p2;
reg  signed [23:0] mul_ln108_reg_26053;
wire  signed [25:0] mul_ln109_fu_17782_p2;
reg  signed [25:0] mul_ln109_reg_26059;
reg   [7:0] u_index_1_reg_26065;
wire  signed [23:0] mul_ln108_1_fu_18828_p2;
reg  signed [23:0] mul_ln108_1_reg_26072;
wire   [2:0] trunc_ln104_fu_18838_p1;
reg   [2:0] trunc_ln104_reg_26078;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] tmp_56_reg_26088;
reg   [0:0] tmp_58_reg_26095;
wire   [15:0] add_ln108_fu_19068_p2;
reg   [15:0] add_ln108_reg_26100;
wire  signed [25:0] mul_ln110_fu_20109_p2;
reg  signed [25:0] mul_ln110_reg_26120;
wire   [2:0] trunc_ln104_1_fu_20118_p1;
reg   [2:0] trunc_ln104_1_reg_26126;
reg   [0:0] tmp_76_reg_26136;
reg   [0:0] tmp_78_reg_26143;
wire   [15:0] add_ln108_1_fu_20348_p2;
reg   [15:0] add_ln108_1_reg_26148;
wire  signed [25:0] mul_ln109_1_fu_21389_p2;
reg  signed [25:0] mul_ln109_1_reg_26168;
wire  signed [25:0] mul_ln110_1_fu_22429_p2;
reg  signed [25:0] mul_ln110_1_reg_26174;
wire   [26:0] sub_ln109_fu_22554_p2;
reg   [26:0] sub_ln109_reg_26189;
wire    ap_block_pp0_stage3_11001;
wire   [0:0] icmp_ln109_fu_22560_p2;
reg   [0:0] icmp_ln109_reg_26197;
wire   [0:0] tmp_61_fu_22565_p3;
reg   [0:0] tmp_61_reg_26201;
wire   [0:0] icmp_ln109_2_fu_22577_p2;
reg   [0:0] icmp_ln109_2_reg_26208;
wire  signed [23:0] mul_ln111_fu_23618_p2;
reg  signed [23:0] mul_ln111_reg_26213;
wire   [26:0] sub_ln109_1_fu_23743_p2;
reg   [26:0] sub_ln109_1_reg_26228;
wire   [0:0] icmp_ln109_4_fu_23749_p2;
reg   [0:0] icmp_ln109_4_reg_26236;
wire   [0:0] tmp_81_fu_23754_p3;
reg   [0:0] tmp_81_reg_26240;
wire   [0:0] icmp_ln109_5_fu_23766_p2;
reg   [0:0] icmp_ln109_5_reg_26247;
wire  signed [23:0] mul_ln111_1_fu_24807_p2;
reg  signed [23:0] mul_ln111_1_reg_26252;
wire   [26:0] sub_ln110_fu_25000_p2;
reg   [26:0] sub_ln110_reg_26267;
wire   [0:0] icmp_ln110_fu_25006_p2;
reg   [0:0] icmp_ln110_reg_26277;
wire   [26:0] sub_ln110_1_fu_25199_p2;
reg   [26:0] sub_ln110_1_reg_26290;
wire   [0:0] icmp_ln110_4_fu_25205_p2;
reg   [0:0] icmp_ln110_4_reg_26300;
wire   [15:0] tmp_48_fu_25370_p13;
reg   [15:0] tmp_48_reg_26316;
wire   [15:0] tmp_52_fu_25563_p13;
reg   [15:0] tmp_52_reg_26333;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] ap_phi_mux_empty_phi_fu_1128_p4;
wire   [0:0] tmp_55_fu_15610_p3;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
wire   [0:0] icmp_ln108_fu_18994_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
reg   [15:0] ap_phi_mux_mux_case_737056_phi_fu_1369_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366;
reg   [15:0] ap_phi_mux_mux_case_636949_phi_fu_1394_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391;
reg   [15:0] ap_phi_mux_mux_case_536842_phi_fu_1419_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416;
reg   [15:0] ap_phi_mux_mux_case_436735_phi_fu_1444_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441;
reg   [15:0] ap_phi_mux_mux_case_336628_phi_fu_1469_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466;
reg   [15:0] ap_phi_mux_mux_case_236521_phi_fu_1494_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491;
reg   [15:0] ap_phi_mux_mux_case_136414_phi_fu_1519_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
wire   [0:0] icmp_ln108_4_fu_20274_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
reg   [15:0] ap_phi_mux_mux_case_71426224_phi_fu_1775_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772;
reg   [15:0] ap_phi_mux_mux_case_61425217_phi_fu_1800_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797;
reg   [15:0] ap_phi_mux_mux_case_51424210_phi_fu_1825_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822;
reg   [15:0] ap_phi_mux_mux_case_41423203_phi_fu_1850_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847;
reg   [15:0] ap_phi_mux_mux_case_31422196_phi_fu_1875_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872;
reg   [15:0] ap_phi_mux_mux_case_21421189_phi_fu_1900_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897;
reg   [15:0] ap_phi_mux_mux_case_11420182_phi_fu_1925_p18;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16;
reg   [15:0] ap_phi_mux_mux_case_737055_phi_fu_2452_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449;
reg   [15:0] ap_phi_mux_mux_case_636948_phi_fu_2480_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477;
reg   [15:0] ap_phi_mux_mux_case_536841_phi_fu_2508_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505;
reg   [15:0] ap_phi_mux_mux_case_436734_phi_fu_2536_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533;
reg   [15:0] ap_phi_mux_mux_case_336627_phi_fu_2564_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561;
reg   [15:0] ap_phi_mux_mux_case_236520_phi_fu_2592_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589;
reg   [15:0] ap_phi_mux_mux_case_136413_phi_fu_2620_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617;
reg   [0:0] ap_phi_mux_empty_15_phi_fu_2648_p4;
wire   [0:0] or_ln108_6_fu_22446_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_15_reg_2645;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
wire   [0:0] or_ln108_2_fu_22498_p2;
wire   [0:0] and_ln108_1_fu_22475_p2;
wire   [0:0] and_ln108_3_fu_22492_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
reg   [15:0] ap_phi_mux_mux_case_7370_phi_fu_3378_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375;
reg   [15:0] ap_phi_mux_mux_case_6369_phi_fu_3438_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435;
reg   [15:0] ap_phi_mux_mux_case_5368_phi_fu_3498_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495;
reg   [15:0] ap_phi_mux_mux_case_4367_phi_fu_3558_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555;
reg   [15:0] ap_phi_mux_mux_case_3366_phi_fu_3618_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615;
reg   [15:0] ap_phi_mux_mux_case_2365_phi_fu_3678_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675;
reg   [15:0] ap_phi_mux_mux_case_1364_phi_fu_3738_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16;
reg   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16;
reg   [15:0] ap_phi_mux_mux_case_71426223_phi_fu_4299_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296;
reg   [15:0] ap_phi_mux_mux_case_61425216_phi_fu_4327_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324;
reg   [15:0] ap_phi_mux_mux_case_51424209_phi_fu_4355_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352;
reg   [15:0] ap_phi_mux_mux_case_41423202_phi_fu_4383_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380;
reg   [15:0] ap_phi_mux_mux_case_31422195_phi_fu_4411_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408;
reg   [15:0] ap_phi_mux_mux_case_21421188_phi_fu_4439_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436;
reg   [15:0] ap_phi_mux_mux_case_11420181_phi_fu_4467_p16;
reg   [15:0] ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464;
reg   [0:0] ap_phi_mux_empty_19_phi_fu_4495_p4;
wire   [0:0] or_ln108_7_fu_23635_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_19_reg_4492;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
wire   [0:0] or_ln108_5_fu_23687_p2;
wire   [0:0] and_ln108_5_fu_23664_p2;
wire   [0:0] and_ln108_7_fu_23681_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
reg   [15:0] ap_phi_mux_mux_case_71426_phi_fu_5225_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222;
reg   [15:0] ap_phi_mux_mux_case_61425_phi_fu_5285_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282;
reg   [15:0] ap_phi_mux_mux_case_51424_phi_fu_5345_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342;
reg   [15:0] ap_phi_mux_mux_case_41423_phi_fu_5405_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402;
reg   [15:0] ap_phi_mux_mux_case_31422_phi_fu_5465_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462;
reg   [15:0] ap_phi_mux_mux_case_21421_phi_fu_5525_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522;
reg   [15:0] ap_phi_mux_mux_case_11420_phi_fu_5585_p36;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582;
wire   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262;
reg   [15:0] ap_phi_mux_mux_case_7634112_phi_fu_6294_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_7634112_reg_6291;
reg   [15:0] ap_phi_mux_mux_case_6633105_phi_fu_6323_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_6633105_reg_6320;
reg   [15:0] ap_phi_mux_mux_case_563298_phi_fu_6352_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_563298_reg_6349;
reg   [15:0] ap_phi_mux_mux_case_463191_phi_fu_6381_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_463191_reg_6378;
reg   [15:0] ap_phi_mux_mux_case_363084_phi_fu_6410_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_363084_reg_6407;
reg   [15:0] ap_phi_mux_mux_case_262977_phi_fu_6439_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_262977_reg_6436;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492;
wire   [15:0] add_ln109_fu_24863_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810;
reg   [15:0] ap_phi_mux_mux_case_7634111_phi_fu_6839_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836;
reg   [15:0] ap_phi_mux_mux_case_6633104_phi_fu_6864_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861;
reg   [15:0] ap_phi_mux_mux_case_563297_phi_fu_6889_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886;
reg   [15:0] ap_phi_mux_mux_case_463190_phi_fu_6914_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911;
reg   [15:0] ap_phi_mux_mux_case_363083_phi_fu_6939_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936;
reg   [15:0] ap_phi_mux_mux_case_262976_phi_fu_6964_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961;
reg   [0:0] ap_phi_mux_empty_16_phi_fu_6990_p4;
wire   [0:0] or_ln109_6_fu_24896_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_empty_16_reg_6986;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_16_reg_6986;
reg   [15:0] ap_phi_mux_mux_case_7634_phi_fu_7000_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997;
wire   [0:0] or_ln109_2_fu_24948_p2;
wire   [0:0] and_ln109_1_fu_24925_p2;
wire   [0:0] and_ln109_3_fu_24942_p2;
reg   [15:0] ap_phi_mux_mux_case_6633_phi_fu_7054_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051;
reg   [15:0] ap_phi_mux_mux_case_5632_phi_fu_7108_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105;
reg   [15:0] ap_phi_mux_mux_case_4631_phi_fu_7162_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159;
reg   [15:0] ap_phi_mux_mux_case_3630_phi_fu_7216_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213;
reg   [15:0] ap_phi_mux_mux_case_2629_phi_fu_7270_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267;
wire   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941;
reg   [15:0] ap_phi_mux_mux_case_71690280_phi_fu_7973_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_71690280_reg_7970;
reg   [15:0] ap_phi_mux_mux_case_61689273_phi_fu_8002_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_61689273_reg_7999;
reg   [15:0] ap_phi_mux_mux_case_51688266_phi_fu_8031_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_51688266_reg_8028;
reg   [15:0] ap_phi_mux_mux_case_41687259_phi_fu_8060_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_41687259_reg_8057;
reg   [15:0] ap_phi_mux_mux_case_31686252_phi_fu_8089_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_31686252_reg_8086;
reg   [15:0] ap_phi_mux_mux_case_21685245_phi_fu_8118_p16;
reg   [15:0] ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115;
wire   [15:0] ap_phi_reg_pp0_iter0_mux_case_21685245_reg_8115;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171;
wire   [15:0] add_ln109_1_fu_25062_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489;
reg   [15:0] ap_phi_mux_mux_case_71690279_phi_fu_8518_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515;
reg   [15:0] ap_phi_mux_mux_case_61689272_phi_fu_8543_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540;
reg   [15:0] ap_phi_mux_mux_case_51688265_phi_fu_8568_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565;
reg   [15:0] ap_phi_mux_mux_case_41687258_phi_fu_8593_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590;
reg   [15:0] ap_phi_mux_mux_case_31686251_phi_fu_8618_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615;
reg   [15:0] ap_phi_mux_mux_case_21685244_phi_fu_8643_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640;
reg   [0:0] ap_phi_mux_empty_20_phi_fu_8669_p4;
wire   [0:0] or_ln109_7_fu_25095_p2;
reg   [0:0] ap_phi_reg_pp0_iter1_empty_20_reg_8665;
wire   [0:0] ap_phi_reg_pp0_iter0_empty_20_reg_8665;
reg   [15:0] ap_phi_mux_mux_case_71690_phi_fu_8679_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676;
wire   [0:0] or_ln109_5_fu_25147_p2;
wire   [0:0] and_ln109_5_fu_25124_p2;
wire   [0:0] and_ln109_7_fu_25141_p2;
reg   [15:0] ap_phi_mux_mux_case_61689_phi_fu_8733_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730;
reg   [15:0] ap_phi_mux_mux_case_51688_phi_fu_8787_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784;
reg   [15:0] ap_phi_mux_mux_case_41687_phi_fu_8841_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838;
reg   [15:0] ap_phi_mux_mux_case_31686_phi_fu_8895_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892;
reg   [15:0] ap_phi_mux_mux_case_21685_phi_fu_8949_p32;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946;
wire   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048;
reg   [15:0] ap_phi_mux_mux_case_7898168_phi_fu_10077_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074;
reg   [15:0] ap_phi_mux_mux_case_6897161_phi_fu_10103_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100;
reg   [15:0] ap_phi_mux_mux_case_5896154_phi_fu_10129_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126;
reg   [15:0] ap_phi_mux_mux_case_4895147_phi_fu_10155_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152;
reg   [15:0] ap_phi_mux_mux_case_3894140_phi_fu_10181_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227;
wire   [15:0] add_ln110_fu_25278_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461;
reg   [15:0] ap_phi_mux_mux_case_7898167_phi_fu_10487_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484;
reg   [15:0] ap_phi_mux_mux_case_6897160_phi_fu_10509_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506;
reg   [15:0] ap_phi_mux_mux_case_5896153_phi_fu_10531_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528;
reg   [15:0] ap_phi_mux_mux_case_4895146_phi_fu_10553_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550;
reg   [15:0] ap_phi_mux_mux_case_3894139_phi_fu_10575_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572;
reg   [0:0] ap_phi_mux_empty_17_phi_fu_10597_p4;
wire   [0:0] or_ln110_6_fu_25309_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_17_reg_10594;
wire   [0:0] tmp_66_fu_25216_p3;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604;
wire   [0:0] or_ln110_2_fu_25364_p2;
wire   [0:0] and_ln110_1_fu_25340_p2;
wire   [0:0] and_ln110_3_fu_25358_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651;
reg   [15:0] ap_phi_mux_mux_case_7898_phi_fu_10701_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698;
reg   [15:0] ap_phi_mux_mux_case_6897_phi_fu_10748_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745;
reg   [15:0] ap_phi_mux_mux_case_5896_phi_fu_10795_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792;
reg   [15:0] ap_phi_mux_mux_case_4895_phi_fu_10842_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839;
reg   [15:0] ap_phi_mux_mux_case_3894_phi_fu_10889_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886;
wire   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982;
reg   [15:0] ap_phi_mux_mux_case_72144336_phi_fu_12011_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008;
reg   [15:0] ap_phi_mux_mux_case_62143329_phi_fu_12037_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034;
reg   [15:0] ap_phi_mux_mux_case_52142322_phi_fu_12063_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060;
reg   [15:0] ap_phi_mux_mux_case_42141315_phi_fu_12089_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086;
reg   [15:0] ap_phi_mux_mux_case_32140308_phi_fu_12115_p14;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161;
wire   [15:0] add_ln110_1_fu_25471_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395;
reg   [15:0] ap_phi_mux_mux_case_72144335_phi_fu_12421_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418;
reg   [15:0] ap_phi_mux_mux_case_62143328_phi_fu_12443_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440;
reg   [15:0] ap_phi_mux_mux_case_52142321_phi_fu_12465_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462;
reg   [15:0] ap_phi_mux_mux_case_42141314_phi_fu_12487_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484;
reg   [15:0] ap_phi_mux_mux_case_32140307_phi_fu_12509_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506;
reg   [0:0] ap_phi_mux_empty_21_phi_fu_12531_p4;
wire   [0:0] or_ln110_7_fu_25502_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_21_reg_12528;
wire   [0:0] tmp_86_fu_25409_p3;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538;
wire   [0:0] or_ln110_5_fu_25557_p2;
wire   [0:0] and_ln110_5_fu_25533_p2;
wire   [0:0] and_ln110_7_fu_25551_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585;
reg   [15:0] ap_phi_mux_mux_case_72144_phi_fu_12635_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632;
reg   [15:0] ap_phi_mux_mux_case_62143_phi_fu_12682_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679;
reg   [15:0] ap_phi_mux_mux_case_52142_phi_fu_12729_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726;
reg   [15:0] ap_phi_mux_mux_case_42141_phi_fu_12776_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773;
reg   [15:0] ap_phi_mux_mux_case_32140_phi_fu_12823_p28;
wire   [15:0] ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352;
wire   [0:0] icmp_ln111_fu_25619_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602;
wire   [15:0] add_ln111_fu_25693_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758;
reg   [0:0] ap_phi_mux_empty_18_phi_fu_13780_p4;
wire   [0:0] or_ln111_6_fu_25718_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_18_reg_13777;
wire   [0:0] tmp_71_fu_25625_p3;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787;
wire   [0:0] or_ln111_2_fu_25773_p2;
wire   [0:0] and_ln111_1_fu_25749_p2;
wire   [0:0] and_ln111_3_fu_25767_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536;
wire   [0:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585;
reg   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585;
wire   [15:0] ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633;
reg   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682;
wire   [0:0] icmp_ln111_4_fu_25832_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932;
wire   [15:0] add_ln111_1_fu_25906_p2;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088;
reg   [0:0] ap_phi_mux_empty_22_phi_fu_15110_p4;
wire   [0:0] or_ln111_7_fu_25931_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_empty_22_reg_15107;
wire   [0:0] tmp_91_fu_25838_p3;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117;
wire   [0:0] or_ln111_5_fu_25986_p2;
wire   [0:0] and_ln111_7_fu_25980_p2;
wire   [0:0] and_ln111_5_fu_25962_p2;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404;
reg   [0:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24;
wire   [0:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445;
reg   [15:0] ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24;
wire   [15:0] ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486;
wire    ap_block_pp0_stage0;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage1;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa;
reg   [15:0] ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa;
wire   [7:0] mul_ln98_fu_15531_p1;
wire   [23:0] mul_ln98_fu_15531_p2;
wire   [13:0] delta_fu_15545_p4;
wire   [8:0] trunc_ln98_fu_15567_p1;
wire   [0:0] tmp_54_fu_15577_p3;
wire   [0:0] icmp_ln98_fu_15571_p2;
wire   [0:0] or_ln98_fu_15585_p2;
wire   [0:0] tmp_53_fu_15559_p3;
wire   [0:0] and_ln98_fu_15591_p2;
wire  signed [14:0] sext_ln98_1_fu_15555_p1;
wire   [14:0] zext_ln98_fu_15597_p1;
wire  signed [15:0] sext_ln98_2_fu_15607_p1;
wire   [0:0] xor_ln98_fu_15619_p2;
wire   [0:0] or_ln98_3_fu_15624_p2;
wire   [0:0] xor_ln98_1_fu_15630_p2;
wire   [0:0] xor_ln98_2_fu_15635_p2;
wire   [0:0] or_ln98_1_fu_15641_p2;
wire   [0:0] and_ln98_2_fu_15653_p2;
wire   [0:0] xor_ln98_3_fu_15658_p2;
wire   [0:0] and_ln98_1_fu_15647_p2;
wire   [0:0] and_ln98_3_fu_15664_p2;
wire   [0:0] or_ln98_2_fu_15678_p2;
wire   [15:0] select_ln98_fu_15670_p3;
wire  signed [15:0] delta_2_fu_15684_p3;
wire   [7:0] zext_ln108_2_cast_fu_15704_p513;
wire   [7:0] zext_ln108_2_cast_fu_15704_p515;
wire  signed [15:0] mul_ln108_fu_16740_p0;
wire   [7:0] mul_ln108_fu_16740_p1;
wire   [9:0] zext_ln109_2_cast_fu_16746_p513;
wire   [9:0] zext_ln109_2_cast_fu_16746_p515;
wire   [9:0] mul_ln109_fu_17782_p0;
wire   [7:0] zext_ln108_3_cast_fu_17792_p513;
wire   [7:0] zext_ln108_3_cast_fu_17792_p515;
wire   [7:0] mul_ln108_1_fu_18828_p0;
wire  signed [15:0] mul_ln108_1_fu_18828_p1;
wire   [15:0] tmp_s_fu_18930_p17;
wire   [2:0] tmp_s_fu_18930_p18;
wire   [15:0] tmp_s_fu_18930_p19;
wire  signed [25:0] shl_ln_fu_18970_p3;
wire  signed [26:0] sext_ln108_fu_18978_p1;
wire  signed [26:0] sext_ln108_2_fu_18985_p1;
wire  signed [25:0] sext_ln108_1_fu_18982_p1;
wire   [26:0] sub_ln108_fu_18988_p2;
wire   [8:0] trunc_ln108_fu_19026_p1;
wire   [0:0] tmp_59_fu_19044_p3;
wire   [0:0] icmp_ln108_2_fu_19030_p2;
wire   [0:0] or_ln108_fu_19052_p2;
wire   [0:0] tmp_57_fu_19018_p3;
wire   [0:0] and_ln108_fu_19058_p2;
wire   [15:0] trunc_ln4_fu_19008_p4;
wire   [15:0] zext_ln108_fu_19064_p1;
wire   [9:0] zext_ln110_2_cast_fu_19074_p513;
wire   [9:0] zext_ln110_2_cast_fu_19074_p515;
wire   [9:0] mul_ln110_fu_20109_p0;
wire  signed [15:0] mul_ln110_fu_20109_p1;
wire   [15:0] tmp_49_fu_20210_p17;
wire   [2:0] tmp_49_fu_20210_p18;
wire   [15:0] tmp_49_fu_20210_p19;
wire  signed [25:0] shl_ln108_1_fu_20250_p3;
wire  signed [26:0] sext_ln108_3_fu_20258_p1;
wire  signed [26:0] sext_ln108_5_fu_20265_p1;
wire  signed [25:0] sext_ln108_4_fu_20262_p1;
wire   [26:0] sub_ln108_1_fu_20268_p2;
wire   [8:0] trunc_ln108_2_fu_20306_p1;
wire   [0:0] tmp_79_fu_20324_p3;
wire   [0:0] icmp_ln108_6_fu_20310_p2;
wire   [0:0] or_ln108_3_fu_20332_p2;
wire   [0:0] tmp_77_fu_20298_p3;
wire   [0:0] and_ln108_4_fu_20338_p2;
wire   [15:0] trunc_ln108_1_fu_20288_p4;
wire   [15:0] zext_ln108_1_fu_20344_p1;
wire   [9:0] zext_ln109_3_cast_fu_20354_p513;
wire   [9:0] zext_ln109_3_cast_fu_20354_p515;
wire   [9:0] mul_ln109_1_fu_21389_p0;
wire  signed [15:0] mul_ln109_1_fu_21389_p1;
wire   [9:0] zext_ln110_3_cast_fu_21394_p513;
wire   [9:0] zext_ln110_3_cast_fu_21394_p515;
wire   [9:0] mul_ln110_1_fu_22429_p0;
wire  signed [15:0] mul_ln110_1_fu_22429_p1;
wire    ap_block_pp0_stage3;
wire   [0:0] tmp_60_fu_22434_p3;
wire   [0:0] xor_ln108_fu_22441_p2;
wire   [0:0] xor_ln108_2_fu_22453_p2;
wire   [0:0] xor_ln108_3_fu_22463_p2;
wire   [0:0] or_ln108_1_fu_22469_p2;
wire   [0:0] xor_ln108_1_fu_22458_p2;
wire   [0:0] and_ln108_2_fu_22481_p2;
wire   [0:0] xor_ln108_4_fu_22486_p2;
wire   [15:0] tmp_46_fu_22504_p15;
wire   [15:0] tmp_46_fu_22504_p17;
wire  signed [25:0] shl_ln1_fu_22539_p3;
wire  signed [26:0] sext_ln109_fu_22547_p1;
wire  signed [26:0] sext_ln109_1_fu_22551_p1;
wire   [8:0] trunc_ln109_fu_22573_p1;
wire   [7:0] zext_ln111_2_cast_fu_22583_p513;
wire   [7:0] zext_ln111_2_cast_fu_22583_p515;
wire   [7:0] mul_ln111_fu_23618_p0;
wire  signed [15:0] mul_ln111_fu_23618_p1;
wire   [0:0] tmp_80_fu_23623_p3;
wire   [0:0] xor_ln108_5_fu_23630_p2;
wire   [0:0] xor_ln108_6_fu_23642_p2;
wire   [0:0] xor_ln108_8_fu_23652_p2;
wire   [0:0] or_ln108_4_fu_23658_p2;
wire   [0:0] xor_ln108_7_fu_23647_p2;
wire   [0:0] and_ln108_6_fu_23670_p2;
wire   [0:0] xor_ln108_9_fu_23675_p2;
wire   [15:0] tmp_50_fu_23693_p15;
wire   [15:0] tmp_50_fu_23693_p17;
wire  signed [25:0] shl_ln109_1_fu_23728_p3;
wire  signed [26:0] sext_ln109_2_fu_23736_p1;
wire  signed [26:0] sext_ln109_3_fu_23740_p1;
wire   [8:0] trunc_ln109_2_fu_23762_p1;
wire   [7:0] zext_ln111_3_cast_fu_23772_p513;
wire   [7:0] zext_ln111_3_cast_fu_23772_p515;
wire   [7:0] mul_ln111_1_fu_24807_p0;
wire  signed [15:0] mul_ln111_1_fu_24807_p1;
wire   [0:0] tmp_64_fu_24841_p3;
wire   [0:0] or_ln109_fu_24848_p2;
wire   [0:0] tmp_62_fu_24827_p3;
wire   [0:0] and_ln109_fu_24853_p2;
wire   [15:0] trunc_ln5_fu_24818_p4;
wire   [15:0] zext_ln109_fu_24859_p1;
wire   [0:0] tmp_63_fu_24834_p3;
wire   [0:0] tmp_65_fu_24882_p3;
wire   [0:0] xor_ln109_fu_24890_p2;
wire   [0:0] xor_ln109_2_fu_24903_p2;
wire   [0:0] xor_ln109_3_fu_24913_p2;
wire   [0:0] or_ln109_1_fu_24919_p2;
wire   [0:0] xor_ln109_1_fu_24908_p2;
wire   [0:0] and_ln109_2_fu_24931_p2;
wire   [0:0] xor_ln109_4_fu_24936_p2;
wire   [15:0] tmp_47_fu_24954_p13;
wire   [15:0] tmp_47_fu_24954_p15;
wire  signed [25:0] shl_ln2_fu_24985_p3;
wire  signed [26:0] sext_ln110_fu_24993_p1;
wire  signed [26:0] sext_ln110_1_fu_24997_p1;
wire   [0:0] tmp_84_fu_25040_p3;
wire   [0:0] or_ln109_3_fu_25047_p2;
wire   [0:0] tmp_82_fu_25026_p3;
wire   [0:0] and_ln109_4_fu_25052_p2;
wire   [15:0] trunc_ln109_1_fu_25017_p4;
wire   [15:0] zext_ln109_1_fu_25058_p1;
wire   [0:0] tmp_83_fu_25033_p3;
wire   [0:0] tmp_85_fu_25081_p3;
wire   [0:0] xor_ln109_5_fu_25089_p2;
wire   [0:0] xor_ln109_6_fu_25102_p2;
wire   [0:0] xor_ln109_8_fu_25112_p2;
wire   [0:0] or_ln109_4_fu_25118_p2;
wire   [0:0] xor_ln109_7_fu_25107_p2;
wire   [0:0] and_ln109_6_fu_25130_p2;
wire   [0:0] xor_ln109_9_fu_25135_p2;
wire   [15:0] tmp_51_fu_25153_p13;
wire   [15:0] tmp_51_fu_25153_p15;
wire  signed [25:0] shl_ln110_1_fu_25184_p3;
wire  signed [26:0] sext_ln110_2_fu_25192_p1;
wire  signed [26:0] sext_ln110_3_fu_25196_p1;
wire   [8:0] trunc_ln110_fu_25239_p1;
wire   [0:0] tmp_69_fu_25255_p3;
wire   [0:0] icmp_ln110_2_fu_25242_p2;
wire   [0:0] or_ln110_fu_25262_p2;
wire   [0:0] tmp_67_fu_25232_p3;
wire   [0:0] and_ln110_fu_25268_p2;
wire   [15:0] trunc_ln6_fu_25223_p4;
wire   [15:0] zext_ln110_fu_25274_p1;
wire   [0:0] tmp_68_fu_25248_p3;
wire   [0:0] tmp_70_fu_25295_p3;
wire   [0:0] xor_ln110_fu_25303_p2;
wire   [0:0] xor_ln110_2_fu_25316_p2;
wire   [0:0] xor_ln110_3_fu_25328_p2;
wire   [0:0] or_ln110_1_fu_25334_p2;
wire   [0:0] xor_ln110_1_fu_25322_p2;
wire   [0:0] and_ln110_2_fu_25346_p2;
wire   [0:0] xor_ln110_4_fu_25352_p2;
wire   [15:0] tmp_48_fu_25370_p11;
wire   [8:0] trunc_ln110_2_fu_25432_p1;
wire   [0:0] tmp_89_fu_25448_p3;
wire   [0:0] icmp_ln110_5_fu_25435_p2;
wire   [0:0] or_ln110_3_fu_25455_p2;
wire   [0:0] tmp_87_fu_25425_p3;
wire   [0:0] and_ln110_4_fu_25461_p2;
wire   [15:0] trunc_ln110_1_fu_25416_p4;
wire   [15:0] zext_ln110_1_fu_25467_p1;
wire   [0:0] tmp_88_fu_25441_p3;
wire   [0:0] tmp_90_fu_25488_p3;
wire   [0:0] xor_ln110_5_fu_25496_p2;
wire   [0:0] xor_ln110_6_fu_25509_p2;
wire   [0:0] xor_ln110_8_fu_25521_p2;
wire   [0:0] or_ln110_4_fu_25527_p2;
wire   [0:0] xor_ln110_7_fu_25515_p2;
wire   [0:0] and_ln110_6_fu_25539_p2;
wire   [0:0] xor_ln110_9_fu_25545_p2;
wire   [15:0] tmp_52_fu_25563_p11;
wire  signed [25:0] shl_ln3_fu_25596_p3;
wire  signed [26:0] sext_ln111_fu_25603_p1;
wire  signed [26:0] sext_ln111_2_fu_25610_p1;
wire  signed [25:0] sext_ln111_1_fu_25607_p1;
wire   [26:0] sub_ln111_fu_25613_p2;
wire   [8:0] trunc_ln111_fu_25651_p1;
wire   [0:0] tmp_74_fu_25669_p3;
wire   [0:0] icmp_ln111_2_fu_25655_p2;
wire   [0:0] or_ln111_fu_25677_p2;
wire   [0:0] tmp_72_fu_25643_p3;
wire   [0:0] and_ln111_fu_25683_p2;
wire   [15:0] trunc_ln7_fu_25633_p4;
wire   [15:0] zext_ln111_fu_25689_p1;
wire   [0:0] tmp_73_fu_25661_p3;
wire   [0:0] tmp_75_fu_25704_p3;
wire   [0:0] xor_ln111_fu_25712_p2;
wire   [0:0] xor_ln111_2_fu_25725_p2;
wire   [0:0] xor_ln111_3_fu_25737_p2;
wire   [0:0] or_ln111_1_fu_25743_p2;
wire   [0:0] xor_ln111_1_fu_25731_p2;
wire   [0:0] and_ln111_2_fu_25755_p2;
wire   [0:0] xor_ln111_4_fu_25761_p2;
wire  signed [25:0] shl_ln111_1_fu_25809_p3;
wire  signed [26:0] sext_ln111_3_fu_25816_p1;
wire  signed [26:0] sext_ln111_5_fu_25823_p1;
wire  signed [25:0] sext_ln111_4_fu_25820_p1;
wire   [26:0] sub_ln111_1_fu_25826_p2;
wire   [8:0] trunc_ln111_2_fu_25864_p1;
wire   [0:0] tmp_94_fu_25882_p3;
wire   [0:0] icmp_ln111_5_fu_25868_p2;
wire   [0:0] or_ln111_3_fu_25890_p2;
wire   [0:0] tmp_92_fu_25856_p3;
wire   [0:0] and_ln111_4_fu_25896_p2;
wire   [15:0] trunc_ln111_1_fu_25846_p4;
wire   [15:0] zext_ln111_1_fu_25902_p1;
wire   [0:0] tmp_93_fu_25874_p3;
wire   [0:0] tmp_95_fu_25917_p3;
wire   [0:0] xor_ln111_5_fu_25925_p2;
wire   [0:0] xor_ln111_6_fu_25938_p2;
wire   [0:0] xor_ln111_8_fu_25950_p2;
wire   [0:0] or_ln111_4_fu_25956_p2;
wire   [0:0] xor_ln111_7_fu_25944_p2;
wire   [0:0] and_ln111_6_fu_25968_p2;
wire   [0:0] xor_ln111_9_fu_25974_p2;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [23:0] mul_ln108_1_fu_18828_p00;
wire   [23:0] mul_ln108_fu_16740_p10;
wire   [25:0] mul_ln109_1_fu_21389_p00;
wire   [25:0] mul_ln109_fu_17782_p00;
wire   [25:0] mul_ln110_1_fu_22429_p00;
wire   [25:0] mul_ln110_fu_20109_p00;
wire   [23:0] mul_ln111_1_fu_24807_p00;
wire   [23:0] mul_ln111_fu_23618_p00;
reg    ap_condition_1337;
wire   [7:0] zext_ln108_2_cast_fu_15704_p1;
wire   [7:0] zext_ln108_2_cast_fu_15704_p3;
wire   [7:0] zext_ln108_2_cast_fu_15704_p5;
wire   [7:0] zext_ln108_2_cast_fu_15704_p7;
wire   [7:0] zext_ln108_2_cast_fu_15704_p9;
wire   [7:0] zext_ln108_2_cast_fu_15704_p11;
wire   [7:0] zext_ln108_2_cast_fu_15704_p13;
wire   [7:0] zext_ln108_2_cast_fu_15704_p15;
wire   [7:0] zext_ln108_2_cast_fu_15704_p17;
wire   [7:0] zext_ln108_2_cast_fu_15704_p19;
wire   [7:0] zext_ln108_2_cast_fu_15704_p21;
wire   [7:0] zext_ln108_2_cast_fu_15704_p23;
wire   [7:0] zext_ln108_2_cast_fu_15704_p25;
wire   [7:0] zext_ln108_2_cast_fu_15704_p27;
wire   [7:0] zext_ln108_2_cast_fu_15704_p29;
wire   [7:0] zext_ln108_2_cast_fu_15704_p31;
wire   [7:0] zext_ln108_2_cast_fu_15704_p33;
wire   [7:0] zext_ln108_2_cast_fu_15704_p35;
wire   [7:0] zext_ln108_2_cast_fu_15704_p37;
wire   [7:0] zext_ln108_2_cast_fu_15704_p39;
wire   [7:0] zext_ln108_2_cast_fu_15704_p41;
wire   [7:0] zext_ln108_2_cast_fu_15704_p43;
wire   [7:0] zext_ln108_2_cast_fu_15704_p45;
wire   [7:0] zext_ln108_2_cast_fu_15704_p47;
wire   [7:0] zext_ln108_2_cast_fu_15704_p49;
wire   [7:0] zext_ln108_2_cast_fu_15704_p51;
wire   [7:0] zext_ln108_2_cast_fu_15704_p53;
wire   [7:0] zext_ln108_2_cast_fu_15704_p55;
wire   [7:0] zext_ln108_2_cast_fu_15704_p57;
wire   [7:0] zext_ln108_2_cast_fu_15704_p59;
wire   [7:0] zext_ln108_2_cast_fu_15704_p61;
wire   [7:0] zext_ln108_2_cast_fu_15704_p63;
wire   [7:0] zext_ln108_2_cast_fu_15704_p65;
wire   [7:0] zext_ln108_2_cast_fu_15704_p67;
wire   [7:0] zext_ln108_2_cast_fu_15704_p69;
wire   [7:0] zext_ln108_2_cast_fu_15704_p71;
wire   [7:0] zext_ln108_2_cast_fu_15704_p73;
wire   [7:0] zext_ln108_2_cast_fu_15704_p75;
wire   [7:0] zext_ln108_2_cast_fu_15704_p77;
wire   [7:0] zext_ln108_2_cast_fu_15704_p79;
wire   [7:0] zext_ln108_2_cast_fu_15704_p81;
wire   [7:0] zext_ln108_2_cast_fu_15704_p83;
wire   [7:0] zext_ln108_2_cast_fu_15704_p85;
wire   [7:0] zext_ln108_2_cast_fu_15704_p87;
wire   [7:0] zext_ln108_2_cast_fu_15704_p89;
wire   [7:0] zext_ln108_2_cast_fu_15704_p91;
wire   [7:0] zext_ln108_2_cast_fu_15704_p93;
wire   [7:0] zext_ln108_2_cast_fu_15704_p95;
wire   [7:0] zext_ln108_2_cast_fu_15704_p97;
wire   [7:0] zext_ln108_2_cast_fu_15704_p99;
wire   [7:0] zext_ln108_2_cast_fu_15704_p101;
wire   [7:0] zext_ln108_2_cast_fu_15704_p103;
wire   [7:0] zext_ln108_2_cast_fu_15704_p105;
wire   [7:0] zext_ln108_2_cast_fu_15704_p107;
wire   [7:0] zext_ln108_2_cast_fu_15704_p109;
wire   [7:0] zext_ln108_2_cast_fu_15704_p111;
wire   [7:0] zext_ln108_2_cast_fu_15704_p113;
wire   [7:0] zext_ln108_2_cast_fu_15704_p115;
wire   [7:0] zext_ln108_2_cast_fu_15704_p117;
wire   [7:0] zext_ln108_2_cast_fu_15704_p119;
wire   [7:0] zext_ln108_2_cast_fu_15704_p121;
wire   [7:0] zext_ln108_2_cast_fu_15704_p123;
wire   [7:0] zext_ln108_2_cast_fu_15704_p125;
wire   [7:0] zext_ln108_2_cast_fu_15704_p127;
wire   [7:0] zext_ln108_2_cast_fu_15704_p129;
wire   [7:0] zext_ln108_2_cast_fu_15704_p131;
wire   [7:0] zext_ln108_2_cast_fu_15704_p133;
wire   [7:0] zext_ln108_2_cast_fu_15704_p135;
wire   [7:0] zext_ln108_2_cast_fu_15704_p137;
wire   [7:0] zext_ln108_2_cast_fu_15704_p139;
wire   [7:0] zext_ln108_2_cast_fu_15704_p141;
wire   [7:0] zext_ln108_2_cast_fu_15704_p143;
wire   [7:0] zext_ln108_2_cast_fu_15704_p145;
wire   [7:0] zext_ln108_2_cast_fu_15704_p147;
wire   [7:0] zext_ln108_2_cast_fu_15704_p149;
wire   [7:0] zext_ln108_2_cast_fu_15704_p151;
wire   [7:0] zext_ln108_2_cast_fu_15704_p153;
wire   [7:0] zext_ln108_2_cast_fu_15704_p155;
wire   [7:0] zext_ln108_2_cast_fu_15704_p157;
wire   [7:0] zext_ln108_2_cast_fu_15704_p159;
wire   [7:0] zext_ln108_2_cast_fu_15704_p161;
wire   [7:0] zext_ln108_2_cast_fu_15704_p163;
wire   [7:0] zext_ln108_2_cast_fu_15704_p165;
wire   [7:0] zext_ln108_2_cast_fu_15704_p167;
wire   [7:0] zext_ln108_2_cast_fu_15704_p169;
wire   [7:0] zext_ln108_2_cast_fu_15704_p171;
wire   [7:0] zext_ln108_2_cast_fu_15704_p173;
wire   [7:0] zext_ln108_2_cast_fu_15704_p175;
wire   [7:0] zext_ln108_2_cast_fu_15704_p177;
wire   [7:0] zext_ln108_2_cast_fu_15704_p179;
wire   [7:0] zext_ln108_2_cast_fu_15704_p181;
wire   [7:0] zext_ln108_2_cast_fu_15704_p183;
wire   [7:0] zext_ln108_2_cast_fu_15704_p185;
wire   [7:0] zext_ln108_2_cast_fu_15704_p187;
wire   [7:0] zext_ln108_2_cast_fu_15704_p189;
wire   [7:0] zext_ln108_2_cast_fu_15704_p191;
wire   [7:0] zext_ln108_2_cast_fu_15704_p193;
wire   [7:0] zext_ln108_2_cast_fu_15704_p195;
wire   [7:0] zext_ln108_2_cast_fu_15704_p197;
wire   [7:0] zext_ln108_2_cast_fu_15704_p199;
wire   [7:0] zext_ln108_2_cast_fu_15704_p201;
wire   [7:0] zext_ln108_2_cast_fu_15704_p203;
wire   [7:0] zext_ln108_2_cast_fu_15704_p205;
wire   [7:0] zext_ln108_2_cast_fu_15704_p207;
wire   [7:0] zext_ln108_2_cast_fu_15704_p209;
wire   [7:0] zext_ln108_2_cast_fu_15704_p211;
wire   [7:0] zext_ln108_2_cast_fu_15704_p213;
wire   [7:0] zext_ln108_2_cast_fu_15704_p215;
wire   [7:0] zext_ln108_2_cast_fu_15704_p217;
wire   [7:0] zext_ln108_2_cast_fu_15704_p219;
wire   [7:0] zext_ln108_2_cast_fu_15704_p221;
wire   [7:0] zext_ln108_2_cast_fu_15704_p223;
wire   [7:0] zext_ln108_2_cast_fu_15704_p225;
wire   [7:0] zext_ln108_2_cast_fu_15704_p227;
wire   [7:0] zext_ln108_2_cast_fu_15704_p229;
wire   [7:0] zext_ln108_2_cast_fu_15704_p231;
wire   [7:0] zext_ln108_2_cast_fu_15704_p233;
wire   [7:0] zext_ln108_2_cast_fu_15704_p235;
wire   [7:0] zext_ln108_2_cast_fu_15704_p237;
wire   [7:0] zext_ln108_2_cast_fu_15704_p239;
wire   [7:0] zext_ln108_2_cast_fu_15704_p241;
wire   [7:0] zext_ln108_2_cast_fu_15704_p243;
wire   [7:0] zext_ln108_2_cast_fu_15704_p245;
wire   [7:0] zext_ln108_2_cast_fu_15704_p247;
wire   [7:0] zext_ln108_2_cast_fu_15704_p249;
wire   [7:0] zext_ln108_2_cast_fu_15704_p251;
wire   [7:0] zext_ln108_2_cast_fu_15704_p253;
wire   [7:0] zext_ln108_2_cast_fu_15704_p255;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p257;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p259;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p261;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p263;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p265;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p267;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p269;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p271;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p273;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p275;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p277;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p279;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p281;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p283;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p285;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p287;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p289;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p291;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p293;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p295;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p297;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p299;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p301;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p303;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p305;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p307;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p309;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p311;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p313;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p315;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p317;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p319;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p321;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p323;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p325;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p327;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p329;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p331;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p333;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p335;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p337;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p339;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p341;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p343;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p345;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p347;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p349;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p351;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p353;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p355;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p357;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p359;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p361;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p363;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p365;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p367;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p369;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p371;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p373;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p375;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p377;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p379;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p381;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p383;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p385;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p387;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p389;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p391;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p393;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p395;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p397;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p399;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p401;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p403;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p405;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p407;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p409;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p411;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p413;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p415;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p417;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p419;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p421;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p423;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p425;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p427;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p429;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p431;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p433;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p435;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p437;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p439;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p441;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p443;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p445;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p447;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p449;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p451;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p453;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p455;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p457;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p459;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p461;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p463;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p465;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p467;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p469;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p471;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p473;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p475;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p477;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p479;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p481;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p483;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p485;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p487;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p489;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p491;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p493;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p495;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p497;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p499;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p501;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p503;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p505;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p507;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p509;
wire  signed [7:0] zext_ln108_2_cast_fu_15704_p511;
wire   [7:0] zext_ln109_2_cast_fu_16746_p1;
wire   [7:0] zext_ln109_2_cast_fu_16746_p3;
wire   [7:0] zext_ln109_2_cast_fu_16746_p5;
wire   [7:0] zext_ln109_2_cast_fu_16746_p7;
wire   [7:0] zext_ln109_2_cast_fu_16746_p9;
wire   [7:0] zext_ln109_2_cast_fu_16746_p11;
wire   [7:0] zext_ln109_2_cast_fu_16746_p13;
wire   [7:0] zext_ln109_2_cast_fu_16746_p15;
wire   [7:0] zext_ln109_2_cast_fu_16746_p17;
wire   [7:0] zext_ln109_2_cast_fu_16746_p19;
wire   [7:0] zext_ln109_2_cast_fu_16746_p21;
wire   [7:0] zext_ln109_2_cast_fu_16746_p23;
wire   [7:0] zext_ln109_2_cast_fu_16746_p25;
wire   [7:0] zext_ln109_2_cast_fu_16746_p27;
wire   [7:0] zext_ln109_2_cast_fu_16746_p29;
wire   [7:0] zext_ln109_2_cast_fu_16746_p31;
wire   [7:0] zext_ln109_2_cast_fu_16746_p33;
wire   [7:0] zext_ln109_2_cast_fu_16746_p35;
wire   [7:0] zext_ln109_2_cast_fu_16746_p37;
wire   [7:0] zext_ln109_2_cast_fu_16746_p39;
wire   [7:0] zext_ln109_2_cast_fu_16746_p41;
wire   [7:0] zext_ln109_2_cast_fu_16746_p43;
wire   [7:0] zext_ln109_2_cast_fu_16746_p45;
wire   [7:0] zext_ln109_2_cast_fu_16746_p47;
wire   [7:0] zext_ln109_2_cast_fu_16746_p49;
wire   [7:0] zext_ln109_2_cast_fu_16746_p51;
wire   [7:0] zext_ln109_2_cast_fu_16746_p53;
wire   [7:0] zext_ln109_2_cast_fu_16746_p55;
wire   [7:0] zext_ln109_2_cast_fu_16746_p57;
wire   [7:0] zext_ln109_2_cast_fu_16746_p59;
wire   [7:0] zext_ln109_2_cast_fu_16746_p61;
wire   [7:0] zext_ln109_2_cast_fu_16746_p63;
wire   [7:0] zext_ln109_2_cast_fu_16746_p65;
wire   [7:0] zext_ln109_2_cast_fu_16746_p67;
wire   [7:0] zext_ln109_2_cast_fu_16746_p69;
wire   [7:0] zext_ln109_2_cast_fu_16746_p71;
wire   [7:0] zext_ln109_2_cast_fu_16746_p73;
wire   [7:0] zext_ln109_2_cast_fu_16746_p75;
wire   [7:0] zext_ln109_2_cast_fu_16746_p77;
wire   [7:0] zext_ln109_2_cast_fu_16746_p79;
wire   [7:0] zext_ln109_2_cast_fu_16746_p81;
wire   [7:0] zext_ln109_2_cast_fu_16746_p83;
wire   [7:0] zext_ln109_2_cast_fu_16746_p85;
wire   [7:0] zext_ln109_2_cast_fu_16746_p87;
wire   [7:0] zext_ln109_2_cast_fu_16746_p89;
wire   [7:0] zext_ln109_2_cast_fu_16746_p91;
wire   [7:0] zext_ln109_2_cast_fu_16746_p93;
wire   [7:0] zext_ln109_2_cast_fu_16746_p95;
wire   [7:0] zext_ln109_2_cast_fu_16746_p97;
wire   [7:0] zext_ln109_2_cast_fu_16746_p99;
wire   [7:0] zext_ln109_2_cast_fu_16746_p101;
wire   [7:0] zext_ln109_2_cast_fu_16746_p103;
wire   [7:0] zext_ln109_2_cast_fu_16746_p105;
wire   [7:0] zext_ln109_2_cast_fu_16746_p107;
wire   [7:0] zext_ln109_2_cast_fu_16746_p109;
wire   [7:0] zext_ln109_2_cast_fu_16746_p111;
wire   [7:0] zext_ln109_2_cast_fu_16746_p113;
wire   [7:0] zext_ln109_2_cast_fu_16746_p115;
wire   [7:0] zext_ln109_2_cast_fu_16746_p117;
wire   [7:0] zext_ln109_2_cast_fu_16746_p119;
wire   [7:0] zext_ln109_2_cast_fu_16746_p121;
wire   [7:0] zext_ln109_2_cast_fu_16746_p123;
wire   [7:0] zext_ln109_2_cast_fu_16746_p125;
wire   [7:0] zext_ln109_2_cast_fu_16746_p127;
wire   [7:0] zext_ln109_2_cast_fu_16746_p129;
wire   [7:0] zext_ln109_2_cast_fu_16746_p131;
wire   [7:0] zext_ln109_2_cast_fu_16746_p133;
wire   [7:0] zext_ln109_2_cast_fu_16746_p135;
wire   [7:0] zext_ln109_2_cast_fu_16746_p137;
wire   [7:0] zext_ln109_2_cast_fu_16746_p139;
wire   [7:0] zext_ln109_2_cast_fu_16746_p141;
wire   [7:0] zext_ln109_2_cast_fu_16746_p143;
wire   [7:0] zext_ln109_2_cast_fu_16746_p145;
wire   [7:0] zext_ln109_2_cast_fu_16746_p147;
wire   [7:0] zext_ln109_2_cast_fu_16746_p149;
wire   [7:0] zext_ln109_2_cast_fu_16746_p151;
wire   [7:0] zext_ln109_2_cast_fu_16746_p153;
wire   [7:0] zext_ln109_2_cast_fu_16746_p155;
wire   [7:0] zext_ln109_2_cast_fu_16746_p157;
wire   [7:0] zext_ln109_2_cast_fu_16746_p159;
wire   [7:0] zext_ln109_2_cast_fu_16746_p161;
wire   [7:0] zext_ln109_2_cast_fu_16746_p163;
wire   [7:0] zext_ln109_2_cast_fu_16746_p165;
wire   [7:0] zext_ln109_2_cast_fu_16746_p167;
wire   [7:0] zext_ln109_2_cast_fu_16746_p169;
wire   [7:0] zext_ln109_2_cast_fu_16746_p171;
wire   [7:0] zext_ln109_2_cast_fu_16746_p173;
wire   [7:0] zext_ln109_2_cast_fu_16746_p175;
wire   [7:0] zext_ln109_2_cast_fu_16746_p177;
wire   [7:0] zext_ln109_2_cast_fu_16746_p179;
wire   [7:0] zext_ln109_2_cast_fu_16746_p181;
wire   [7:0] zext_ln109_2_cast_fu_16746_p183;
wire   [7:0] zext_ln109_2_cast_fu_16746_p185;
wire   [7:0] zext_ln109_2_cast_fu_16746_p187;
wire   [7:0] zext_ln109_2_cast_fu_16746_p189;
wire   [7:0] zext_ln109_2_cast_fu_16746_p191;
wire   [7:0] zext_ln109_2_cast_fu_16746_p193;
wire   [7:0] zext_ln109_2_cast_fu_16746_p195;
wire   [7:0] zext_ln109_2_cast_fu_16746_p197;
wire   [7:0] zext_ln109_2_cast_fu_16746_p199;
wire   [7:0] zext_ln109_2_cast_fu_16746_p201;
wire   [7:0] zext_ln109_2_cast_fu_16746_p203;
wire   [7:0] zext_ln109_2_cast_fu_16746_p205;
wire   [7:0] zext_ln109_2_cast_fu_16746_p207;
wire   [7:0] zext_ln109_2_cast_fu_16746_p209;
wire   [7:0] zext_ln109_2_cast_fu_16746_p211;
wire   [7:0] zext_ln109_2_cast_fu_16746_p213;
wire   [7:0] zext_ln109_2_cast_fu_16746_p215;
wire   [7:0] zext_ln109_2_cast_fu_16746_p217;
wire   [7:0] zext_ln109_2_cast_fu_16746_p219;
wire   [7:0] zext_ln109_2_cast_fu_16746_p221;
wire   [7:0] zext_ln109_2_cast_fu_16746_p223;
wire   [7:0] zext_ln109_2_cast_fu_16746_p225;
wire   [7:0] zext_ln109_2_cast_fu_16746_p227;
wire   [7:0] zext_ln109_2_cast_fu_16746_p229;
wire   [7:0] zext_ln109_2_cast_fu_16746_p231;
wire   [7:0] zext_ln109_2_cast_fu_16746_p233;
wire   [7:0] zext_ln109_2_cast_fu_16746_p235;
wire   [7:0] zext_ln109_2_cast_fu_16746_p237;
wire   [7:0] zext_ln109_2_cast_fu_16746_p239;
wire   [7:0] zext_ln109_2_cast_fu_16746_p241;
wire   [7:0] zext_ln109_2_cast_fu_16746_p243;
wire   [7:0] zext_ln109_2_cast_fu_16746_p245;
wire   [7:0] zext_ln109_2_cast_fu_16746_p247;
wire   [7:0] zext_ln109_2_cast_fu_16746_p249;
wire   [7:0] zext_ln109_2_cast_fu_16746_p251;
wire   [7:0] zext_ln109_2_cast_fu_16746_p253;
wire   [7:0] zext_ln109_2_cast_fu_16746_p255;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p257;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p259;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p261;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p263;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p265;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p267;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p269;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p271;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p273;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p275;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p277;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p279;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p281;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p283;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p285;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p287;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p289;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p291;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p293;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p295;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p297;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p299;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p301;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p303;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p305;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p307;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p309;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p311;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p313;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p315;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p317;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p319;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p321;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p323;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p325;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p327;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p329;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p331;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p333;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p335;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p337;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p339;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p341;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p343;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p345;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p347;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p349;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p351;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p353;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p355;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p357;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p359;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p361;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p363;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p365;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p367;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p369;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p371;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p373;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p375;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p377;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p379;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p381;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p383;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p385;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p387;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p389;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p391;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p393;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p395;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p397;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p399;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p401;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p403;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p405;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p407;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p409;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p411;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p413;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p415;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p417;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p419;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p421;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p423;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p425;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p427;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p429;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p431;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p433;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p435;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p437;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p439;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p441;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p443;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p445;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p447;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p449;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p451;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p453;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p455;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p457;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p459;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p461;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p463;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p465;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p467;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p469;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p471;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p473;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p475;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p477;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p479;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p481;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p483;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p485;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p487;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p489;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p491;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p493;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p495;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p497;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p499;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p501;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p503;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p505;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p507;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p509;
wire  signed [7:0] zext_ln109_2_cast_fu_16746_p511;
wire   [7:0] zext_ln108_3_cast_fu_17792_p1;
wire   [7:0] zext_ln108_3_cast_fu_17792_p3;
wire   [7:0] zext_ln108_3_cast_fu_17792_p5;
wire   [7:0] zext_ln108_3_cast_fu_17792_p7;
wire   [7:0] zext_ln108_3_cast_fu_17792_p9;
wire   [7:0] zext_ln108_3_cast_fu_17792_p11;
wire   [7:0] zext_ln108_3_cast_fu_17792_p13;
wire   [7:0] zext_ln108_3_cast_fu_17792_p15;
wire   [7:0] zext_ln108_3_cast_fu_17792_p17;
wire   [7:0] zext_ln108_3_cast_fu_17792_p19;
wire   [7:0] zext_ln108_3_cast_fu_17792_p21;
wire   [7:0] zext_ln108_3_cast_fu_17792_p23;
wire   [7:0] zext_ln108_3_cast_fu_17792_p25;
wire   [7:0] zext_ln108_3_cast_fu_17792_p27;
wire   [7:0] zext_ln108_3_cast_fu_17792_p29;
wire   [7:0] zext_ln108_3_cast_fu_17792_p31;
wire   [7:0] zext_ln108_3_cast_fu_17792_p33;
wire   [7:0] zext_ln108_3_cast_fu_17792_p35;
wire   [7:0] zext_ln108_3_cast_fu_17792_p37;
wire   [7:0] zext_ln108_3_cast_fu_17792_p39;
wire   [7:0] zext_ln108_3_cast_fu_17792_p41;
wire   [7:0] zext_ln108_3_cast_fu_17792_p43;
wire   [7:0] zext_ln108_3_cast_fu_17792_p45;
wire   [7:0] zext_ln108_3_cast_fu_17792_p47;
wire   [7:0] zext_ln108_3_cast_fu_17792_p49;
wire   [7:0] zext_ln108_3_cast_fu_17792_p51;
wire   [7:0] zext_ln108_3_cast_fu_17792_p53;
wire   [7:0] zext_ln108_3_cast_fu_17792_p55;
wire   [7:0] zext_ln108_3_cast_fu_17792_p57;
wire   [7:0] zext_ln108_3_cast_fu_17792_p59;
wire   [7:0] zext_ln108_3_cast_fu_17792_p61;
wire   [7:0] zext_ln108_3_cast_fu_17792_p63;
wire   [7:0] zext_ln108_3_cast_fu_17792_p65;
wire   [7:0] zext_ln108_3_cast_fu_17792_p67;
wire   [7:0] zext_ln108_3_cast_fu_17792_p69;
wire   [7:0] zext_ln108_3_cast_fu_17792_p71;
wire   [7:0] zext_ln108_3_cast_fu_17792_p73;
wire   [7:0] zext_ln108_3_cast_fu_17792_p75;
wire   [7:0] zext_ln108_3_cast_fu_17792_p77;
wire   [7:0] zext_ln108_3_cast_fu_17792_p79;
wire   [7:0] zext_ln108_3_cast_fu_17792_p81;
wire   [7:0] zext_ln108_3_cast_fu_17792_p83;
wire   [7:0] zext_ln108_3_cast_fu_17792_p85;
wire   [7:0] zext_ln108_3_cast_fu_17792_p87;
wire   [7:0] zext_ln108_3_cast_fu_17792_p89;
wire   [7:0] zext_ln108_3_cast_fu_17792_p91;
wire   [7:0] zext_ln108_3_cast_fu_17792_p93;
wire   [7:0] zext_ln108_3_cast_fu_17792_p95;
wire   [7:0] zext_ln108_3_cast_fu_17792_p97;
wire   [7:0] zext_ln108_3_cast_fu_17792_p99;
wire   [7:0] zext_ln108_3_cast_fu_17792_p101;
wire   [7:0] zext_ln108_3_cast_fu_17792_p103;
wire   [7:0] zext_ln108_3_cast_fu_17792_p105;
wire   [7:0] zext_ln108_3_cast_fu_17792_p107;
wire   [7:0] zext_ln108_3_cast_fu_17792_p109;
wire   [7:0] zext_ln108_3_cast_fu_17792_p111;
wire   [7:0] zext_ln108_3_cast_fu_17792_p113;
wire   [7:0] zext_ln108_3_cast_fu_17792_p115;
wire   [7:0] zext_ln108_3_cast_fu_17792_p117;
wire   [7:0] zext_ln108_3_cast_fu_17792_p119;
wire   [7:0] zext_ln108_3_cast_fu_17792_p121;
wire   [7:0] zext_ln108_3_cast_fu_17792_p123;
wire   [7:0] zext_ln108_3_cast_fu_17792_p125;
wire   [7:0] zext_ln108_3_cast_fu_17792_p127;
wire   [7:0] zext_ln108_3_cast_fu_17792_p129;
wire   [7:0] zext_ln108_3_cast_fu_17792_p131;
wire   [7:0] zext_ln108_3_cast_fu_17792_p133;
wire   [7:0] zext_ln108_3_cast_fu_17792_p135;
wire   [7:0] zext_ln108_3_cast_fu_17792_p137;
wire   [7:0] zext_ln108_3_cast_fu_17792_p139;
wire   [7:0] zext_ln108_3_cast_fu_17792_p141;
wire   [7:0] zext_ln108_3_cast_fu_17792_p143;
wire   [7:0] zext_ln108_3_cast_fu_17792_p145;
wire   [7:0] zext_ln108_3_cast_fu_17792_p147;
wire   [7:0] zext_ln108_3_cast_fu_17792_p149;
wire   [7:0] zext_ln108_3_cast_fu_17792_p151;
wire   [7:0] zext_ln108_3_cast_fu_17792_p153;
wire   [7:0] zext_ln108_3_cast_fu_17792_p155;
wire   [7:0] zext_ln108_3_cast_fu_17792_p157;
wire   [7:0] zext_ln108_3_cast_fu_17792_p159;
wire   [7:0] zext_ln108_3_cast_fu_17792_p161;
wire   [7:0] zext_ln108_3_cast_fu_17792_p163;
wire   [7:0] zext_ln108_3_cast_fu_17792_p165;
wire   [7:0] zext_ln108_3_cast_fu_17792_p167;
wire   [7:0] zext_ln108_3_cast_fu_17792_p169;
wire   [7:0] zext_ln108_3_cast_fu_17792_p171;
wire   [7:0] zext_ln108_3_cast_fu_17792_p173;
wire   [7:0] zext_ln108_3_cast_fu_17792_p175;
wire   [7:0] zext_ln108_3_cast_fu_17792_p177;
wire   [7:0] zext_ln108_3_cast_fu_17792_p179;
wire   [7:0] zext_ln108_3_cast_fu_17792_p181;
wire   [7:0] zext_ln108_3_cast_fu_17792_p183;
wire   [7:0] zext_ln108_3_cast_fu_17792_p185;
wire   [7:0] zext_ln108_3_cast_fu_17792_p187;
wire   [7:0] zext_ln108_3_cast_fu_17792_p189;
wire   [7:0] zext_ln108_3_cast_fu_17792_p191;
wire   [7:0] zext_ln108_3_cast_fu_17792_p193;
wire   [7:0] zext_ln108_3_cast_fu_17792_p195;
wire   [7:0] zext_ln108_3_cast_fu_17792_p197;
wire   [7:0] zext_ln108_3_cast_fu_17792_p199;
wire   [7:0] zext_ln108_3_cast_fu_17792_p201;
wire   [7:0] zext_ln108_3_cast_fu_17792_p203;
wire   [7:0] zext_ln108_3_cast_fu_17792_p205;
wire   [7:0] zext_ln108_3_cast_fu_17792_p207;
wire   [7:0] zext_ln108_3_cast_fu_17792_p209;
wire   [7:0] zext_ln108_3_cast_fu_17792_p211;
wire   [7:0] zext_ln108_3_cast_fu_17792_p213;
wire   [7:0] zext_ln108_3_cast_fu_17792_p215;
wire   [7:0] zext_ln108_3_cast_fu_17792_p217;
wire   [7:0] zext_ln108_3_cast_fu_17792_p219;
wire   [7:0] zext_ln108_3_cast_fu_17792_p221;
wire   [7:0] zext_ln108_3_cast_fu_17792_p223;
wire   [7:0] zext_ln108_3_cast_fu_17792_p225;
wire   [7:0] zext_ln108_3_cast_fu_17792_p227;
wire   [7:0] zext_ln108_3_cast_fu_17792_p229;
wire   [7:0] zext_ln108_3_cast_fu_17792_p231;
wire   [7:0] zext_ln108_3_cast_fu_17792_p233;
wire   [7:0] zext_ln108_3_cast_fu_17792_p235;
wire   [7:0] zext_ln108_3_cast_fu_17792_p237;
wire   [7:0] zext_ln108_3_cast_fu_17792_p239;
wire   [7:0] zext_ln108_3_cast_fu_17792_p241;
wire   [7:0] zext_ln108_3_cast_fu_17792_p243;
wire   [7:0] zext_ln108_3_cast_fu_17792_p245;
wire   [7:0] zext_ln108_3_cast_fu_17792_p247;
wire   [7:0] zext_ln108_3_cast_fu_17792_p249;
wire   [7:0] zext_ln108_3_cast_fu_17792_p251;
wire   [7:0] zext_ln108_3_cast_fu_17792_p253;
wire   [7:0] zext_ln108_3_cast_fu_17792_p255;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p257;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p259;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p261;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p263;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p265;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p267;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p269;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p271;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p273;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p275;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p277;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p279;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p281;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p283;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p285;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p287;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p289;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p291;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p293;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p295;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p297;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p299;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p301;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p303;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p305;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p307;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p309;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p311;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p313;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p315;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p317;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p319;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p321;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p323;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p325;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p327;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p329;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p331;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p333;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p335;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p337;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p339;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p341;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p343;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p345;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p347;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p349;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p351;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p353;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p355;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p357;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p359;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p361;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p363;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p365;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p367;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p369;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p371;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p373;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p375;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p377;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p379;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p381;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p383;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p385;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p387;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p389;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p391;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p393;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p395;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p397;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p399;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p401;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p403;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p405;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p407;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p409;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p411;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p413;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p415;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p417;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p419;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p421;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p423;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p425;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p427;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p429;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p431;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p433;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p435;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p437;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p439;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p441;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p443;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p445;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p447;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p449;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p451;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p453;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p455;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p457;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p459;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p461;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p463;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p465;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p467;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p469;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p471;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p473;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p475;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p477;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p479;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p481;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p483;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p485;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p487;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p489;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p491;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p493;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p495;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p497;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p499;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p501;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p503;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p505;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p507;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p509;
wire  signed [7:0] zext_ln108_3_cast_fu_17792_p511;
wire   [2:0] tmp_s_fu_18930_p1;
wire   [2:0] tmp_s_fu_18930_p3;
wire   [2:0] tmp_s_fu_18930_p5;
wire   [2:0] tmp_s_fu_18930_p7;
wire  signed [2:0] tmp_s_fu_18930_p9;
wire  signed [2:0] tmp_s_fu_18930_p11;
wire  signed [2:0] tmp_s_fu_18930_p13;
wire  signed [2:0] tmp_s_fu_18930_p15;
wire   [7:0] zext_ln110_2_cast_fu_19074_p1;
wire   [7:0] zext_ln110_2_cast_fu_19074_p3;
wire   [7:0] zext_ln110_2_cast_fu_19074_p5;
wire   [7:0] zext_ln110_2_cast_fu_19074_p7;
wire   [7:0] zext_ln110_2_cast_fu_19074_p9;
wire   [7:0] zext_ln110_2_cast_fu_19074_p11;
wire   [7:0] zext_ln110_2_cast_fu_19074_p13;
wire   [7:0] zext_ln110_2_cast_fu_19074_p15;
wire   [7:0] zext_ln110_2_cast_fu_19074_p17;
wire   [7:0] zext_ln110_2_cast_fu_19074_p19;
wire   [7:0] zext_ln110_2_cast_fu_19074_p21;
wire   [7:0] zext_ln110_2_cast_fu_19074_p23;
wire   [7:0] zext_ln110_2_cast_fu_19074_p25;
wire   [7:0] zext_ln110_2_cast_fu_19074_p27;
wire   [7:0] zext_ln110_2_cast_fu_19074_p29;
wire   [7:0] zext_ln110_2_cast_fu_19074_p31;
wire   [7:0] zext_ln110_2_cast_fu_19074_p33;
wire   [7:0] zext_ln110_2_cast_fu_19074_p35;
wire   [7:0] zext_ln110_2_cast_fu_19074_p37;
wire   [7:0] zext_ln110_2_cast_fu_19074_p39;
wire   [7:0] zext_ln110_2_cast_fu_19074_p41;
wire   [7:0] zext_ln110_2_cast_fu_19074_p43;
wire   [7:0] zext_ln110_2_cast_fu_19074_p45;
wire   [7:0] zext_ln110_2_cast_fu_19074_p47;
wire   [7:0] zext_ln110_2_cast_fu_19074_p49;
wire   [7:0] zext_ln110_2_cast_fu_19074_p51;
wire   [7:0] zext_ln110_2_cast_fu_19074_p53;
wire   [7:0] zext_ln110_2_cast_fu_19074_p55;
wire   [7:0] zext_ln110_2_cast_fu_19074_p57;
wire   [7:0] zext_ln110_2_cast_fu_19074_p59;
wire   [7:0] zext_ln110_2_cast_fu_19074_p61;
wire   [7:0] zext_ln110_2_cast_fu_19074_p63;
wire   [7:0] zext_ln110_2_cast_fu_19074_p65;
wire   [7:0] zext_ln110_2_cast_fu_19074_p67;
wire   [7:0] zext_ln110_2_cast_fu_19074_p69;
wire   [7:0] zext_ln110_2_cast_fu_19074_p71;
wire   [7:0] zext_ln110_2_cast_fu_19074_p73;
wire   [7:0] zext_ln110_2_cast_fu_19074_p75;
wire   [7:0] zext_ln110_2_cast_fu_19074_p77;
wire   [7:0] zext_ln110_2_cast_fu_19074_p79;
wire   [7:0] zext_ln110_2_cast_fu_19074_p81;
wire   [7:0] zext_ln110_2_cast_fu_19074_p83;
wire   [7:0] zext_ln110_2_cast_fu_19074_p85;
wire   [7:0] zext_ln110_2_cast_fu_19074_p87;
wire   [7:0] zext_ln110_2_cast_fu_19074_p89;
wire   [7:0] zext_ln110_2_cast_fu_19074_p91;
wire   [7:0] zext_ln110_2_cast_fu_19074_p93;
wire   [7:0] zext_ln110_2_cast_fu_19074_p95;
wire   [7:0] zext_ln110_2_cast_fu_19074_p97;
wire   [7:0] zext_ln110_2_cast_fu_19074_p99;
wire   [7:0] zext_ln110_2_cast_fu_19074_p101;
wire   [7:0] zext_ln110_2_cast_fu_19074_p103;
wire   [7:0] zext_ln110_2_cast_fu_19074_p105;
wire   [7:0] zext_ln110_2_cast_fu_19074_p107;
wire   [7:0] zext_ln110_2_cast_fu_19074_p109;
wire   [7:0] zext_ln110_2_cast_fu_19074_p111;
wire   [7:0] zext_ln110_2_cast_fu_19074_p113;
wire   [7:0] zext_ln110_2_cast_fu_19074_p115;
wire   [7:0] zext_ln110_2_cast_fu_19074_p117;
wire   [7:0] zext_ln110_2_cast_fu_19074_p119;
wire   [7:0] zext_ln110_2_cast_fu_19074_p121;
wire   [7:0] zext_ln110_2_cast_fu_19074_p123;
wire   [7:0] zext_ln110_2_cast_fu_19074_p125;
wire   [7:0] zext_ln110_2_cast_fu_19074_p127;
wire   [7:0] zext_ln110_2_cast_fu_19074_p129;
wire   [7:0] zext_ln110_2_cast_fu_19074_p131;
wire   [7:0] zext_ln110_2_cast_fu_19074_p133;
wire   [7:0] zext_ln110_2_cast_fu_19074_p135;
wire   [7:0] zext_ln110_2_cast_fu_19074_p137;
wire   [7:0] zext_ln110_2_cast_fu_19074_p139;
wire   [7:0] zext_ln110_2_cast_fu_19074_p141;
wire   [7:0] zext_ln110_2_cast_fu_19074_p143;
wire   [7:0] zext_ln110_2_cast_fu_19074_p145;
wire   [7:0] zext_ln110_2_cast_fu_19074_p147;
wire   [7:0] zext_ln110_2_cast_fu_19074_p149;
wire   [7:0] zext_ln110_2_cast_fu_19074_p151;
wire   [7:0] zext_ln110_2_cast_fu_19074_p153;
wire   [7:0] zext_ln110_2_cast_fu_19074_p155;
wire   [7:0] zext_ln110_2_cast_fu_19074_p157;
wire   [7:0] zext_ln110_2_cast_fu_19074_p159;
wire   [7:0] zext_ln110_2_cast_fu_19074_p161;
wire   [7:0] zext_ln110_2_cast_fu_19074_p163;
wire   [7:0] zext_ln110_2_cast_fu_19074_p165;
wire   [7:0] zext_ln110_2_cast_fu_19074_p167;
wire   [7:0] zext_ln110_2_cast_fu_19074_p169;
wire   [7:0] zext_ln110_2_cast_fu_19074_p171;
wire   [7:0] zext_ln110_2_cast_fu_19074_p173;
wire   [7:0] zext_ln110_2_cast_fu_19074_p175;
wire   [7:0] zext_ln110_2_cast_fu_19074_p177;
wire   [7:0] zext_ln110_2_cast_fu_19074_p179;
wire   [7:0] zext_ln110_2_cast_fu_19074_p181;
wire   [7:0] zext_ln110_2_cast_fu_19074_p183;
wire   [7:0] zext_ln110_2_cast_fu_19074_p185;
wire   [7:0] zext_ln110_2_cast_fu_19074_p187;
wire   [7:0] zext_ln110_2_cast_fu_19074_p189;
wire   [7:0] zext_ln110_2_cast_fu_19074_p191;
wire   [7:0] zext_ln110_2_cast_fu_19074_p193;
wire   [7:0] zext_ln110_2_cast_fu_19074_p195;
wire   [7:0] zext_ln110_2_cast_fu_19074_p197;
wire   [7:0] zext_ln110_2_cast_fu_19074_p199;
wire   [7:0] zext_ln110_2_cast_fu_19074_p201;
wire   [7:0] zext_ln110_2_cast_fu_19074_p203;
wire   [7:0] zext_ln110_2_cast_fu_19074_p205;
wire   [7:0] zext_ln110_2_cast_fu_19074_p207;
wire   [7:0] zext_ln110_2_cast_fu_19074_p209;
wire   [7:0] zext_ln110_2_cast_fu_19074_p211;
wire   [7:0] zext_ln110_2_cast_fu_19074_p213;
wire   [7:0] zext_ln110_2_cast_fu_19074_p215;
wire   [7:0] zext_ln110_2_cast_fu_19074_p217;
wire   [7:0] zext_ln110_2_cast_fu_19074_p219;
wire   [7:0] zext_ln110_2_cast_fu_19074_p221;
wire   [7:0] zext_ln110_2_cast_fu_19074_p223;
wire   [7:0] zext_ln110_2_cast_fu_19074_p225;
wire   [7:0] zext_ln110_2_cast_fu_19074_p227;
wire   [7:0] zext_ln110_2_cast_fu_19074_p229;
wire   [7:0] zext_ln110_2_cast_fu_19074_p231;
wire   [7:0] zext_ln110_2_cast_fu_19074_p233;
wire   [7:0] zext_ln110_2_cast_fu_19074_p235;
wire   [7:0] zext_ln110_2_cast_fu_19074_p237;
wire   [7:0] zext_ln110_2_cast_fu_19074_p239;
wire   [7:0] zext_ln110_2_cast_fu_19074_p241;
wire   [7:0] zext_ln110_2_cast_fu_19074_p243;
wire   [7:0] zext_ln110_2_cast_fu_19074_p245;
wire   [7:0] zext_ln110_2_cast_fu_19074_p247;
wire   [7:0] zext_ln110_2_cast_fu_19074_p249;
wire   [7:0] zext_ln110_2_cast_fu_19074_p251;
wire   [7:0] zext_ln110_2_cast_fu_19074_p253;
wire   [7:0] zext_ln110_2_cast_fu_19074_p255;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p257;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p259;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p261;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p263;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p265;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p267;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p269;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p271;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p273;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p275;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p277;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p279;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p281;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p283;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p285;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p287;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p289;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p291;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p293;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p295;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p297;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p299;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p301;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p303;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p305;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p307;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p309;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p311;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p313;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p315;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p317;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p319;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p321;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p323;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p325;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p327;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p329;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p331;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p333;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p335;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p337;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p339;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p341;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p343;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p345;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p347;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p349;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p351;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p353;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p355;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p357;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p359;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p361;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p363;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p365;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p367;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p369;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p371;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p373;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p375;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p377;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p379;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p381;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p383;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p385;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p387;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p389;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p391;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p393;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p395;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p397;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p399;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p401;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p403;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p405;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p407;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p409;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p411;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p413;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p415;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p417;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p419;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p421;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p423;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p425;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p427;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p429;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p431;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p433;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p435;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p437;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p439;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p441;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p443;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p445;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p447;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p449;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p451;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p453;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p455;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p457;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p459;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p461;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p463;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p465;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p467;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p469;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p471;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p473;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p475;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p477;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p479;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p481;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p483;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p485;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p487;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p489;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p491;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p493;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p495;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p497;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p499;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p501;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p503;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p505;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p507;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p509;
wire  signed [7:0] zext_ln110_2_cast_fu_19074_p511;
wire   [2:0] tmp_49_fu_20210_p1;
wire   [2:0] tmp_49_fu_20210_p3;
wire   [2:0] tmp_49_fu_20210_p5;
wire   [2:0] tmp_49_fu_20210_p7;
wire  signed [2:0] tmp_49_fu_20210_p9;
wire  signed [2:0] tmp_49_fu_20210_p11;
wire  signed [2:0] tmp_49_fu_20210_p13;
wire  signed [2:0] tmp_49_fu_20210_p15;
wire   [7:0] zext_ln109_3_cast_fu_20354_p1;
wire   [7:0] zext_ln109_3_cast_fu_20354_p3;
wire   [7:0] zext_ln109_3_cast_fu_20354_p5;
wire   [7:0] zext_ln109_3_cast_fu_20354_p7;
wire   [7:0] zext_ln109_3_cast_fu_20354_p9;
wire   [7:0] zext_ln109_3_cast_fu_20354_p11;
wire   [7:0] zext_ln109_3_cast_fu_20354_p13;
wire   [7:0] zext_ln109_3_cast_fu_20354_p15;
wire   [7:0] zext_ln109_3_cast_fu_20354_p17;
wire   [7:0] zext_ln109_3_cast_fu_20354_p19;
wire   [7:0] zext_ln109_3_cast_fu_20354_p21;
wire   [7:0] zext_ln109_3_cast_fu_20354_p23;
wire   [7:0] zext_ln109_3_cast_fu_20354_p25;
wire   [7:0] zext_ln109_3_cast_fu_20354_p27;
wire   [7:0] zext_ln109_3_cast_fu_20354_p29;
wire   [7:0] zext_ln109_3_cast_fu_20354_p31;
wire   [7:0] zext_ln109_3_cast_fu_20354_p33;
wire   [7:0] zext_ln109_3_cast_fu_20354_p35;
wire   [7:0] zext_ln109_3_cast_fu_20354_p37;
wire   [7:0] zext_ln109_3_cast_fu_20354_p39;
wire   [7:0] zext_ln109_3_cast_fu_20354_p41;
wire   [7:0] zext_ln109_3_cast_fu_20354_p43;
wire   [7:0] zext_ln109_3_cast_fu_20354_p45;
wire   [7:0] zext_ln109_3_cast_fu_20354_p47;
wire   [7:0] zext_ln109_3_cast_fu_20354_p49;
wire   [7:0] zext_ln109_3_cast_fu_20354_p51;
wire   [7:0] zext_ln109_3_cast_fu_20354_p53;
wire   [7:0] zext_ln109_3_cast_fu_20354_p55;
wire   [7:0] zext_ln109_3_cast_fu_20354_p57;
wire   [7:0] zext_ln109_3_cast_fu_20354_p59;
wire   [7:0] zext_ln109_3_cast_fu_20354_p61;
wire   [7:0] zext_ln109_3_cast_fu_20354_p63;
wire   [7:0] zext_ln109_3_cast_fu_20354_p65;
wire   [7:0] zext_ln109_3_cast_fu_20354_p67;
wire   [7:0] zext_ln109_3_cast_fu_20354_p69;
wire   [7:0] zext_ln109_3_cast_fu_20354_p71;
wire   [7:0] zext_ln109_3_cast_fu_20354_p73;
wire   [7:0] zext_ln109_3_cast_fu_20354_p75;
wire   [7:0] zext_ln109_3_cast_fu_20354_p77;
wire   [7:0] zext_ln109_3_cast_fu_20354_p79;
wire   [7:0] zext_ln109_3_cast_fu_20354_p81;
wire   [7:0] zext_ln109_3_cast_fu_20354_p83;
wire   [7:0] zext_ln109_3_cast_fu_20354_p85;
wire   [7:0] zext_ln109_3_cast_fu_20354_p87;
wire   [7:0] zext_ln109_3_cast_fu_20354_p89;
wire   [7:0] zext_ln109_3_cast_fu_20354_p91;
wire   [7:0] zext_ln109_3_cast_fu_20354_p93;
wire   [7:0] zext_ln109_3_cast_fu_20354_p95;
wire   [7:0] zext_ln109_3_cast_fu_20354_p97;
wire   [7:0] zext_ln109_3_cast_fu_20354_p99;
wire   [7:0] zext_ln109_3_cast_fu_20354_p101;
wire   [7:0] zext_ln109_3_cast_fu_20354_p103;
wire   [7:0] zext_ln109_3_cast_fu_20354_p105;
wire   [7:0] zext_ln109_3_cast_fu_20354_p107;
wire   [7:0] zext_ln109_3_cast_fu_20354_p109;
wire   [7:0] zext_ln109_3_cast_fu_20354_p111;
wire   [7:0] zext_ln109_3_cast_fu_20354_p113;
wire   [7:0] zext_ln109_3_cast_fu_20354_p115;
wire   [7:0] zext_ln109_3_cast_fu_20354_p117;
wire   [7:0] zext_ln109_3_cast_fu_20354_p119;
wire   [7:0] zext_ln109_3_cast_fu_20354_p121;
wire   [7:0] zext_ln109_3_cast_fu_20354_p123;
wire   [7:0] zext_ln109_3_cast_fu_20354_p125;
wire   [7:0] zext_ln109_3_cast_fu_20354_p127;
wire   [7:0] zext_ln109_3_cast_fu_20354_p129;
wire   [7:0] zext_ln109_3_cast_fu_20354_p131;
wire   [7:0] zext_ln109_3_cast_fu_20354_p133;
wire   [7:0] zext_ln109_3_cast_fu_20354_p135;
wire   [7:0] zext_ln109_3_cast_fu_20354_p137;
wire   [7:0] zext_ln109_3_cast_fu_20354_p139;
wire   [7:0] zext_ln109_3_cast_fu_20354_p141;
wire   [7:0] zext_ln109_3_cast_fu_20354_p143;
wire   [7:0] zext_ln109_3_cast_fu_20354_p145;
wire   [7:0] zext_ln109_3_cast_fu_20354_p147;
wire   [7:0] zext_ln109_3_cast_fu_20354_p149;
wire   [7:0] zext_ln109_3_cast_fu_20354_p151;
wire   [7:0] zext_ln109_3_cast_fu_20354_p153;
wire   [7:0] zext_ln109_3_cast_fu_20354_p155;
wire   [7:0] zext_ln109_3_cast_fu_20354_p157;
wire   [7:0] zext_ln109_3_cast_fu_20354_p159;
wire   [7:0] zext_ln109_3_cast_fu_20354_p161;
wire   [7:0] zext_ln109_3_cast_fu_20354_p163;
wire   [7:0] zext_ln109_3_cast_fu_20354_p165;
wire   [7:0] zext_ln109_3_cast_fu_20354_p167;
wire   [7:0] zext_ln109_3_cast_fu_20354_p169;
wire   [7:0] zext_ln109_3_cast_fu_20354_p171;
wire   [7:0] zext_ln109_3_cast_fu_20354_p173;
wire   [7:0] zext_ln109_3_cast_fu_20354_p175;
wire   [7:0] zext_ln109_3_cast_fu_20354_p177;
wire   [7:0] zext_ln109_3_cast_fu_20354_p179;
wire   [7:0] zext_ln109_3_cast_fu_20354_p181;
wire   [7:0] zext_ln109_3_cast_fu_20354_p183;
wire   [7:0] zext_ln109_3_cast_fu_20354_p185;
wire   [7:0] zext_ln109_3_cast_fu_20354_p187;
wire   [7:0] zext_ln109_3_cast_fu_20354_p189;
wire   [7:0] zext_ln109_3_cast_fu_20354_p191;
wire   [7:0] zext_ln109_3_cast_fu_20354_p193;
wire   [7:0] zext_ln109_3_cast_fu_20354_p195;
wire   [7:0] zext_ln109_3_cast_fu_20354_p197;
wire   [7:0] zext_ln109_3_cast_fu_20354_p199;
wire   [7:0] zext_ln109_3_cast_fu_20354_p201;
wire   [7:0] zext_ln109_3_cast_fu_20354_p203;
wire   [7:0] zext_ln109_3_cast_fu_20354_p205;
wire   [7:0] zext_ln109_3_cast_fu_20354_p207;
wire   [7:0] zext_ln109_3_cast_fu_20354_p209;
wire   [7:0] zext_ln109_3_cast_fu_20354_p211;
wire   [7:0] zext_ln109_3_cast_fu_20354_p213;
wire   [7:0] zext_ln109_3_cast_fu_20354_p215;
wire   [7:0] zext_ln109_3_cast_fu_20354_p217;
wire   [7:0] zext_ln109_3_cast_fu_20354_p219;
wire   [7:0] zext_ln109_3_cast_fu_20354_p221;
wire   [7:0] zext_ln109_3_cast_fu_20354_p223;
wire   [7:0] zext_ln109_3_cast_fu_20354_p225;
wire   [7:0] zext_ln109_3_cast_fu_20354_p227;
wire   [7:0] zext_ln109_3_cast_fu_20354_p229;
wire   [7:0] zext_ln109_3_cast_fu_20354_p231;
wire   [7:0] zext_ln109_3_cast_fu_20354_p233;
wire   [7:0] zext_ln109_3_cast_fu_20354_p235;
wire   [7:0] zext_ln109_3_cast_fu_20354_p237;
wire   [7:0] zext_ln109_3_cast_fu_20354_p239;
wire   [7:0] zext_ln109_3_cast_fu_20354_p241;
wire   [7:0] zext_ln109_3_cast_fu_20354_p243;
wire   [7:0] zext_ln109_3_cast_fu_20354_p245;
wire   [7:0] zext_ln109_3_cast_fu_20354_p247;
wire   [7:0] zext_ln109_3_cast_fu_20354_p249;
wire   [7:0] zext_ln109_3_cast_fu_20354_p251;
wire   [7:0] zext_ln109_3_cast_fu_20354_p253;
wire   [7:0] zext_ln109_3_cast_fu_20354_p255;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p257;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p259;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p261;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p263;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p265;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p267;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p269;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p271;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p273;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p275;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p277;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p279;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p281;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p283;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p285;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p287;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p289;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p291;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p293;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p295;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p297;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p299;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p301;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p303;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p305;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p307;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p309;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p311;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p313;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p315;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p317;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p319;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p321;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p323;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p325;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p327;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p329;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p331;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p333;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p335;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p337;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p339;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p341;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p343;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p345;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p347;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p349;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p351;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p353;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p355;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p357;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p359;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p361;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p363;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p365;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p367;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p369;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p371;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p373;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p375;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p377;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p379;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p381;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p383;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p385;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p387;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p389;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p391;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p393;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p395;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p397;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p399;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p401;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p403;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p405;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p407;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p409;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p411;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p413;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p415;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p417;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p419;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p421;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p423;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p425;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p427;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p429;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p431;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p433;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p435;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p437;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p439;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p441;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p443;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p445;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p447;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p449;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p451;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p453;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p455;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p457;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p459;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p461;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p463;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p465;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p467;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p469;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p471;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p473;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p475;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p477;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p479;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p481;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p483;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p485;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p487;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p489;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p491;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p493;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p495;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p497;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p499;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p501;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p503;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p505;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p507;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p509;
wire  signed [7:0] zext_ln109_3_cast_fu_20354_p511;
wire   [7:0] zext_ln110_3_cast_fu_21394_p1;
wire   [7:0] zext_ln110_3_cast_fu_21394_p3;
wire   [7:0] zext_ln110_3_cast_fu_21394_p5;
wire   [7:0] zext_ln110_3_cast_fu_21394_p7;
wire   [7:0] zext_ln110_3_cast_fu_21394_p9;
wire   [7:0] zext_ln110_3_cast_fu_21394_p11;
wire   [7:0] zext_ln110_3_cast_fu_21394_p13;
wire   [7:0] zext_ln110_3_cast_fu_21394_p15;
wire   [7:0] zext_ln110_3_cast_fu_21394_p17;
wire   [7:0] zext_ln110_3_cast_fu_21394_p19;
wire   [7:0] zext_ln110_3_cast_fu_21394_p21;
wire   [7:0] zext_ln110_3_cast_fu_21394_p23;
wire   [7:0] zext_ln110_3_cast_fu_21394_p25;
wire   [7:0] zext_ln110_3_cast_fu_21394_p27;
wire   [7:0] zext_ln110_3_cast_fu_21394_p29;
wire   [7:0] zext_ln110_3_cast_fu_21394_p31;
wire   [7:0] zext_ln110_3_cast_fu_21394_p33;
wire   [7:0] zext_ln110_3_cast_fu_21394_p35;
wire   [7:0] zext_ln110_3_cast_fu_21394_p37;
wire   [7:0] zext_ln110_3_cast_fu_21394_p39;
wire   [7:0] zext_ln110_3_cast_fu_21394_p41;
wire   [7:0] zext_ln110_3_cast_fu_21394_p43;
wire   [7:0] zext_ln110_3_cast_fu_21394_p45;
wire   [7:0] zext_ln110_3_cast_fu_21394_p47;
wire   [7:0] zext_ln110_3_cast_fu_21394_p49;
wire   [7:0] zext_ln110_3_cast_fu_21394_p51;
wire   [7:0] zext_ln110_3_cast_fu_21394_p53;
wire   [7:0] zext_ln110_3_cast_fu_21394_p55;
wire   [7:0] zext_ln110_3_cast_fu_21394_p57;
wire   [7:0] zext_ln110_3_cast_fu_21394_p59;
wire   [7:0] zext_ln110_3_cast_fu_21394_p61;
wire   [7:0] zext_ln110_3_cast_fu_21394_p63;
wire   [7:0] zext_ln110_3_cast_fu_21394_p65;
wire   [7:0] zext_ln110_3_cast_fu_21394_p67;
wire   [7:0] zext_ln110_3_cast_fu_21394_p69;
wire   [7:0] zext_ln110_3_cast_fu_21394_p71;
wire   [7:0] zext_ln110_3_cast_fu_21394_p73;
wire   [7:0] zext_ln110_3_cast_fu_21394_p75;
wire   [7:0] zext_ln110_3_cast_fu_21394_p77;
wire   [7:0] zext_ln110_3_cast_fu_21394_p79;
wire   [7:0] zext_ln110_3_cast_fu_21394_p81;
wire   [7:0] zext_ln110_3_cast_fu_21394_p83;
wire   [7:0] zext_ln110_3_cast_fu_21394_p85;
wire   [7:0] zext_ln110_3_cast_fu_21394_p87;
wire   [7:0] zext_ln110_3_cast_fu_21394_p89;
wire   [7:0] zext_ln110_3_cast_fu_21394_p91;
wire   [7:0] zext_ln110_3_cast_fu_21394_p93;
wire   [7:0] zext_ln110_3_cast_fu_21394_p95;
wire   [7:0] zext_ln110_3_cast_fu_21394_p97;
wire   [7:0] zext_ln110_3_cast_fu_21394_p99;
wire   [7:0] zext_ln110_3_cast_fu_21394_p101;
wire   [7:0] zext_ln110_3_cast_fu_21394_p103;
wire   [7:0] zext_ln110_3_cast_fu_21394_p105;
wire   [7:0] zext_ln110_3_cast_fu_21394_p107;
wire   [7:0] zext_ln110_3_cast_fu_21394_p109;
wire   [7:0] zext_ln110_3_cast_fu_21394_p111;
wire   [7:0] zext_ln110_3_cast_fu_21394_p113;
wire   [7:0] zext_ln110_3_cast_fu_21394_p115;
wire   [7:0] zext_ln110_3_cast_fu_21394_p117;
wire   [7:0] zext_ln110_3_cast_fu_21394_p119;
wire   [7:0] zext_ln110_3_cast_fu_21394_p121;
wire   [7:0] zext_ln110_3_cast_fu_21394_p123;
wire   [7:0] zext_ln110_3_cast_fu_21394_p125;
wire   [7:0] zext_ln110_3_cast_fu_21394_p127;
wire   [7:0] zext_ln110_3_cast_fu_21394_p129;
wire   [7:0] zext_ln110_3_cast_fu_21394_p131;
wire   [7:0] zext_ln110_3_cast_fu_21394_p133;
wire   [7:0] zext_ln110_3_cast_fu_21394_p135;
wire   [7:0] zext_ln110_3_cast_fu_21394_p137;
wire   [7:0] zext_ln110_3_cast_fu_21394_p139;
wire   [7:0] zext_ln110_3_cast_fu_21394_p141;
wire   [7:0] zext_ln110_3_cast_fu_21394_p143;
wire   [7:0] zext_ln110_3_cast_fu_21394_p145;
wire   [7:0] zext_ln110_3_cast_fu_21394_p147;
wire   [7:0] zext_ln110_3_cast_fu_21394_p149;
wire   [7:0] zext_ln110_3_cast_fu_21394_p151;
wire   [7:0] zext_ln110_3_cast_fu_21394_p153;
wire   [7:0] zext_ln110_3_cast_fu_21394_p155;
wire   [7:0] zext_ln110_3_cast_fu_21394_p157;
wire   [7:0] zext_ln110_3_cast_fu_21394_p159;
wire   [7:0] zext_ln110_3_cast_fu_21394_p161;
wire   [7:0] zext_ln110_3_cast_fu_21394_p163;
wire   [7:0] zext_ln110_3_cast_fu_21394_p165;
wire   [7:0] zext_ln110_3_cast_fu_21394_p167;
wire   [7:0] zext_ln110_3_cast_fu_21394_p169;
wire   [7:0] zext_ln110_3_cast_fu_21394_p171;
wire   [7:0] zext_ln110_3_cast_fu_21394_p173;
wire   [7:0] zext_ln110_3_cast_fu_21394_p175;
wire   [7:0] zext_ln110_3_cast_fu_21394_p177;
wire   [7:0] zext_ln110_3_cast_fu_21394_p179;
wire   [7:0] zext_ln110_3_cast_fu_21394_p181;
wire   [7:0] zext_ln110_3_cast_fu_21394_p183;
wire   [7:0] zext_ln110_3_cast_fu_21394_p185;
wire   [7:0] zext_ln110_3_cast_fu_21394_p187;
wire   [7:0] zext_ln110_3_cast_fu_21394_p189;
wire   [7:0] zext_ln110_3_cast_fu_21394_p191;
wire   [7:0] zext_ln110_3_cast_fu_21394_p193;
wire   [7:0] zext_ln110_3_cast_fu_21394_p195;
wire   [7:0] zext_ln110_3_cast_fu_21394_p197;
wire   [7:0] zext_ln110_3_cast_fu_21394_p199;
wire   [7:0] zext_ln110_3_cast_fu_21394_p201;
wire   [7:0] zext_ln110_3_cast_fu_21394_p203;
wire   [7:0] zext_ln110_3_cast_fu_21394_p205;
wire   [7:0] zext_ln110_3_cast_fu_21394_p207;
wire   [7:0] zext_ln110_3_cast_fu_21394_p209;
wire   [7:0] zext_ln110_3_cast_fu_21394_p211;
wire   [7:0] zext_ln110_3_cast_fu_21394_p213;
wire   [7:0] zext_ln110_3_cast_fu_21394_p215;
wire   [7:0] zext_ln110_3_cast_fu_21394_p217;
wire   [7:0] zext_ln110_3_cast_fu_21394_p219;
wire   [7:0] zext_ln110_3_cast_fu_21394_p221;
wire   [7:0] zext_ln110_3_cast_fu_21394_p223;
wire   [7:0] zext_ln110_3_cast_fu_21394_p225;
wire   [7:0] zext_ln110_3_cast_fu_21394_p227;
wire   [7:0] zext_ln110_3_cast_fu_21394_p229;
wire   [7:0] zext_ln110_3_cast_fu_21394_p231;
wire   [7:0] zext_ln110_3_cast_fu_21394_p233;
wire   [7:0] zext_ln110_3_cast_fu_21394_p235;
wire   [7:0] zext_ln110_3_cast_fu_21394_p237;
wire   [7:0] zext_ln110_3_cast_fu_21394_p239;
wire   [7:0] zext_ln110_3_cast_fu_21394_p241;
wire   [7:0] zext_ln110_3_cast_fu_21394_p243;
wire   [7:0] zext_ln110_3_cast_fu_21394_p245;
wire   [7:0] zext_ln110_3_cast_fu_21394_p247;
wire   [7:0] zext_ln110_3_cast_fu_21394_p249;
wire   [7:0] zext_ln110_3_cast_fu_21394_p251;
wire   [7:0] zext_ln110_3_cast_fu_21394_p253;
wire   [7:0] zext_ln110_3_cast_fu_21394_p255;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p257;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p259;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p261;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p263;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p265;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p267;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p269;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p271;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p273;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p275;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p277;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p279;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p281;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p283;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p285;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p287;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p289;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p291;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p293;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p295;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p297;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p299;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p301;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p303;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p305;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p307;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p309;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p311;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p313;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p315;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p317;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p319;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p321;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p323;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p325;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p327;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p329;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p331;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p333;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p335;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p337;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p339;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p341;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p343;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p345;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p347;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p349;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p351;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p353;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p355;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p357;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p359;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p361;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p363;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p365;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p367;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p369;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p371;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p373;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p375;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p377;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p379;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p381;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p383;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p385;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p387;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p389;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p391;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p393;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p395;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p397;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p399;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p401;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p403;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p405;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p407;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p409;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p411;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p413;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p415;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p417;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p419;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p421;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p423;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p425;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p427;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p429;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p431;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p433;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p435;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p437;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p439;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p441;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p443;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p445;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p447;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p449;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p451;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p453;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p455;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p457;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p459;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p461;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p463;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p465;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p467;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p469;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p471;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p473;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p475;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p477;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p479;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p481;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p483;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p485;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p487;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p489;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p491;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p493;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p495;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p497;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p499;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p501;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p503;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p505;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p507;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p509;
wire  signed [7:0] zext_ln110_3_cast_fu_21394_p511;
wire   [2:0] tmp_46_fu_22504_p1;
wire   [2:0] tmp_46_fu_22504_p3;
wire   [2:0] tmp_46_fu_22504_p5;
wire   [2:0] tmp_46_fu_22504_p7;
wire  signed [2:0] tmp_46_fu_22504_p9;
wire  signed [2:0] tmp_46_fu_22504_p11;
wire  signed [2:0] tmp_46_fu_22504_p13;
wire   [7:0] zext_ln111_2_cast_fu_22583_p1;
wire   [7:0] zext_ln111_2_cast_fu_22583_p3;
wire   [7:0] zext_ln111_2_cast_fu_22583_p5;
wire   [7:0] zext_ln111_2_cast_fu_22583_p7;
wire   [7:0] zext_ln111_2_cast_fu_22583_p9;
wire   [7:0] zext_ln111_2_cast_fu_22583_p11;
wire   [7:0] zext_ln111_2_cast_fu_22583_p13;
wire   [7:0] zext_ln111_2_cast_fu_22583_p15;
wire   [7:0] zext_ln111_2_cast_fu_22583_p17;
wire   [7:0] zext_ln111_2_cast_fu_22583_p19;
wire   [7:0] zext_ln111_2_cast_fu_22583_p21;
wire   [7:0] zext_ln111_2_cast_fu_22583_p23;
wire   [7:0] zext_ln111_2_cast_fu_22583_p25;
wire   [7:0] zext_ln111_2_cast_fu_22583_p27;
wire   [7:0] zext_ln111_2_cast_fu_22583_p29;
wire   [7:0] zext_ln111_2_cast_fu_22583_p31;
wire   [7:0] zext_ln111_2_cast_fu_22583_p33;
wire   [7:0] zext_ln111_2_cast_fu_22583_p35;
wire   [7:0] zext_ln111_2_cast_fu_22583_p37;
wire   [7:0] zext_ln111_2_cast_fu_22583_p39;
wire   [7:0] zext_ln111_2_cast_fu_22583_p41;
wire   [7:0] zext_ln111_2_cast_fu_22583_p43;
wire   [7:0] zext_ln111_2_cast_fu_22583_p45;
wire   [7:0] zext_ln111_2_cast_fu_22583_p47;
wire   [7:0] zext_ln111_2_cast_fu_22583_p49;
wire   [7:0] zext_ln111_2_cast_fu_22583_p51;
wire   [7:0] zext_ln111_2_cast_fu_22583_p53;
wire   [7:0] zext_ln111_2_cast_fu_22583_p55;
wire   [7:0] zext_ln111_2_cast_fu_22583_p57;
wire   [7:0] zext_ln111_2_cast_fu_22583_p59;
wire   [7:0] zext_ln111_2_cast_fu_22583_p61;
wire   [7:0] zext_ln111_2_cast_fu_22583_p63;
wire   [7:0] zext_ln111_2_cast_fu_22583_p65;
wire   [7:0] zext_ln111_2_cast_fu_22583_p67;
wire   [7:0] zext_ln111_2_cast_fu_22583_p69;
wire   [7:0] zext_ln111_2_cast_fu_22583_p71;
wire   [7:0] zext_ln111_2_cast_fu_22583_p73;
wire   [7:0] zext_ln111_2_cast_fu_22583_p75;
wire   [7:0] zext_ln111_2_cast_fu_22583_p77;
wire   [7:0] zext_ln111_2_cast_fu_22583_p79;
wire   [7:0] zext_ln111_2_cast_fu_22583_p81;
wire   [7:0] zext_ln111_2_cast_fu_22583_p83;
wire   [7:0] zext_ln111_2_cast_fu_22583_p85;
wire   [7:0] zext_ln111_2_cast_fu_22583_p87;
wire   [7:0] zext_ln111_2_cast_fu_22583_p89;
wire   [7:0] zext_ln111_2_cast_fu_22583_p91;
wire   [7:0] zext_ln111_2_cast_fu_22583_p93;
wire   [7:0] zext_ln111_2_cast_fu_22583_p95;
wire   [7:0] zext_ln111_2_cast_fu_22583_p97;
wire   [7:0] zext_ln111_2_cast_fu_22583_p99;
wire   [7:0] zext_ln111_2_cast_fu_22583_p101;
wire   [7:0] zext_ln111_2_cast_fu_22583_p103;
wire   [7:0] zext_ln111_2_cast_fu_22583_p105;
wire   [7:0] zext_ln111_2_cast_fu_22583_p107;
wire   [7:0] zext_ln111_2_cast_fu_22583_p109;
wire   [7:0] zext_ln111_2_cast_fu_22583_p111;
wire   [7:0] zext_ln111_2_cast_fu_22583_p113;
wire   [7:0] zext_ln111_2_cast_fu_22583_p115;
wire   [7:0] zext_ln111_2_cast_fu_22583_p117;
wire   [7:0] zext_ln111_2_cast_fu_22583_p119;
wire   [7:0] zext_ln111_2_cast_fu_22583_p121;
wire   [7:0] zext_ln111_2_cast_fu_22583_p123;
wire   [7:0] zext_ln111_2_cast_fu_22583_p125;
wire   [7:0] zext_ln111_2_cast_fu_22583_p127;
wire   [7:0] zext_ln111_2_cast_fu_22583_p129;
wire   [7:0] zext_ln111_2_cast_fu_22583_p131;
wire   [7:0] zext_ln111_2_cast_fu_22583_p133;
wire   [7:0] zext_ln111_2_cast_fu_22583_p135;
wire   [7:0] zext_ln111_2_cast_fu_22583_p137;
wire   [7:0] zext_ln111_2_cast_fu_22583_p139;
wire   [7:0] zext_ln111_2_cast_fu_22583_p141;
wire   [7:0] zext_ln111_2_cast_fu_22583_p143;
wire   [7:0] zext_ln111_2_cast_fu_22583_p145;
wire   [7:0] zext_ln111_2_cast_fu_22583_p147;
wire   [7:0] zext_ln111_2_cast_fu_22583_p149;
wire   [7:0] zext_ln111_2_cast_fu_22583_p151;
wire   [7:0] zext_ln111_2_cast_fu_22583_p153;
wire   [7:0] zext_ln111_2_cast_fu_22583_p155;
wire   [7:0] zext_ln111_2_cast_fu_22583_p157;
wire   [7:0] zext_ln111_2_cast_fu_22583_p159;
wire   [7:0] zext_ln111_2_cast_fu_22583_p161;
wire   [7:0] zext_ln111_2_cast_fu_22583_p163;
wire   [7:0] zext_ln111_2_cast_fu_22583_p165;
wire   [7:0] zext_ln111_2_cast_fu_22583_p167;
wire   [7:0] zext_ln111_2_cast_fu_22583_p169;
wire   [7:0] zext_ln111_2_cast_fu_22583_p171;
wire   [7:0] zext_ln111_2_cast_fu_22583_p173;
wire   [7:0] zext_ln111_2_cast_fu_22583_p175;
wire   [7:0] zext_ln111_2_cast_fu_22583_p177;
wire   [7:0] zext_ln111_2_cast_fu_22583_p179;
wire   [7:0] zext_ln111_2_cast_fu_22583_p181;
wire   [7:0] zext_ln111_2_cast_fu_22583_p183;
wire   [7:0] zext_ln111_2_cast_fu_22583_p185;
wire   [7:0] zext_ln111_2_cast_fu_22583_p187;
wire   [7:0] zext_ln111_2_cast_fu_22583_p189;
wire   [7:0] zext_ln111_2_cast_fu_22583_p191;
wire   [7:0] zext_ln111_2_cast_fu_22583_p193;
wire   [7:0] zext_ln111_2_cast_fu_22583_p195;
wire   [7:0] zext_ln111_2_cast_fu_22583_p197;
wire   [7:0] zext_ln111_2_cast_fu_22583_p199;
wire   [7:0] zext_ln111_2_cast_fu_22583_p201;
wire   [7:0] zext_ln111_2_cast_fu_22583_p203;
wire   [7:0] zext_ln111_2_cast_fu_22583_p205;
wire   [7:0] zext_ln111_2_cast_fu_22583_p207;
wire   [7:0] zext_ln111_2_cast_fu_22583_p209;
wire   [7:0] zext_ln111_2_cast_fu_22583_p211;
wire   [7:0] zext_ln111_2_cast_fu_22583_p213;
wire   [7:0] zext_ln111_2_cast_fu_22583_p215;
wire   [7:0] zext_ln111_2_cast_fu_22583_p217;
wire   [7:0] zext_ln111_2_cast_fu_22583_p219;
wire   [7:0] zext_ln111_2_cast_fu_22583_p221;
wire   [7:0] zext_ln111_2_cast_fu_22583_p223;
wire   [7:0] zext_ln111_2_cast_fu_22583_p225;
wire   [7:0] zext_ln111_2_cast_fu_22583_p227;
wire   [7:0] zext_ln111_2_cast_fu_22583_p229;
wire   [7:0] zext_ln111_2_cast_fu_22583_p231;
wire   [7:0] zext_ln111_2_cast_fu_22583_p233;
wire   [7:0] zext_ln111_2_cast_fu_22583_p235;
wire   [7:0] zext_ln111_2_cast_fu_22583_p237;
wire   [7:0] zext_ln111_2_cast_fu_22583_p239;
wire   [7:0] zext_ln111_2_cast_fu_22583_p241;
wire   [7:0] zext_ln111_2_cast_fu_22583_p243;
wire   [7:0] zext_ln111_2_cast_fu_22583_p245;
wire   [7:0] zext_ln111_2_cast_fu_22583_p247;
wire   [7:0] zext_ln111_2_cast_fu_22583_p249;
wire   [7:0] zext_ln111_2_cast_fu_22583_p251;
wire   [7:0] zext_ln111_2_cast_fu_22583_p253;
wire   [7:0] zext_ln111_2_cast_fu_22583_p255;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p257;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p259;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p261;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p263;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p265;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p267;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p269;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p271;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p273;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p275;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p277;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p279;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p281;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p283;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p285;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p287;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p289;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p291;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p293;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p295;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p297;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p299;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p301;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p303;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p305;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p307;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p309;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p311;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p313;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p315;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p317;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p319;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p321;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p323;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p325;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p327;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p329;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p331;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p333;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p335;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p337;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p339;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p341;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p343;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p345;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p347;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p349;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p351;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p353;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p355;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p357;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p359;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p361;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p363;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p365;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p367;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p369;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p371;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p373;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p375;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p377;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p379;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p381;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p383;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p385;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p387;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p389;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p391;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p393;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p395;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p397;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p399;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p401;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p403;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p405;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p407;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p409;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p411;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p413;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p415;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p417;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p419;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p421;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p423;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p425;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p427;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p429;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p431;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p433;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p435;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p437;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p439;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p441;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p443;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p445;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p447;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p449;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p451;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p453;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p455;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p457;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p459;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p461;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p463;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p465;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p467;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p469;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p471;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p473;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p475;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p477;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p479;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p481;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p483;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p485;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p487;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p489;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p491;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p493;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p495;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p497;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p499;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p501;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p503;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p505;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p507;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p509;
wire  signed [7:0] zext_ln111_2_cast_fu_22583_p511;
wire   [2:0] tmp_50_fu_23693_p1;
wire   [2:0] tmp_50_fu_23693_p3;
wire   [2:0] tmp_50_fu_23693_p5;
wire   [2:0] tmp_50_fu_23693_p7;
wire  signed [2:0] tmp_50_fu_23693_p9;
wire  signed [2:0] tmp_50_fu_23693_p11;
wire  signed [2:0] tmp_50_fu_23693_p13;
wire   [7:0] zext_ln111_3_cast_fu_23772_p1;
wire   [7:0] zext_ln111_3_cast_fu_23772_p3;
wire   [7:0] zext_ln111_3_cast_fu_23772_p5;
wire   [7:0] zext_ln111_3_cast_fu_23772_p7;
wire   [7:0] zext_ln111_3_cast_fu_23772_p9;
wire   [7:0] zext_ln111_3_cast_fu_23772_p11;
wire   [7:0] zext_ln111_3_cast_fu_23772_p13;
wire   [7:0] zext_ln111_3_cast_fu_23772_p15;
wire   [7:0] zext_ln111_3_cast_fu_23772_p17;
wire   [7:0] zext_ln111_3_cast_fu_23772_p19;
wire   [7:0] zext_ln111_3_cast_fu_23772_p21;
wire   [7:0] zext_ln111_3_cast_fu_23772_p23;
wire   [7:0] zext_ln111_3_cast_fu_23772_p25;
wire   [7:0] zext_ln111_3_cast_fu_23772_p27;
wire   [7:0] zext_ln111_3_cast_fu_23772_p29;
wire   [7:0] zext_ln111_3_cast_fu_23772_p31;
wire   [7:0] zext_ln111_3_cast_fu_23772_p33;
wire   [7:0] zext_ln111_3_cast_fu_23772_p35;
wire   [7:0] zext_ln111_3_cast_fu_23772_p37;
wire   [7:0] zext_ln111_3_cast_fu_23772_p39;
wire   [7:0] zext_ln111_3_cast_fu_23772_p41;
wire   [7:0] zext_ln111_3_cast_fu_23772_p43;
wire   [7:0] zext_ln111_3_cast_fu_23772_p45;
wire   [7:0] zext_ln111_3_cast_fu_23772_p47;
wire   [7:0] zext_ln111_3_cast_fu_23772_p49;
wire   [7:0] zext_ln111_3_cast_fu_23772_p51;
wire   [7:0] zext_ln111_3_cast_fu_23772_p53;
wire   [7:0] zext_ln111_3_cast_fu_23772_p55;
wire   [7:0] zext_ln111_3_cast_fu_23772_p57;
wire   [7:0] zext_ln111_3_cast_fu_23772_p59;
wire   [7:0] zext_ln111_3_cast_fu_23772_p61;
wire   [7:0] zext_ln111_3_cast_fu_23772_p63;
wire   [7:0] zext_ln111_3_cast_fu_23772_p65;
wire   [7:0] zext_ln111_3_cast_fu_23772_p67;
wire   [7:0] zext_ln111_3_cast_fu_23772_p69;
wire   [7:0] zext_ln111_3_cast_fu_23772_p71;
wire   [7:0] zext_ln111_3_cast_fu_23772_p73;
wire   [7:0] zext_ln111_3_cast_fu_23772_p75;
wire   [7:0] zext_ln111_3_cast_fu_23772_p77;
wire   [7:0] zext_ln111_3_cast_fu_23772_p79;
wire   [7:0] zext_ln111_3_cast_fu_23772_p81;
wire   [7:0] zext_ln111_3_cast_fu_23772_p83;
wire   [7:0] zext_ln111_3_cast_fu_23772_p85;
wire   [7:0] zext_ln111_3_cast_fu_23772_p87;
wire   [7:0] zext_ln111_3_cast_fu_23772_p89;
wire   [7:0] zext_ln111_3_cast_fu_23772_p91;
wire   [7:0] zext_ln111_3_cast_fu_23772_p93;
wire   [7:0] zext_ln111_3_cast_fu_23772_p95;
wire   [7:0] zext_ln111_3_cast_fu_23772_p97;
wire   [7:0] zext_ln111_3_cast_fu_23772_p99;
wire   [7:0] zext_ln111_3_cast_fu_23772_p101;
wire   [7:0] zext_ln111_3_cast_fu_23772_p103;
wire   [7:0] zext_ln111_3_cast_fu_23772_p105;
wire   [7:0] zext_ln111_3_cast_fu_23772_p107;
wire   [7:0] zext_ln111_3_cast_fu_23772_p109;
wire   [7:0] zext_ln111_3_cast_fu_23772_p111;
wire   [7:0] zext_ln111_3_cast_fu_23772_p113;
wire   [7:0] zext_ln111_3_cast_fu_23772_p115;
wire   [7:0] zext_ln111_3_cast_fu_23772_p117;
wire   [7:0] zext_ln111_3_cast_fu_23772_p119;
wire   [7:0] zext_ln111_3_cast_fu_23772_p121;
wire   [7:0] zext_ln111_3_cast_fu_23772_p123;
wire   [7:0] zext_ln111_3_cast_fu_23772_p125;
wire   [7:0] zext_ln111_3_cast_fu_23772_p127;
wire   [7:0] zext_ln111_3_cast_fu_23772_p129;
wire   [7:0] zext_ln111_3_cast_fu_23772_p131;
wire   [7:0] zext_ln111_3_cast_fu_23772_p133;
wire   [7:0] zext_ln111_3_cast_fu_23772_p135;
wire   [7:0] zext_ln111_3_cast_fu_23772_p137;
wire   [7:0] zext_ln111_3_cast_fu_23772_p139;
wire   [7:0] zext_ln111_3_cast_fu_23772_p141;
wire   [7:0] zext_ln111_3_cast_fu_23772_p143;
wire   [7:0] zext_ln111_3_cast_fu_23772_p145;
wire   [7:0] zext_ln111_3_cast_fu_23772_p147;
wire   [7:0] zext_ln111_3_cast_fu_23772_p149;
wire   [7:0] zext_ln111_3_cast_fu_23772_p151;
wire   [7:0] zext_ln111_3_cast_fu_23772_p153;
wire   [7:0] zext_ln111_3_cast_fu_23772_p155;
wire   [7:0] zext_ln111_3_cast_fu_23772_p157;
wire   [7:0] zext_ln111_3_cast_fu_23772_p159;
wire   [7:0] zext_ln111_3_cast_fu_23772_p161;
wire   [7:0] zext_ln111_3_cast_fu_23772_p163;
wire   [7:0] zext_ln111_3_cast_fu_23772_p165;
wire   [7:0] zext_ln111_3_cast_fu_23772_p167;
wire   [7:0] zext_ln111_3_cast_fu_23772_p169;
wire   [7:0] zext_ln111_3_cast_fu_23772_p171;
wire   [7:0] zext_ln111_3_cast_fu_23772_p173;
wire   [7:0] zext_ln111_3_cast_fu_23772_p175;
wire   [7:0] zext_ln111_3_cast_fu_23772_p177;
wire   [7:0] zext_ln111_3_cast_fu_23772_p179;
wire   [7:0] zext_ln111_3_cast_fu_23772_p181;
wire   [7:0] zext_ln111_3_cast_fu_23772_p183;
wire   [7:0] zext_ln111_3_cast_fu_23772_p185;
wire   [7:0] zext_ln111_3_cast_fu_23772_p187;
wire   [7:0] zext_ln111_3_cast_fu_23772_p189;
wire   [7:0] zext_ln111_3_cast_fu_23772_p191;
wire   [7:0] zext_ln111_3_cast_fu_23772_p193;
wire   [7:0] zext_ln111_3_cast_fu_23772_p195;
wire   [7:0] zext_ln111_3_cast_fu_23772_p197;
wire   [7:0] zext_ln111_3_cast_fu_23772_p199;
wire   [7:0] zext_ln111_3_cast_fu_23772_p201;
wire   [7:0] zext_ln111_3_cast_fu_23772_p203;
wire   [7:0] zext_ln111_3_cast_fu_23772_p205;
wire   [7:0] zext_ln111_3_cast_fu_23772_p207;
wire   [7:0] zext_ln111_3_cast_fu_23772_p209;
wire   [7:0] zext_ln111_3_cast_fu_23772_p211;
wire   [7:0] zext_ln111_3_cast_fu_23772_p213;
wire   [7:0] zext_ln111_3_cast_fu_23772_p215;
wire   [7:0] zext_ln111_3_cast_fu_23772_p217;
wire   [7:0] zext_ln111_3_cast_fu_23772_p219;
wire   [7:0] zext_ln111_3_cast_fu_23772_p221;
wire   [7:0] zext_ln111_3_cast_fu_23772_p223;
wire   [7:0] zext_ln111_3_cast_fu_23772_p225;
wire   [7:0] zext_ln111_3_cast_fu_23772_p227;
wire   [7:0] zext_ln111_3_cast_fu_23772_p229;
wire   [7:0] zext_ln111_3_cast_fu_23772_p231;
wire   [7:0] zext_ln111_3_cast_fu_23772_p233;
wire   [7:0] zext_ln111_3_cast_fu_23772_p235;
wire   [7:0] zext_ln111_3_cast_fu_23772_p237;
wire   [7:0] zext_ln111_3_cast_fu_23772_p239;
wire   [7:0] zext_ln111_3_cast_fu_23772_p241;
wire   [7:0] zext_ln111_3_cast_fu_23772_p243;
wire   [7:0] zext_ln111_3_cast_fu_23772_p245;
wire   [7:0] zext_ln111_3_cast_fu_23772_p247;
wire   [7:0] zext_ln111_3_cast_fu_23772_p249;
wire   [7:0] zext_ln111_3_cast_fu_23772_p251;
wire   [7:0] zext_ln111_3_cast_fu_23772_p253;
wire   [7:0] zext_ln111_3_cast_fu_23772_p255;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p257;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p259;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p261;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p263;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p265;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p267;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p269;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p271;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p273;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p275;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p277;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p279;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p281;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p283;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p285;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p287;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p289;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p291;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p293;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p295;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p297;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p299;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p301;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p303;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p305;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p307;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p309;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p311;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p313;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p315;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p317;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p319;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p321;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p323;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p325;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p327;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p329;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p331;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p333;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p335;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p337;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p339;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p341;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p343;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p345;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p347;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p349;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p351;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p353;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p355;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p357;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p359;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p361;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p363;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p365;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p367;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p369;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p371;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p373;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p375;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p377;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p379;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p381;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p383;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p385;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p387;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p389;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p391;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p393;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p395;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p397;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p399;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p401;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p403;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p405;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p407;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p409;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p411;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p413;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p415;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p417;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p419;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p421;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p423;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p425;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p427;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p429;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p431;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p433;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p435;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p437;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p439;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p441;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p443;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p445;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p447;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p449;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p451;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p453;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p455;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p457;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p459;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p461;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p463;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p465;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p467;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p469;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p471;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p473;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p475;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p477;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p479;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p481;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p483;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p485;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p487;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p489;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p491;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p493;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p495;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p497;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p499;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p501;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p503;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p505;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p507;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p509;
wire  signed [7:0] zext_ln111_3_cast_fu_23772_p511;
wire   [2:0] tmp_47_fu_24954_p1;
wire   [2:0] tmp_47_fu_24954_p3;
wire   [2:0] tmp_47_fu_24954_p5;
wire   [2:0] tmp_47_fu_24954_p7;
wire  signed [2:0] tmp_47_fu_24954_p9;
wire  signed [2:0] tmp_47_fu_24954_p11;
wire   [2:0] tmp_51_fu_25153_p1;
wire   [2:0] tmp_51_fu_25153_p3;
wire   [2:0] tmp_51_fu_25153_p5;
wire   [2:0] tmp_51_fu_25153_p7;
wire  signed [2:0] tmp_51_fu_25153_p9;
wire  signed [2:0] tmp_51_fu_25153_p11;
wire   [2:0] tmp_48_fu_25370_p1;
wire   [2:0] tmp_48_fu_25370_p3;
wire   [2:0] tmp_48_fu_25370_p5;
wire   [2:0] tmp_48_fu_25370_p7;
wire  signed [2:0] tmp_48_fu_25370_p9;
wire   [2:0] tmp_52_fu_25563_p1;
wire   [2:0] tmp_52_fu_25563_p3;
wire   [2:0] tmp_52_fu_25563_p5;
wire   [2:0] tmp_52_fu_25563_p7;
wire  signed [2:0] tmp_52_fu_25563_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

eclair_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U1(
    .din0(dL_dy_val),
    .din1(mul_ln98_fu_15531_p1),
    .dout(mul_ln98_fu_15531_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 8 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 8 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 8 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 8 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 8 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 8 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 8 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 8 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 8 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 8 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 8 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 8 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 8 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 8 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 8 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 8 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 8 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 8 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 8 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 8 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 8 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 8 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 8 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 8 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 8 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 8 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 8 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 8 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 8 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 8 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 8 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 8 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 8 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 8 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 8 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 8 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 8 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 8 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 8 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 8 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 8 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 8 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 8 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 8 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 8 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 8 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 8 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 8 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 8 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 8 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 8 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 8 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 8 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 8 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 8 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 8 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 8 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 8 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 8 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 8 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 8 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 8 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 8 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 8 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 8 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 8 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 8 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 8 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 8 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 8 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 8 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 8 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 8 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 8 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 8 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 8 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 8 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 8 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 8 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 8 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 8 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 8 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 8 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 8 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 8 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 8 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 8 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 8 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 8 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 8 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 8 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 8 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 8 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 8 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 8 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 8 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 8 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 8 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 8 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 8 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 8 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 8 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 8 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 8 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 8 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 8 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 8 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 8 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 8 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 8 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 8 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 8 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 8 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 8 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 8 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 8 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 8 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 8 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 8 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 8 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 8 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 8 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 8 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 8 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 8 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 8 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 8 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 8 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 8 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 8 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 8 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 8 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 8 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 8 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 8 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 8 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 8 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 8 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 8 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 8 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 8 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 8 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 8 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 8 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 8 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 8 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 8 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 8 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 8 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 8 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 8 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 8 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 8 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 8 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 8 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 8 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 8 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 8 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 8 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 8 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 8 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 8 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 8 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 8 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 8 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 8 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 8 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 8 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 8 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 8 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 8 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 8 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 8 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 8 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 8 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 8 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 8 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 8 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 8 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 8 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 8 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 8 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 8 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 8 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 8 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 8 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 8 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 8 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 8 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 8 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 8 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 8 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 8 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 8 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 8 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 8 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 8 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 8 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 8 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 8 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 8 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 8 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 8 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 8 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 8 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 8 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 8 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 8 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 8 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 8 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 8 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 8 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 8 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 8 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 8 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 8 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 8 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 8 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 8 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 8 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 8 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 8 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 8 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 8 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 8 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 8 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 8 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 8 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 8 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 8 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 8 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 8 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 8 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 8 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 8 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 8 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 8 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 8 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 8 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 8 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
sparsemux_513_8_8_1_1_U2(
    .din0(8'd171),
    .din1(8'd169),
    .din2(8'd167),
    .din3(8'd165),
    .din4(8'd163),
    .din5(8'd161),
    .din6(8'd159),
    .din7(8'd157),
    .din8(8'd155),
    .din9(8'd153),
    .din10(8'd151),
    .din11(8'd150),
    .din12(8'd148),
    .din13(8'd146),
    .din14(8'd144),
    .din15(8'd142),
    .din16(8'd141),
    .din17(8'd139),
    .din18(8'd137),
    .din19(8'd135),
    .din20(8'd134),
    .din21(8'd132),
    .din22(8'd130),
    .din23(8'd129),
    .din24(8'd127),
    .din25(8'd125),
    .din26(8'd124),
    .din27(8'd122),
    .din28(8'd121),
    .din29(8'd119),
    .din30(8'd117),
    .din31(8'd116),
    .din32(8'd114),
    .din33(8'd113),
    .din34(8'd111),
    .din35(8'd110),
    .din36(8'd108),
    .din37(8'd107),
    .din38(8'd105),
    .din39(8'd104),
    .din40(8'd103),
    .din41(8'd101),
    .din42(8'd100),
    .din43(8'd98),
    .din44(8'd97),
    .din45(8'd96),
    .din46(8'd94),
    .din47(8'd93),
    .din48(8'd92),
    .din49(8'd90),
    .din50(8'd89),
    .din51(8'd88),
    .din52(8'd86),
    .din53(8'd85),
    .din54(8'd84),
    .din55(8'd83),
    .din56(8'd81),
    .din57(8'd80),
    .din58(8'd79),
    .din59(8'd78),
    .din60(8'd77),
    .din61(8'd75),
    .din62(8'd74),
    .din63(8'd73),
    .din64(8'd72),
    .din65(8'd71),
    .din66(8'd70),
    .din67(8'd69),
    .din68(8'd68),
    .din69(8'd67),
    .din70(8'd65),
    .din71(8'd64),
    .din72(8'd63),
    .din73(8'd62),
    .din74(8'd61),
    .din75(8'd60),
    .din76(8'd59),
    .din77(8'd58),
    .din78(8'd57),
    .din79(8'd56),
    .din80(8'd55),
    .din81(8'd55),
    .din82(8'd54),
    .din83(8'd53),
    .din84(8'd52),
    .din85(8'd51),
    .din86(8'd50),
    .din87(8'd49),
    .din88(8'd48),
    .din89(8'd47),
    .din90(8'd47),
    .din91(8'd46),
    .din92(8'd45),
    .din93(8'd44),
    .din94(8'd43),
    .din95(8'd42),
    .din96(8'd42),
    .din97(8'd41),
    .din98(8'd40),
    .din99(8'd39),
    .din100(8'd39),
    .din101(8'd38),
    .din102(8'd37),
    .din103(8'd36),
    .din104(8'd36),
    .din105(8'd35),
    .din106(8'd34),
    .din107(8'd34),
    .din108(8'd33),
    .din109(8'd32),
    .din110(8'd32),
    .din111(8'd31),
    .din112(8'd30),
    .din113(8'd30),
    .din114(8'd29),
    .din115(8'd29),
    .din116(8'd28),
    .din117(8'd27),
    .din118(8'd27),
    .din119(8'd26),
    .din120(8'd26),
    .din121(8'd25),
    .din122(8'd24),
    .din123(8'd24),
    .din124(8'd23),
    .din125(8'd23),
    .din126(8'd22),
    .din127(8'd22),
    .din128(8'd21),
    .din129(8'd21),
    .din130(8'd20),
    .din131(8'd20),
    .din132(8'd19),
    .din133(8'd19),
    .din134(8'd18),
    .din135(8'd18),
    .din136(8'd18),
    .din137(8'd17),
    .din138(8'd17),
    .din139(8'd16),
    .din140(8'd16),
    .din141(8'd15),
    .din142(8'd15),
    .din143(8'd15),
    .din144(8'd14),
    .din145(8'd14),
    .din146(8'd14),
    .din147(8'd13),
    .din148(8'd13),
    .din149(8'd12),
    .din150(8'd12),
    .din151(8'd12),
    .din152(8'd11),
    .din153(8'd11),
    .din154(8'd11),
    .din155(8'd10),
    .din156(8'd10),
    .din157(8'd10),
    .din158(8'd10),
    .din159(8'd9),
    .din160(8'd9),
    .din161(8'd9),
    .din162(8'd8),
    .din163(8'd8),
    .din164(8'd8),
    .din165(8'd8),
    .din166(8'd7),
    .din167(8'd7),
    .din168(8'd7),
    .din169(8'd7),
    .din170(8'd6),
    .din171(8'd6),
    .din172(8'd6),
    .din173(8'd6),
    .din174(8'd6),
    .din175(8'd5),
    .din176(8'd5),
    .din177(8'd5),
    .din178(8'd5),
    .din179(8'd5),
    .din180(8'd4),
    .din181(8'd4),
    .din182(8'd4),
    .din183(8'd4),
    .din184(8'd4),
    .din185(8'd4),
    .din186(8'd3),
    .din187(8'd3),
    .din188(8'd3),
    .din189(8'd3),
    .din190(8'd3),
    .din191(8'd3),
    .din192(8'd3),
    .din193(8'd3),
    .din194(8'd2),
    .din195(8'd2),
    .din196(8'd2),
    .din197(8'd2),
    .din198(8'd2),
    .din199(8'd2),
    .din200(8'd2),
    .din201(8'd2),
    .din202(8'd2),
    .din203(8'd2),
    .din204(8'd1),
    .din205(8'd1),
    .din206(8'd1),
    .din207(8'd1),
    .din208(8'd1),
    .din209(8'd1),
    .din210(8'd1),
    .din211(8'd1),
    .din212(8'd1),
    .din213(8'd1),
    .din214(8'd1),
    .din215(8'd1),
    .din216(8'd1),
    .din217(8'd1),
    .din218(8'd1),
    .din219(8'd1),
    .din220(8'd0),
    .din221(8'd0),
    .din222(8'd0),
    .din223(8'd0),
    .din224(8'd0),
    .din225(8'd0),
    .din226(8'd0),
    .din227(8'd0),
    .din228(8'd0),
    .din229(8'd0),
    .din230(8'd0),
    .din231(8'd0),
    .din232(8'd0),
    .din233(8'd0),
    .din234(8'd0),
    .din235(8'd0),
    .din236(8'd0),
    .din237(8'd0),
    .din238(8'd0),
    .din239(8'd0),
    .din240(8'd0),
    .din241(8'd0),
    .din242(8'd0),
    .din243(8'd0),
    .din244(8'd0),
    .din245(8'd0),
    .din246(8'd0),
    .din247(8'd0),
    .din248(8'd0),
    .din249(8'd0),
    .din250(8'd0),
    .din251(8'd0),
    .din252(8'd0),
    .din253(8'd0),
    .din254(8'd0),
    .din255(8'd0),
    .def(zext_ln108_2_cast_fu_15704_p513),
    .sel(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0),
    .dout(zext_ln108_2_cast_fu_15704_p515)
);

eclair_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U3(
    .din0(mul_ln108_fu_16740_p0),
    .din1(mul_ln108_fu_16740_p1),
    .dout(mul_ln108_fu_16740_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 10 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 10 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 10 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 10 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 10 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 10 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 10 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 10 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 10 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 10 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 10 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 10 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 10 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 10 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 10 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 10 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 10 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 10 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 10 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 10 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 10 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 10 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 10 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 10 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 10 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 10 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 10 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 10 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 10 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 10 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 10 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 10 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 10 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 10 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 10 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 10 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 10 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 10 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 10 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 10 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 10 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 10 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 10 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 10 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 10 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 10 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 10 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 10 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 10 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 10 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 10 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 10 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 10 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 10 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 10 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 10 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 10 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 10 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 10 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 10 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 10 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 10 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 10 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 10 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 10 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 10 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 10 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 10 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 10 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 10 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 10 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 10 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 10 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 10 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 10 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 10 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 10 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 10 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 10 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 10 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 10 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 10 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 10 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 10 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 10 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 10 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 10 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 10 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 10 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 10 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 10 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 10 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 10 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 10 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 10 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 10 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 10 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 10 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 10 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 10 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 10 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 10 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 10 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 10 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 10 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 10 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 10 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 10 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 10 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 10 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 10 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 10 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 10 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 10 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 10 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 10 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 10 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 10 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 10 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 10 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 10 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 10 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 10 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 10 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 10 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 10 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 10 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 10 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 10 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 10 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 10 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 10 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 10 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 10 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 10 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 10 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 10 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 10 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 10 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 10 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 10 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 10 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 10 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 10 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 10 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 10 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 10 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 10 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 10 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 10 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 10 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 10 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 10 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 10 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 10 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 10 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 10 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 10 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 10 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 10 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 10 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 10 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 10 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 10 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 10 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 10 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 10 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 10 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 10 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 10 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 10 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 10 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 10 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 10 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 10 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 10 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 10 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 10 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 10 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 10 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 10 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 10 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 10 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 10 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 10 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 10 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 10 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 10 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 10 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 10 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 10 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 10 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 10 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 10 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 10 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 10 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 10 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 10 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 10 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 10 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 10 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 10 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 10 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 10 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 10 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 10 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 10 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 10 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 10 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 10 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 10 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 10 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 10 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 10 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 10 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 10 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 10 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 10 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 10 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 10 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 10 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 10 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 10 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 10 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 10 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 10 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 10 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 10 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 10 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 10 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 10 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 10 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 10 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 10 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 10 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 10 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 10 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 10 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 10 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 10 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 10 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 10 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 10 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 10 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 10 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 10 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 10 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 10 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 10 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 10 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 10 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 10 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 10 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
sparsemux_513_8_10_1_1_U4(
    .din0(10'd683),
    .din1(10'd683),
    .din2(10'd683),
    .din3(10'd683),
    .din4(10'd682),
    .din5(10'd682),
    .din6(10'd682),
    .din7(10'd682),
    .din8(10'd682),
    .din9(10'd681),
    .din10(10'd681),
    .din11(10'd681),
    .din12(10'd680),
    .din13(10'd680),
    .din14(10'd680),
    .din15(10'd679),
    .din16(10'd679),
    .din17(10'd678),
    .din18(10'd678),
    .din19(10'd677),
    .din20(10'd677),
    .din21(10'd676),
    .din22(10'd675),
    .din23(10'd675),
    .din24(10'd674),
    .din25(10'd673),
    .din26(10'd673),
    .din27(10'd672),
    .din28(10'd671),
    .din29(10'd670),
    .din30(10'd669),
    .din31(10'd669),
    .din32(10'd668),
    .din33(10'd667),
    .din34(10'd666),
    .din35(10'd665),
    .din36(10'd664),
    .din37(10'd663),
    .din38(10'd662),
    .din39(10'd661),
    .din40(10'd660),
    .din41(10'd659),
    .din42(10'd657),
    .din43(10'd656),
    .din44(10'd655),
    .din45(10'd654),
    .din46(10'd653),
    .din47(10'd651),
    .din48(10'd650),
    .din49(10'd649),
    .din50(10'd647),
    .din51(10'd646),
    .din52(10'd645),
    .din53(10'd643),
    .din54(10'd642),
    .din55(10'd640),
    .din56(10'd639),
    .din57(10'd638),
    .din58(10'd636),
    .din59(10'd635),
    .din60(10'd633),
    .din61(10'd631),
    .din62(10'd630),
    .din63(10'd628),
    .din64(10'd627),
    .din65(10'd625),
    .din66(10'd623),
    .din67(10'd622),
    .din68(10'd620),
    .din69(10'd618),
    .din70(10'd617),
    .din71(10'd615),
    .din72(10'd613),
    .din73(10'd611),
    .din74(10'd609),
    .din75(10'd608),
    .din76(10'd606),
    .din77(10'd604),
    .din78(10'd602),
    .din79(10'd600),
    .din80(10'd598),
    .din81(10'd596),
    .din82(10'd594),
    .din83(10'd592),
    .din84(10'd591),
    .din85(10'd589),
    .din86(10'd587),
    .din87(10'd584),
    .din88(10'd582),
    .din89(10'd580),
    .din90(10'd578),
    .din91(10'd576),
    .din92(10'd574),
    .din93(10'd572),
    .din94(10'd570),
    .din95(10'd568),
    .din96(10'd566),
    .din97(10'd564),
    .din98(10'd561),
    .din99(10'd559),
    .din100(10'd557),
    .din101(10'd555),
    .din102(10'd552),
    .din103(10'd550),
    .din104(10'd548),
    .din105(10'd546),
    .din106(10'd543),
    .din107(10'd541),
    .din108(10'd539),
    .din109(10'd537),
    .din110(10'd534),
    .din111(10'd532),
    .din112(10'd530),
    .din113(10'd527),
    .din114(10'd525),
    .din115(10'd522),
    .din116(10'd520),
    .din117(10'd518),
    .din118(10'd515),
    .din119(10'd513),
    .din120(10'd510),
    .din121(10'd508),
    .din122(10'd506),
    .din123(10'd503),
    .din124(10'd501),
    .din125(10'd498),
    .din126(10'd496),
    .din127(10'd493),
    .din128(10'd491),
    .din129(10'd488),
    .din130(10'd486),
    .din131(10'd483),
    .din132(10'd481),
    .din133(10'd478),
    .din134(10'd476),
    .din135(10'd473),
    .din136(10'd470),
    .din137(10'd468),
    .din138(10'd465),
    .din139(10'd463),
    .din140(10'd460),
    .din141(10'd458),
    .din142(10'd455),
    .din143(10'd452),
    .din144(10'd450),
    .din145(10'd447),
    .din146(10'd445),
    .din147(10'd442),
    .din148(10'd439),
    .din149(10'd437),
    .din150(10'd434),
    .din151(10'd431),
    .din152(10'd429),
    .din153(10'd426),
    .din154(10'd424),
    .din155(10'd421),
    .din156(10'd418),
    .din157(10'd416),
    .din158(10'd413),
    .din159(10'd410),
    .din160(10'd408),
    .din161(10'd405),
    .din162(10'd402),
    .din163(10'd400),
    .din164(10'd397),
    .din165(10'd394),
    .din166(10'd392),
    .din167(10'd389),
    .din168(10'd386),
    .din169(10'd384),
    .din170(10'd381),
    .din171(10'd378),
    .din172(10'd376),
    .din173(10'd373),
    .din174(10'd370),
    .din175(10'd368),
    .din176(10'd365),
    .din177(10'd362),
    .din178(10'd360),
    .din179(10'd357),
    .din180(10'd354),
    .din181(10'd352),
    .din182(10'd349),
    .din183(10'd346),
    .din184(10'd344),
    .din185(10'd341),
    .din186(10'd338),
    .din187(10'd336),
    .din188(10'd333),
    .din189(10'd331),
    .din190(10'd328),
    .din191(10'd325),
    .din192(10'd323),
    .din193(10'd320),
    .din194(10'd317),
    .din195(10'd315),
    .din196(10'd312),
    .din197(10'd310),
    .din198(10'd307),
    .din199(10'd304),
    .din200(10'd302),
    .din201(10'd299),
    .din202(10'd297),
    .din203(10'd294),
    .din204(10'd292),
    .din205(10'd289),
    .din206(10'd286),
    .din207(10'd284),
    .din208(10'd281),
    .din209(10'd279),
    .din210(10'd276),
    .din211(10'd274),
    .din212(10'd271),
    .din213(10'd269),
    .din214(10'd266),
    .din215(10'd264),
    .din216(10'd261),
    .din217(10'd259),
    .din218(10'd256),
    .din219(10'd254),
    .din220(10'd251),
    .din221(10'd249),
    .din222(10'd246),
    .din223(10'd244),
    .din224(10'd242),
    .din225(10'd239),
    .din226(10'd237),
    .din227(10'd234),
    .din228(10'd232),
    .din229(10'd230),
    .din230(10'd227),
    .din231(10'd225),
    .din232(10'd223),
    .din233(10'd220),
    .din234(10'd218),
    .din235(10'd216),
    .din236(10'd214),
    .din237(10'd211),
    .din238(10'd209),
    .din239(10'd207),
    .din240(10'd205),
    .din241(10'd202),
    .din242(10'd200),
    .din243(10'd198),
    .din244(10'd196),
    .din245(10'd194),
    .din246(10'd191),
    .din247(10'd189),
    .din248(10'd187),
    .din249(10'd185),
    .din250(10'd183),
    .din251(10'd181),
    .din252(10'd179),
    .din253(10'd177),
    .din254(10'd175),
    .din255(10'd173),
    .def(zext_ln109_2_cast_fu_16746_p513),
    .sel(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0),
    .dout(zext_ln109_2_cast_fu_16746_p515)
);

eclair_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_10ns_16s_26_1_1_U5(
    .din0(mul_ln109_fu_17782_p0),
    .din1(delta_2_fu_15684_p3),
    .dout(mul_ln109_fu_17782_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 8 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 8 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 8 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 8 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 8 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 8 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 8 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 8 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 8 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 8 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 8 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 8 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 8 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 8 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 8 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 8 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 8 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 8 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 8 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 8 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 8 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 8 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 8 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 8 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 8 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 8 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 8 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 8 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 8 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 8 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 8 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 8 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 8 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 8 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 8 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 8 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 8 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 8 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 8 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 8 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 8 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 8 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 8 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 8 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 8 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 8 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 8 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 8 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 8 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 8 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 8 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 8 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 8 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 8 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 8 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 8 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 8 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 8 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 8 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 8 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 8 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 8 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 8 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 8 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 8 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 8 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 8 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 8 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 8 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 8 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 8 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 8 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 8 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 8 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 8 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 8 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 8 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 8 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 8 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 8 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 8 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 8 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 8 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 8 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 8 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 8 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 8 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 8 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 8 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 8 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 8 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 8 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 8 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 8 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 8 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 8 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 8 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 8 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 8 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 8 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 8 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 8 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 8 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 8 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 8 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 8 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 8 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 8 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 8 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 8 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 8 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 8 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 8 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 8 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 8 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 8 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 8 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 8 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 8 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 8 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 8 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 8 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 8 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 8 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 8 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 8 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 8 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 8 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 8 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 8 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 8 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 8 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 8 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 8 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 8 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 8 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 8 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 8 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 8 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 8 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 8 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 8 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 8 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 8 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 8 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 8 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 8 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 8 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 8 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 8 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 8 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 8 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 8 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 8 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 8 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 8 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 8 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 8 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 8 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 8 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 8 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 8 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 8 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 8 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 8 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 8 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 8 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 8 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 8 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 8 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 8 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 8 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 8 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 8 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 8 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 8 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 8 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 8 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 8 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 8 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 8 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 8 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 8 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 8 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 8 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 8 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 8 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 8 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 8 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 8 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 8 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 8 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 8 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 8 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 8 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 8 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 8 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 8 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 8 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 8 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 8 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 8 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 8 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 8 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 8 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 8 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 8 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 8 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 8 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 8 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 8 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 8 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 8 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 8 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 8 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 8 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 8 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 8 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 8 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 8 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 8 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 8 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 8 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 8 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 8 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 8 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 8 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 8 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 8 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 8 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 8 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 8 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 8 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 8 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 8 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 8 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 8 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 8 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 8 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 8 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
sparsemux_513_8_8_1_1_U6(
    .din0(8'd171),
    .din1(8'd169),
    .din2(8'd167),
    .din3(8'd165),
    .din4(8'd163),
    .din5(8'd161),
    .din6(8'd159),
    .din7(8'd157),
    .din8(8'd155),
    .din9(8'd153),
    .din10(8'd151),
    .din11(8'd150),
    .din12(8'd148),
    .din13(8'd146),
    .din14(8'd144),
    .din15(8'd142),
    .din16(8'd141),
    .din17(8'd139),
    .din18(8'd137),
    .din19(8'd135),
    .din20(8'd134),
    .din21(8'd132),
    .din22(8'd130),
    .din23(8'd129),
    .din24(8'd127),
    .din25(8'd125),
    .din26(8'd124),
    .din27(8'd122),
    .din28(8'd121),
    .din29(8'd119),
    .din30(8'd117),
    .din31(8'd116),
    .din32(8'd114),
    .din33(8'd113),
    .din34(8'd111),
    .din35(8'd110),
    .din36(8'd108),
    .din37(8'd107),
    .din38(8'd105),
    .din39(8'd104),
    .din40(8'd103),
    .din41(8'd101),
    .din42(8'd100),
    .din43(8'd98),
    .din44(8'd97),
    .din45(8'd96),
    .din46(8'd94),
    .din47(8'd93),
    .din48(8'd92),
    .din49(8'd90),
    .din50(8'd89),
    .din51(8'd88),
    .din52(8'd86),
    .din53(8'd85),
    .din54(8'd84),
    .din55(8'd83),
    .din56(8'd81),
    .din57(8'd80),
    .din58(8'd79),
    .din59(8'd78),
    .din60(8'd77),
    .din61(8'd75),
    .din62(8'd74),
    .din63(8'd73),
    .din64(8'd72),
    .din65(8'd71),
    .din66(8'd70),
    .din67(8'd69),
    .din68(8'd68),
    .din69(8'd67),
    .din70(8'd65),
    .din71(8'd64),
    .din72(8'd63),
    .din73(8'd62),
    .din74(8'd61),
    .din75(8'd60),
    .din76(8'd59),
    .din77(8'd58),
    .din78(8'd57),
    .din79(8'd56),
    .din80(8'd55),
    .din81(8'd55),
    .din82(8'd54),
    .din83(8'd53),
    .din84(8'd52),
    .din85(8'd51),
    .din86(8'd50),
    .din87(8'd49),
    .din88(8'd48),
    .din89(8'd47),
    .din90(8'd47),
    .din91(8'd46),
    .din92(8'd45),
    .din93(8'd44),
    .din94(8'd43),
    .din95(8'd42),
    .din96(8'd42),
    .din97(8'd41),
    .din98(8'd40),
    .din99(8'd39),
    .din100(8'd39),
    .din101(8'd38),
    .din102(8'd37),
    .din103(8'd36),
    .din104(8'd36),
    .din105(8'd35),
    .din106(8'd34),
    .din107(8'd34),
    .din108(8'd33),
    .din109(8'd32),
    .din110(8'd32),
    .din111(8'd31),
    .din112(8'd30),
    .din113(8'd30),
    .din114(8'd29),
    .din115(8'd29),
    .din116(8'd28),
    .din117(8'd27),
    .din118(8'd27),
    .din119(8'd26),
    .din120(8'd26),
    .din121(8'd25),
    .din122(8'd24),
    .din123(8'd24),
    .din124(8'd23),
    .din125(8'd23),
    .din126(8'd22),
    .din127(8'd22),
    .din128(8'd21),
    .din129(8'd21),
    .din130(8'd20),
    .din131(8'd20),
    .din132(8'd19),
    .din133(8'd19),
    .din134(8'd18),
    .din135(8'd18),
    .din136(8'd18),
    .din137(8'd17),
    .din138(8'd17),
    .din139(8'd16),
    .din140(8'd16),
    .din141(8'd15),
    .din142(8'd15),
    .din143(8'd15),
    .din144(8'd14),
    .din145(8'd14),
    .din146(8'd14),
    .din147(8'd13),
    .din148(8'd13),
    .din149(8'd12),
    .din150(8'd12),
    .din151(8'd12),
    .din152(8'd11),
    .din153(8'd11),
    .din154(8'd11),
    .din155(8'd10),
    .din156(8'd10),
    .din157(8'd10),
    .din158(8'd10),
    .din159(8'd9),
    .din160(8'd9),
    .din161(8'd9),
    .din162(8'd8),
    .din163(8'd8),
    .din164(8'd8),
    .din165(8'd8),
    .din166(8'd7),
    .din167(8'd7),
    .din168(8'd7),
    .din169(8'd7),
    .din170(8'd6),
    .din171(8'd6),
    .din172(8'd6),
    .din173(8'd6),
    .din174(8'd6),
    .din175(8'd5),
    .din176(8'd5),
    .din177(8'd5),
    .din178(8'd5),
    .din179(8'd5),
    .din180(8'd4),
    .din181(8'd4),
    .din182(8'd4),
    .din183(8'd4),
    .din184(8'd4),
    .din185(8'd4),
    .din186(8'd3),
    .din187(8'd3),
    .din188(8'd3),
    .din189(8'd3),
    .din190(8'd3),
    .din191(8'd3),
    .din192(8'd3),
    .din193(8'd3),
    .din194(8'd2),
    .din195(8'd2),
    .din196(8'd2),
    .din197(8'd2),
    .din198(8'd2),
    .din199(8'd2),
    .din200(8'd2),
    .din201(8'd2),
    .din202(8'd2),
    .din203(8'd2),
    .din204(8'd1),
    .din205(8'd1),
    .din206(8'd1),
    .din207(8'd1),
    .din208(8'd1),
    .din209(8'd1),
    .din210(8'd1),
    .din211(8'd1),
    .din212(8'd1),
    .din213(8'd1),
    .din214(8'd1),
    .din215(8'd1),
    .din216(8'd1),
    .din217(8'd1),
    .din218(8'd1),
    .din219(8'd1),
    .din220(8'd0),
    .din221(8'd0),
    .din222(8'd0),
    .din223(8'd0),
    .din224(8'd0),
    .din225(8'd0),
    .din226(8'd0),
    .din227(8'd0),
    .din228(8'd0),
    .din229(8'd0),
    .din230(8'd0),
    .din231(8'd0),
    .din232(8'd0),
    .din233(8'd0),
    .din234(8'd0),
    .din235(8'd0),
    .din236(8'd0),
    .din237(8'd0),
    .din238(8'd0),
    .din239(8'd0),
    .din240(8'd0),
    .din241(8'd0),
    .din242(8'd0),
    .din243(8'd0),
    .din244(8'd0),
    .din245(8'd0),
    .din246(8'd0),
    .din247(8'd0),
    .din248(8'd0),
    .din249(8'd0),
    .din250(8'd0),
    .din251(8'd0),
    .din252(8'd0),
    .din253(8'd0),
    .din254(8'd0),
    .din255(8'd0),
    .def(zext_ln108_3_cast_fu_17792_p513),
    .sel(eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1),
    .dout(zext_ln108_3_cast_fu_17792_p515)
);

eclair_mul_8ns_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_8ns_16s_24_1_1_U7(
    .din0(mul_ln108_1_fu_18828_p0),
    .din1(mul_ln108_1_fu_18828_p1),
    .dout(mul_ln108_1_fu_18828_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_17_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_17_3_16_1_1_U8(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i),
    .din3(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa),
    .din4(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa),
    .din5(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa),
    .din6(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa),
    .din7(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa),
    .def(tmp_s_fu_18930_p17),
    .sel(tmp_s_fu_18930_p18),
    .dout(tmp_s_fu_18930_p19)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 10 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 10 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 10 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 10 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 10 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 10 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 10 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 10 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 10 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 10 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 10 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 10 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 10 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 10 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 10 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 10 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 10 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 10 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 10 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 10 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 10 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 10 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 10 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 10 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 10 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 10 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 10 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 10 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 10 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 10 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 10 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 10 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 10 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 10 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 10 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 10 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 10 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 10 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 10 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 10 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 10 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 10 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 10 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 10 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 10 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 10 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 10 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 10 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 10 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 10 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 10 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 10 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 10 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 10 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 10 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 10 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 10 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 10 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 10 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 10 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 10 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 10 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 10 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 10 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 10 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 10 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 10 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 10 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 10 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 10 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 10 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 10 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 10 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 10 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 10 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 10 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 10 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 10 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 10 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 10 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 10 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 10 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 10 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 10 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 10 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 10 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 10 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 10 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 10 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 10 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 10 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 10 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 10 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 10 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 10 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 10 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 10 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 10 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 10 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 10 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 10 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 10 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 10 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 10 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 10 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 10 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 10 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 10 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 10 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 10 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 10 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 10 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 10 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 10 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 10 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 10 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 10 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 10 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 10 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 10 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 10 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 10 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 10 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 10 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 10 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 10 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 10 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 10 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 10 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 10 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 10 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 10 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 10 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 10 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 10 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 10 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 10 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 10 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 10 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 10 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 10 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 10 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 10 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 10 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 10 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 10 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 10 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 10 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 10 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 10 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 10 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 10 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 10 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 10 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 10 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 10 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 10 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 10 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 10 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 10 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 10 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 10 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 10 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 10 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 10 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 10 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 10 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 10 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 10 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 10 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 10 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 10 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 10 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 10 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 10 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 10 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 10 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 10 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 10 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 10 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 10 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 10 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 10 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 10 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 10 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 10 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 10 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 10 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 10 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 10 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 10 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 10 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 10 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 10 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 10 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 10 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 10 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 10 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 10 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 10 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 10 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 10 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 10 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 10 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 10 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 10 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 10 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 10 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 10 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 10 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 10 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 10 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 10 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 10 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 10 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 10 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 10 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 10 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 10 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 10 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 10 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 10 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 10 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 10 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 10 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 10 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 10 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 10 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 10 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 10 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 10 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 10 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 10 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 10 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 10 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 10 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 10 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 10 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 10 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 10 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 10 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 10 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 10 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 10 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 10 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 10 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 10 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 10 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 10 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 10 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 10 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 10 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 10 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
sparsemux_513_8_10_1_1_U9(
    .din0(10'd171),
    .din1(10'd173),
    .din2(10'd175),
    .din3(10'd177),
    .din4(10'd179),
    .din5(10'd181),
    .din6(10'd183),
    .din7(10'd185),
    .din8(10'd187),
    .din9(10'd189),
    .din10(10'd191),
    .din11(10'd194),
    .din12(10'd196),
    .din13(10'd198),
    .din14(10'd200),
    .din15(10'd202),
    .din16(10'd205),
    .din17(10'd207),
    .din18(10'd209),
    .din19(10'd211),
    .din20(10'd214),
    .din21(10'd216),
    .din22(10'd218),
    .din23(10'd220),
    .din24(10'd223),
    .din25(10'd225),
    .din26(10'd227),
    .din27(10'd230),
    .din28(10'd232),
    .din29(10'd234),
    .din30(10'd237),
    .din31(10'd239),
    .din32(10'd242),
    .din33(10'd244),
    .din34(10'd246),
    .din35(10'd249),
    .din36(10'd251),
    .din37(10'd254),
    .din38(10'd256),
    .din39(10'd259),
    .din40(10'd261),
    .din41(10'd264),
    .din42(10'd266),
    .din43(10'd269),
    .din44(10'd271),
    .din45(10'd274),
    .din46(10'd276),
    .din47(10'd279),
    .din48(10'd281),
    .din49(10'd284),
    .din50(10'd286),
    .din51(10'd289),
    .din52(10'd292),
    .din53(10'd294),
    .din54(10'd297),
    .din55(10'd299),
    .din56(10'd302),
    .din57(10'd304),
    .din58(10'd307),
    .din59(10'd310),
    .din60(10'd312),
    .din61(10'd315),
    .din62(10'd317),
    .din63(10'd320),
    .din64(10'd323),
    .din65(10'd325),
    .din66(10'd328),
    .din67(10'd331),
    .din68(10'd333),
    .din69(10'd336),
    .din70(10'd338),
    .din71(10'd341),
    .din72(10'd344),
    .din73(10'd346),
    .din74(10'd349),
    .din75(10'd352),
    .din76(10'd354),
    .din77(10'd357),
    .din78(10'd360),
    .din79(10'd362),
    .din80(10'd365),
    .din81(10'd368),
    .din82(10'd370),
    .din83(10'd373),
    .din84(10'd376),
    .din85(10'd378),
    .din86(10'd381),
    .din87(10'd384),
    .din88(10'd386),
    .din89(10'd389),
    .din90(10'd392),
    .din91(10'd394),
    .din92(10'd397),
    .din93(10'd400),
    .din94(10'd402),
    .din95(10'd405),
    .din96(10'd408),
    .din97(10'd410),
    .din98(10'd413),
    .din99(10'd416),
    .din100(10'd418),
    .din101(10'd421),
    .din102(10'd424),
    .din103(10'd426),
    .din104(10'd429),
    .din105(10'd431),
    .din106(10'd434),
    .din107(10'd437),
    .din108(10'd439),
    .din109(10'd442),
    .din110(10'd445),
    .din111(10'd447),
    .din112(10'd450),
    .din113(10'd452),
    .din114(10'd455),
    .din115(10'd458),
    .din116(10'd460),
    .din117(10'd463),
    .din118(10'd465),
    .din119(10'd468),
    .din120(10'd470),
    .din121(10'd473),
    .din122(10'd476),
    .din123(10'd478),
    .din124(10'd481),
    .din125(10'd483),
    .din126(10'd486),
    .din127(10'd488),
    .din128(10'd491),
    .din129(10'd493),
    .din130(10'd496),
    .din131(10'd498),
    .din132(10'd501),
    .din133(10'd503),
    .din134(10'd506),
    .din135(10'd508),
    .din136(10'd510),
    .din137(10'd513),
    .din138(10'd515),
    .din139(10'd518),
    .din140(10'd520),
    .din141(10'd522),
    .din142(10'd525),
    .din143(10'd527),
    .din144(10'd530),
    .din145(10'd532),
    .din146(10'd534),
    .din147(10'd537),
    .din148(10'd539),
    .din149(10'd541),
    .din150(10'd543),
    .din151(10'd546),
    .din152(10'd548),
    .din153(10'd550),
    .din154(10'd552),
    .din155(10'd555),
    .din156(10'd557),
    .din157(10'd559),
    .din158(10'd561),
    .din159(10'd564),
    .din160(10'd566),
    .din161(10'd568),
    .din162(10'd570),
    .din163(10'd572),
    .din164(10'd574),
    .din165(10'd576),
    .din166(10'd578),
    .din167(10'd580),
    .din168(10'd582),
    .din169(10'd584),
    .din170(10'd587),
    .din171(10'd589),
    .din172(10'd591),
    .din173(10'd592),
    .din174(10'd594),
    .din175(10'd596),
    .din176(10'd598),
    .din177(10'd600),
    .din178(10'd602),
    .din179(10'd604),
    .din180(10'd606),
    .din181(10'd608),
    .din182(10'd609),
    .din183(10'd611),
    .din184(10'd613),
    .din185(10'd615),
    .din186(10'd617),
    .din187(10'd618),
    .din188(10'd620),
    .din189(10'd622),
    .din190(10'd623),
    .din191(10'd625),
    .din192(10'd627),
    .din193(10'd628),
    .din194(10'd630),
    .din195(10'd631),
    .din196(10'd633),
    .din197(10'd635),
    .din198(10'd636),
    .din199(10'd638),
    .din200(10'd639),
    .din201(10'd640),
    .din202(10'd642),
    .din203(10'd643),
    .din204(10'd645),
    .din205(10'd646),
    .din206(10'd647),
    .din207(10'd649),
    .din208(10'd650),
    .din209(10'd651),
    .din210(10'd653),
    .din211(10'd654),
    .din212(10'd655),
    .din213(10'd656),
    .din214(10'd657),
    .din215(10'd659),
    .din216(10'd660),
    .din217(10'd661),
    .din218(10'd662),
    .din219(10'd663),
    .din220(10'd664),
    .din221(10'd665),
    .din222(10'd666),
    .din223(10'd667),
    .din224(10'd668),
    .din225(10'd669),
    .din226(10'd669),
    .din227(10'd670),
    .din228(10'd671),
    .din229(10'd672),
    .din230(10'd673),
    .din231(10'd673),
    .din232(10'd674),
    .din233(10'd675),
    .din234(10'd675),
    .din235(10'd676),
    .din236(10'd677),
    .din237(10'd677),
    .din238(10'd678),
    .din239(10'd678),
    .din240(10'd679),
    .din241(10'd679),
    .din242(10'd680),
    .din243(10'd680),
    .din244(10'd680),
    .din245(10'd681),
    .din246(10'd681),
    .din247(10'd681),
    .din248(10'd682),
    .din249(10'd682),
    .din250(10'd682),
    .din251(10'd682),
    .din252(10'd682),
    .din253(10'd683),
    .din254(10'd683),
    .din255(10'd683),
    .def(zext_ln110_2_cast_fu_19074_p513),
    .sel(u_index_reg_26047),
    .dout(zext_ln110_2_cast_fu_19074_p515)
);

eclair_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_10ns_16s_26_1_1_U10(
    .din0(mul_ln110_fu_20109_p0),
    .din1(mul_ln110_fu_20109_p1),
    .dout(mul_ln110_fu_20109_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_17_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_17_3_16_1_1_U11(
    .din0(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i),
    .din1(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i),
    .din2(p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i),
    .din3(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa),
    .din4(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa),
    .din5(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa),
    .din6(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa),
    .din7(ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa),
    .def(tmp_49_fu_20210_p17),
    .sel(tmp_49_fu_20210_p18),
    .dout(tmp_49_fu_20210_p19)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 10 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 10 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 10 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 10 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 10 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 10 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 10 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 10 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 10 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 10 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 10 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 10 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 10 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 10 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 10 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 10 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 10 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 10 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 10 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 10 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 10 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 10 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 10 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 10 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 10 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 10 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 10 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 10 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 10 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 10 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 10 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 10 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 10 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 10 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 10 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 10 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 10 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 10 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 10 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 10 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 10 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 10 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 10 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 10 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 10 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 10 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 10 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 10 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 10 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 10 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 10 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 10 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 10 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 10 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 10 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 10 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 10 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 10 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 10 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 10 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 10 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 10 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 10 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 10 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 10 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 10 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 10 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 10 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 10 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 10 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 10 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 10 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 10 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 10 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 10 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 10 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 10 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 10 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 10 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 10 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 10 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 10 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 10 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 10 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 10 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 10 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 10 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 10 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 10 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 10 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 10 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 10 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 10 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 10 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 10 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 10 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 10 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 10 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 10 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 10 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 10 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 10 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 10 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 10 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 10 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 10 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 10 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 10 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 10 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 10 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 10 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 10 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 10 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 10 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 10 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 10 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 10 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 10 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 10 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 10 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 10 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 10 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 10 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 10 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 10 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 10 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 10 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 10 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 10 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 10 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 10 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 10 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 10 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 10 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 10 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 10 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 10 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 10 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 10 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 10 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 10 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 10 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 10 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 10 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 10 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 10 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 10 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 10 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 10 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 10 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 10 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 10 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 10 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 10 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 10 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 10 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 10 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 10 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 10 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 10 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 10 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 10 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 10 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 10 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 10 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 10 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 10 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 10 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 10 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 10 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 10 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 10 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 10 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 10 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 10 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 10 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 10 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 10 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 10 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 10 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 10 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 10 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 10 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 10 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 10 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 10 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 10 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 10 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 10 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 10 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 10 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 10 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 10 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 10 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 10 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 10 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 10 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 10 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 10 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 10 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 10 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 10 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 10 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 10 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 10 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 10 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 10 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 10 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 10 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 10 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 10 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 10 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 10 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 10 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 10 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 10 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 10 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 10 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 10 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 10 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 10 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 10 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 10 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 10 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 10 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 10 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 10 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 10 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 10 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 10 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 10 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 10 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 10 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 10 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 10 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 10 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 10 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 10 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 10 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 10 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 10 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 10 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 10 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 10 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 10 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 10 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 10 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 10 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 10 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 10 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 10 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 10 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 10 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
sparsemux_513_8_10_1_1_U12(
    .din0(10'd683),
    .din1(10'd683),
    .din2(10'd683),
    .din3(10'd683),
    .din4(10'd682),
    .din5(10'd682),
    .din6(10'd682),
    .din7(10'd682),
    .din8(10'd682),
    .din9(10'd681),
    .din10(10'd681),
    .din11(10'd681),
    .din12(10'd680),
    .din13(10'd680),
    .din14(10'd680),
    .din15(10'd679),
    .din16(10'd679),
    .din17(10'd678),
    .din18(10'd678),
    .din19(10'd677),
    .din20(10'd677),
    .din21(10'd676),
    .din22(10'd675),
    .din23(10'd675),
    .din24(10'd674),
    .din25(10'd673),
    .din26(10'd673),
    .din27(10'd672),
    .din28(10'd671),
    .din29(10'd670),
    .din30(10'd669),
    .din31(10'd669),
    .din32(10'd668),
    .din33(10'd667),
    .din34(10'd666),
    .din35(10'd665),
    .din36(10'd664),
    .din37(10'd663),
    .din38(10'd662),
    .din39(10'd661),
    .din40(10'd660),
    .din41(10'd659),
    .din42(10'd657),
    .din43(10'd656),
    .din44(10'd655),
    .din45(10'd654),
    .din46(10'd653),
    .din47(10'd651),
    .din48(10'd650),
    .din49(10'd649),
    .din50(10'd647),
    .din51(10'd646),
    .din52(10'd645),
    .din53(10'd643),
    .din54(10'd642),
    .din55(10'd640),
    .din56(10'd639),
    .din57(10'd638),
    .din58(10'd636),
    .din59(10'd635),
    .din60(10'd633),
    .din61(10'd631),
    .din62(10'd630),
    .din63(10'd628),
    .din64(10'd627),
    .din65(10'd625),
    .din66(10'd623),
    .din67(10'd622),
    .din68(10'd620),
    .din69(10'd618),
    .din70(10'd617),
    .din71(10'd615),
    .din72(10'd613),
    .din73(10'd611),
    .din74(10'd609),
    .din75(10'd608),
    .din76(10'd606),
    .din77(10'd604),
    .din78(10'd602),
    .din79(10'd600),
    .din80(10'd598),
    .din81(10'd596),
    .din82(10'd594),
    .din83(10'd592),
    .din84(10'd591),
    .din85(10'd589),
    .din86(10'd587),
    .din87(10'd584),
    .din88(10'd582),
    .din89(10'd580),
    .din90(10'd578),
    .din91(10'd576),
    .din92(10'd574),
    .din93(10'd572),
    .din94(10'd570),
    .din95(10'd568),
    .din96(10'd566),
    .din97(10'd564),
    .din98(10'd561),
    .din99(10'd559),
    .din100(10'd557),
    .din101(10'd555),
    .din102(10'd552),
    .din103(10'd550),
    .din104(10'd548),
    .din105(10'd546),
    .din106(10'd543),
    .din107(10'd541),
    .din108(10'd539),
    .din109(10'd537),
    .din110(10'd534),
    .din111(10'd532),
    .din112(10'd530),
    .din113(10'd527),
    .din114(10'd525),
    .din115(10'd522),
    .din116(10'd520),
    .din117(10'd518),
    .din118(10'd515),
    .din119(10'd513),
    .din120(10'd510),
    .din121(10'd508),
    .din122(10'd506),
    .din123(10'd503),
    .din124(10'd501),
    .din125(10'd498),
    .din126(10'd496),
    .din127(10'd493),
    .din128(10'd491),
    .din129(10'd488),
    .din130(10'd486),
    .din131(10'd483),
    .din132(10'd481),
    .din133(10'd478),
    .din134(10'd476),
    .din135(10'd473),
    .din136(10'd470),
    .din137(10'd468),
    .din138(10'd465),
    .din139(10'd463),
    .din140(10'd460),
    .din141(10'd458),
    .din142(10'd455),
    .din143(10'd452),
    .din144(10'd450),
    .din145(10'd447),
    .din146(10'd445),
    .din147(10'd442),
    .din148(10'd439),
    .din149(10'd437),
    .din150(10'd434),
    .din151(10'd431),
    .din152(10'd429),
    .din153(10'd426),
    .din154(10'd424),
    .din155(10'd421),
    .din156(10'd418),
    .din157(10'd416),
    .din158(10'd413),
    .din159(10'd410),
    .din160(10'd408),
    .din161(10'd405),
    .din162(10'd402),
    .din163(10'd400),
    .din164(10'd397),
    .din165(10'd394),
    .din166(10'd392),
    .din167(10'd389),
    .din168(10'd386),
    .din169(10'd384),
    .din170(10'd381),
    .din171(10'd378),
    .din172(10'd376),
    .din173(10'd373),
    .din174(10'd370),
    .din175(10'd368),
    .din176(10'd365),
    .din177(10'd362),
    .din178(10'd360),
    .din179(10'd357),
    .din180(10'd354),
    .din181(10'd352),
    .din182(10'd349),
    .din183(10'd346),
    .din184(10'd344),
    .din185(10'd341),
    .din186(10'd338),
    .din187(10'd336),
    .din188(10'd333),
    .din189(10'd331),
    .din190(10'd328),
    .din191(10'd325),
    .din192(10'd323),
    .din193(10'd320),
    .din194(10'd317),
    .din195(10'd315),
    .din196(10'd312),
    .din197(10'd310),
    .din198(10'd307),
    .din199(10'd304),
    .din200(10'd302),
    .din201(10'd299),
    .din202(10'd297),
    .din203(10'd294),
    .din204(10'd292),
    .din205(10'd289),
    .din206(10'd286),
    .din207(10'd284),
    .din208(10'd281),
    .din209(10'd279),
    .din210(10'd276),
    .din211(10'd274),
    .din212(10'd271),
    .din213(10'd269),
    .din214(10'd266),
    .din215(10'd264),
    .din216(10'd261),
    .din217(10'd259),
    .din218(10'd256),
    .din219(10'd254),
    .din220(10'd251),
    .din221(10'd249),
    .din222(10'd246),
    .din223(10'd244),
    .din224(10'd242),
    .din225(10'd239),
    .din226(10'd237),
    .din227(10'd234),
    .din228(10'd232),
    .din229(10'd230),
    .din230(10'd227),
    .din231(10'd225),
    .din232(10'd223),
    .din233(10'd220),
    .din234(10'd218),
    .din235(10'd216),
    .din236(10'd214),
    .din237(10'd211),
    .din238(10'd209),
    .din239(10'd207),
    .din240(10'd205),
    .din241(10'd202),
    .din242(10'd200),
    .din243(10'd198),
    .din244(10'd196),
    .din245(10'd194),
    .din246(10'd191),
    .din247(10'd189),
    .din248(10'd187),
    .din249(10'd185),
    .din250(10'd183),
    .din251(10'd181),
    .din252(10'd179),
    .din253(10'd177),
    .din254(10'd175),
    .din255(10'd173),
    .def(zext_ln109_3_cast_fu_20354_p513),
    .sel(u_index_1_reg_26065),
    .dout(zext_ln109_3_cast_fu_20354_p515)
);

eclair_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_10ns_16s_26_1_1_U13(
    .din0(mul_ln109_1_fu_21389_p0),
    .din1(mul_ln109_1_fu_21389_p1),
    .dout(mul_ln109_1_fu_21389_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 10 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 10 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 10 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 10 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 10 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 10 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 10 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 10 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 10 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 10 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 10 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 10 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 10 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 10 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 10 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 10 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 10 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 10 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 10 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 10 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 10 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 10 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 10 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 10 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 10 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 10 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 10 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 10 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 10 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 10 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 10 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 10 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 10 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 10 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 10 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 10 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 10 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 10 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 10 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 10 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 10 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 10 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 10 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 10 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 10 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 10 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 10 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 10 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 10 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 10 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 10 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 10 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 10 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 10 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 10 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 10 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 10 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 10 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 10 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 10 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 10 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 10 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 10 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 10 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 10 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 10 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 10 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 10 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 10 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 10 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 10 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 10 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 10 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 10 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 10 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 10 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 10 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 10 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 10 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 10 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 10 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 10 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 10 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 10 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 10 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 10 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 10 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 10 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 10 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 10 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 10 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 10 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 10 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 10 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 10 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 10 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 10 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 10 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 10 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 10 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 10 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 10 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 10 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 10 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 10 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 10 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 10 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 10 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 10 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 10 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 10 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 10 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 10 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 10 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 10 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 10 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 10 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 10 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 10 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 10 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 10 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 10 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 10 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 10 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 10 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 10 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 10 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 10 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 10 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 10 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 10 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 10 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 10 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 10 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 10 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 10 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 10 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 10 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 10 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 10 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 10 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 10 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 10 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 10 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 10 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 10 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 10 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 10 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 10 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 10 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 10 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 10 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 10 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 10 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 10 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 10 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 10 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 10 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 10 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 10 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 10 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 10 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 10 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 10 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 10 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 10 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 10 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 10 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 10 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 10 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 10 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 10 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 10 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 10 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 10 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 10 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 10 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 10 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 10 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 10 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 10 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 10 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 10 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 10 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 10 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 10 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 10 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 10 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 10 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 10 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 10 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 10 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 10 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 10 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 10 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 10 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 10 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 10 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 10 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 10 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 10 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 10 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 10 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 10 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 10 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 10 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 10 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 10 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 10 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 10 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 10 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 10 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 10 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 10 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 10 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 10 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 10 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 10 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 10 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 10 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 10 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 10 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 10 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 10 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 10 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 10 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 10 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 10 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 10 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 10 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 10 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 10 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 10 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 10 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 10 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 10 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 10 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 10 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 10 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 10 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 10 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 10 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 10 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 10 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 10 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 10 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 10 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 10 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 10 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 10 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 10 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 10 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 10 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 10 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 10 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 10 ),
    .def_WIDTH( 10 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
sparsemux_513_8_10_1_1_U14(
    .din0(10'd171),
    .din1(10'd173),
    .din2(10'd175),
    .din3(10'd177),
    .din4(10'd179),
    .din5(10'd181),
    .din6(10'd183),
    .din7(10'd185),
    .din8(10'd187),
    .din9(10'd189),
    .din10(10'd191),
    .din11(10'd194),
    .din12(10'd196),
    .din13(10'd198),
    .din14(10'd200),
    .din15(10'd202),
    .din16(10'd205),
    .din17(10'd207),
    .din18(10'd209),
    .din19(10'd211),
    .din20(10'd214),
    .din21(10'd216),
    .din22(10'd218),
    .din23(10'd220),
    .din24(10'd223),
    .din25(10'd225),
    .din26(10'd227),
    .din27(10'd230),
    .din28(10'd232),
    .din29(10'd234),
    .din30(10'd237),
    .din31(10'd239),
    .din32(10'd242),
    .din33(10'd244),
    .din34(10'd246),
    .din35(10'd249),
    .din36(10'd251),
    .din37(10'd254),
    .din38(10'd256),
    .din39(10'd259),
    .din40(10'd261),
    .din41(10'd264),
    .din42(10'd266),
    .din43(10'd269),
    .din44(10'd271),
    .din45(10'd274),
    .din46(10'd276),
    .din47(10'd279),
    .din48(10'd281),
    .din49(10'd284),
    .din50(10'd286),
    .din51(10'd289),
    .din52(10'd292),
    .din53(10'd294),
    .din54(10'd297),
    .din55(10'd299),
    .din56(10'd302),
    .din57(10'd304),
    .din58(10'd307),
    .din59(10'd310),
    .din60(10'd312),
    .din61(10'd315),
    .din62(10'd317),
    .din63(10'd320),
    .din64(10'd323),
    .din65(10'd325),
    .din66(10'd328),
    .din67(10'd331),
    .din68(10'd333),
    .din69(10'd336),
    .din70(10'd338),
    .din71(10'd341),
    .din72(10'd344),
    .din73(10'd346),
    .din74(10'd349),
    .din75(10'd352),
    .din76(10'd354),
    .din77(10'd357),
    .din78(10'd360),
    .din79(10'd362),
    .din80(10'd365),
    .din81(10'd368),
    .din82(10'd370),
    .din83(10'd373),
    .din84(10'd376),
    .din85(10'd378),
    .din86(10'd381),
    .din87(10'd384),
    .din88(10'd386),
    .din89(10'd389),
    .din90(10'd392),
    .din91(10'd394),
    .din92(10'd397),
    .din93(10'd400),
    .din94(10'd402),
    .din95(10'd405),
    .din96(10'd408),
    .din97(10'd410),
    .din98(10'd413),
    .din99(10'd416),
    .din100(10'd418),
    .din101(10'd421),
    .din102(10'd424),
    .din103(10'd426),
    .din104(10'd429),
    .din105(10'd431),
    .din106(10'd434),
    .din107(10'd437),
    .din108(10'd439),
    .din109(10'd442),
    .din110(10'd445),
    .din111(10'd447),
    .din112(10'd450),
    .din113(10'd452),
    .din114(10'd455),
    .din115(10'd458),
    .din116(10'd460),
    .din117(10'd463),
    .din118(10'd465),
    .din119(10'd468),
    .din120(10'd470),
    .din121(10'd473),
    .din122(10'd476),
    .din123(10'd478),
    .din124(10'd481),
    .din125(10'd483),
    .din126(10'd486),
    .din127(10'd488),
    .din128(10'd491),
    .din129(10'd493),
    .din130(10'd496),
    .din131(10'd498),
    .din132(10'd501),
    .din133(10'd503),
    .din134(10'd506),
    .din135(10'd508),
    .din136(10'd510),
    .din137(10'd513),
    .din138(10'd515),
    .din139(10'd518),
    .din140(10'd520),
    .din141(10'd522),
    .din142(10'd525),
    .din143(10'd527),
    .din144(10'd530),
    .din145(10'd532),
    .din146(10'd534),
    .din147(10'd537),
    .din148(10'd539),
    .din149(10'd541),
    .din150(10'd543),
    .din151(10'd546),
    .din152(10'd548),
    .din153(10'd550),
    .din154(10'd552),
    .din155(10'd555),
    .din156(10'd557),
    .din157(10'd559),
    .din158(10'd561),
    .din159(10'd564),
    .din160(10'd566),
    .din161(10'd568),
    .din162(10'd570),
    .din163(10'd572),
    .din164(10'd574),
    .din165(10'd576),
    .din166(10'd578),
    .din167(10'd580),
    .din168(10'd582),
    .din169(10'd584),
    .din170(10'd587),
    .din171(10'd589),
    .din172(10'd591),
    .din173(10'd592),
    .din174(10'd594),
    .din175(10'd596),
    .din176(10'd598),
    .din177(10'd600),
    .din178(10'd602),
    .din179(10'd604),
    .din180(10'd606),
    .din181(10'd608),
    .din182(10'd609),
    .din183(10'd611),
    .din184(10'd613),
    .din185(10'd615),
    .din186(10'd617),
    .din187(10'd618),
    .din188(10'd620),
    .din189(10'd622),
    .din190(10'd623),
    .din191(10'd625),
    .din192(10'd627),
    .din193(10'd628),
    .din194(10'd630),
    .din195(10'd631),
    .din196(10'd633),
    .din197(10'd635),
    .din198(10'd636),
    .din199(10'd638),
    .din200(10'd639),
    .din201(10'd640),
    .din202(10'd642),
    .din203(10'd643),
    .din204(10'd645),
    .din205(10'd646),
    .din206(10'd647),
    .din207(10'd649),
    .din208(10'd650),
    .din209(10'd651),
    .din210(10'd653),
    .din211(10'd654),
    .din212(10'd655),
    .din213(10'd656),
    .din214(10'd657),
    .din215(10'd659),
    .din216(10'd660),
    .din217(10'd661),
    .din218(10'd662),
    .din219(10'd663),
    .din220(10'd664),
    .din221(10'd665),
    .din222(10'd666),
    .din223(10'd667),
    .din224(10'd668),
    .din225(10'd669),
    .din226(10'd669),
    .din227(10'd670),
    .din228(10'd671),
    .din229(10'd672),
    .din230(10'd673),
    .din231(10'd673),
    .din232(10'd674),
    .din233(10'd675),
    .din234(10'd675),
    .din235(10'd676),
    .din236(10'd677),
    .din237(10'd677),
    .din238(10'd678),
    .din239(10'd678),
    .din240(10'd679),
    .din241(10'd679),
    .din242(10'd680),
    .din243(10'd680),
    .din244(10'd680),
    .din245(10'd681),
    .din246(10'd681),
    .din247(10'd681),
    .din248(10'd682),
    .din249(10'd682),
    .din250(10'd682),
    .din251(10'd682),
    .din252(10'd682),
    .din253(10'd683),
    .din254(10'd683),
    .din255(10'd683),
    .def(zext_ln110_3_cast_fu_21394_p513),
    .sel(u_index_1_reg_26065),
    .dout(zext_ln110_3_cast_fu_21394_p515)
);

eclair_mul_10ns_16s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
mul_10ns_16s_26_1_1_U15(
    .din0(mul_ln110_1_fu_22429_p0),
    .din1(mul_ln110_1_fu_22429_p1),
    .dout(mul_ln110_1_fu_22429_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_15_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_15_3_16_1_1_U16(
    .din0(ap_phi_mux_mux_case_1364_phi_fu_3738_p36),
    .din1(ap_phi_mux_mux_case_2365_phi_fu_3678_p36),
    .din2(ap_phi_mux_mux_case_3366_phi_fu_3618_p36),
    .din3(ap_phi_mux_mux_case_4367_phi_fu_3558_p36),
    .din4(ap_phi_mux_mux_case_5368_phi_fu_3498_p36),
    .din5(ap_phi_mux_mux_case_6369_phi_fu_3438_p36),
    .din6(ap_phi_mux_mux_case_7370_phi_fu_3378_p36),
    .def(tmp_46_fu_22504_p15),
    .sel(trunc_ln104_reg_26078),
    .dout(tmp_46_fu_22504_p17)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 8 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 8 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 8 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 8 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 8 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 8 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 8 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 8 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 8 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 8 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 8 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 8 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 8 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 8 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 8 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 8 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 8 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 8 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 8 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 8 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 8 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 8 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 8 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 8 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 8 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 8 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 8 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 8 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 8 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 8 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 8 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 8 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 8 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 8 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 8 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 8 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 8 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 8 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 8 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 8 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 8 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 8 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 8 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 8 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 8 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 8 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 8 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 8 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 8 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 8 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 8 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 8 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 8 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 8 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 8 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 8 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 8 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 8 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 8 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 8 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 8 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 8 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 8 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 8 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 8 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 8 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 8 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 8 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 8 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 8 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 8 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 8 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 8 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 8 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 8 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 8 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 8 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 8 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 8 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 8 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 8 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 8 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 8 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 8 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 8 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 8 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 8 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 8 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 8 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 8 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 8 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 8 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 8 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 8 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 8 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 8 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 8 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 8 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 8 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 8 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 8 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 8 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 8 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 8 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 8 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 8 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 8 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 8 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 8 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 8 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 8 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 8 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 8 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 8 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 8 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 8 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 8 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 8 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 8 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 8 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 8 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 8 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 8 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 8 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 8 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 8 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 8 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 8 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 8 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 8 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 8 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 8 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 8 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 8 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 8 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 8 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 8 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 8 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 8 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 8 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 8 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 8 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 8 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 8 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 8 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 8 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 8 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 8 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 8 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 8 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 8 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 8 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 8 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 8 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 8 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 8 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 8 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 8 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 8 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 8 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 8 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 8 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 8 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 8 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 8 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 8 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 8 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 8 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 8 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 8 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 8 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 8 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 8 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 8 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 8 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 8 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 8 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 8 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 8 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 8 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 8 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 8 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 8 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 8 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 8 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 8 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 8 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 8 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 8 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 8 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 8 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 8 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 8 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 8 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 8 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 8 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 8 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 8 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 8 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 8 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 8 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 8 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 8 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 8 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 8 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 8 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 8 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 8 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 8 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 8 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 8 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 8 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 8 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 8 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 8 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 8 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 8 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 8 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 8 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 8 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 8 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 8 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 8 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 8 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 8 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 8 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 8 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 8 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 8 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 8 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 8 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 8 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 8 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 8 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 8 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 8 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 8 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 8 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 8 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 8 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
sparsemux_513_8_8_1_1_U17(
    .din0(8'd0),
    .din1(8'd0),
    .din2(8'd0),
    .din3(8'd0),
    .din4(8'd0),
    .din5(8'd0),
    .din6(8'd0),
    .din7(8'd0),
    .din8(8'd0),
    .din9(8'd0),
    .din10(8'd0),
    .din11(8'd0),
    .din12(8'd0),
    .din13(8'd0),
    .din14(8'd0),
    .din15(8'd0),
    .din16(8'd0),
    .din17(8'd0),
    .din18(8'd0),
    .din19(8'd0),
    .din20(8'd0),
    .din21(8'd0),
    .din22(8'd0),
    .din23(8'd0),
    .din24(8'd0),
    .din25(8'd0),
    .din26(8'd0),
    .din27(8'd0),
    .din28(8'd0),
    .din29(8'd0),
    .din30(8'd0),
    .din31(8'd0),
    .din32(8'd0),
    .din33(8'd0),
    .din34(8'd0),
    .din35(8'd0),
    .din36(8'd0),
    .din37(8'd1),
    .din38(8'd1),
    .din39(8'd1),
    .din40(8'd1),
    .din41(8'd1),
    .din42(8'd1),
    .din43(8'd1),
    .din44(8'd1),
    .din45(8'd1),
    .din46(8'd1),
    .din47(8'd1),
    .din48(8'd1),
    .din49(8'd1),
    .din50(8'd1),
    .din51(8'd1),
    .din52(8'd1),
    .din53(8'd2),
    .din54(8'd2),
    .din55(8'd2),
    .din56(8'd2),
    .din57(8'd2),
    .din58(8'd2),
    .din59(8'd2),
    .din60(8'd2),
    .din61(8'd2),
    .din62(8'd2),
    .din63(8'd3),
    .din64(8'd3),
    .din65(8'd3),
    .din66(8'd3),
    .din67(8'd3),
    .din68(8'd3),
    .din69(8'd3),
    .din70(8'd3),
    .din71(8'd4),
    .din72(8'd4),
    .din73(8'd4),
    .din74(8'd4),
    .din75(8'd4),
    .din76(8'd4),
    .din77(8'd5),
    .din78(8'd5),
    .din79(8'd5),
    .din80(8'd5),
    .din81(8'd5),
    .din82(8'd6),
    .din83(8'd6),
    .din84(8'd6),
    .din85(8'd6),
    .din86(8'd6),
    .din87(8'd7),
    .din88(8'd7),
    .din89(8'd7),
    .din90(8'd7),
    .din91(8'd8),
    .din92(8'd8),
    .din93(8'd8),
    .din94(8'd8),
    .din95(8'd9),
    .din96(8'd9),
    .din97(8'd9),
    .din98(8'd10),
    .din99(8'd10),
    .din100(8'd10),
    .din101(8'd10),
    .din102(8'd11),
    .din103(8'd11),
    .din104(8'd11),
    .din105(8'd12),
    .din106(8'd12),
    .din107(8'd12),
    .din108(8'd13),
    .din109(8'd13),
    .din110(8'd14),
    .din111(8'd14),
    .din112(8'd14),
    .din113(8'd15),
    .din114(8'd15),
    .din115(8'd15),
    .din116(8'd16),
    .din117(8'd16),
    .din118(8'd17),
    .din119(8'd17),
    .din120(8'd18),
    .din121(8'd18),
    .din122(8'd18),
    .din123(8'd19),
    .din124(8'd19),
    .din125(8'd20),
    .din126(8'd20),
    .din127(8'd21),
    .din128(8'd21),
    .din129(8'd22),
    .din130(8'd22),
    .din131(8'd23),
    .din132(8'd23),
    .din133(8'd24),
    .din134(8'd24),
    .din135(8'd25),
    .din136(8'd26),
    .din137(8'd26),
    .din138(8'd27),
    .din139(8'd27),
    .din140(8'd28),
    .din141(8'd29),
    .din142(8'd29),
    .din143(8'd30),
    .din144(8'd30),
    .din145(8'd31),
    .din146(8'd32),
    .din147(8'd32),
    .din148(8'd33),
    .din149(8'd34),
    .din150(8'd34),
    .din151(8'd35),
    .din152(8'd36),
    .din153(8'd36),
    .din154(8'd37),
    .din155(8'd38),
    .din156(8'd39),
    .din157(8'd39),
    .din158(8'd40),
    .din159(8'd41),
    .din160(8'd42),
    .din161(8'd42),
    .din162(8'd43),
    .din163(8'd44),
    .din164(8'd45),
    .din165(8'd46),
    .din166(8'd47),
    .din167(8'd47),
    .din168(8'd48),
    .din169(8'd49),
    .din170(8'd50),
    .din171(8'd51),
    .din172(8'd52),
    .din173(8'd53),
    .din174(8'd54),
    .din175(8'd55),
    .din176(8'd55),
    .din177(8'd56),
    .din178(8'd57),
    .din179(8'd58),
    .din180(8'd59),
    .din181(8'd60),
    .din182(8'd61),
    .din183(8'd62),
    .din184(8'd63),
    .din185(8'd64),
    .din186(8'd65),
    .din187(8'd67),
    .din188(8'd68),
    .din189(8'd69),
    .din190(8'd70),
    .din191(8'd71),
    .din192(8'd72),
    .din193(8'd73),
    .din194(8'd74),
    .din195(8'd75),
    .din196(8'd77),
    .din197(8'd78),
    .din198(8'd79),
    .din199(8'd80),
    .din200(8'd81),
    .din201(8'd83),
    .din202(8'd84),
    .din203(8'd85),
    .din204(8'd86),
    .din205(8'd88),
    .din206(8'd89),
    .din207(8'd90),
    .din208(8'd92),
    .din209(8'd93),
    .din210(8'd94),
    .din211(8'd96),
    .din212(8'd97),
    .din213(8'd98),
    .din214(8'd100),
    .din215(8'd101),
    .din216(8'd103),
    .din217(8'd104),
    .din218(8'd105),
    .din219(8'd107),
    .din220(8'd108),
    .din221(8'd110),
    .din222(8'd111),
    .din223(8'd113),
    .din224(8'd114),
    .din225(8'd116),
    .din226(8'd117),
    .din227(8'd119),
    .din228(8'd121),
    .din229(8'd122),
    .din230(8'd124),
    .din231(8'd125),
    .din232(8'd127),
    .din233(8'd129),
    .din234(8'd130),
    .din235(8'd132),
    .din236(8'd134),
    .din237(8'd135),
    .din238(8'd137),
    .din239(8'd139),
    .din240(8'd141),
    .din241(8'd142),
    .din242(8'd144),
    .din243(8'd146),
    .din244(8'd148),
    .din245(8'd150),
    .din246(8'd151),
    .din247(8'd153),
    .din248(8'd155),
    .din249(8'd157),
    .din250(8'd159),
    .din251(8'd161),
    .din252(8'd163),
    .din253(8'd165),
    .din254(8'd167),
    .din255(8'd169),
    .def(zext_ln111_2_cast_fu_22583_p513),
    .sel(u_index_reg_26047),
    .dout(zext_ln111_2_cast_fu_22583_p515)
);

eclair_mul_8ns_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_8ns_16s_24_1_1_U18(
    .din0(mul_ln111_fu_23618_p0),
    .din1(mul_ln111_fu_23618_p1),
    .dout(mul_ln111_fu_23618_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_15_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_15_3_16_1_1_U19(
    .din0(ap_phi_mux_mux_case_11420_phi_fu_5585_p36),
    .din1(ap_phi_mux_mux_case_21421_phi_fu_5525_p36),
    .din2(ap_phi_mux_mux_case_31422_phi_fu_5465_p36),
    .din3(ap_phi_mux_mux_case_41423_phi_fu_5405_p36),
    .din4(ap_phi_mux_mux_case_51424_phi_fu_5345_p36),
    .din5(ap_phi_mux_mux_case_61425_phi_fu_5285_p36),
    .din6(ap_phi_mux_mux_case_71426_phi_fu_5225_p36),
    .def(tmp_50_fu_23693_p15),
    .sel(trunc_ln104_1_reg_26126),
    .dout(tmp_50_fu_23693_p17)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_513_8_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 8'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 8'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 8'h2 ),
    .din2_WIDTH( 8 ),
    .CASE3( 8'h3 ),
    .din3_WIDTH( 8 ),
    .CASE4( 8'h4 ),
    .din4_WIDTH( 8 ),
    .CASE5( 8'h5 ),
    .din5_WIDTH( 8 ),
    .CASE6( 8'h6 ),
    .din6_WIDTH( 8 ),
    .CASE7( 8'h7 ),
    .din7_WIDTH( 8 ),
    .CASE8( 8'h8 ),
    .din8_WIDTH( 8 ),
    .CASE9( 8'h9 ),
    .din9_WIDTH( 8 ),
    .CASE10( 8'hA ),
    .din10_WIDTH( 8 ),
    .CASE11( 8'hB ),
    .din11_WIDTH( 8 ),
    .CASE12( 8'hC ),
    .din12_WIDTH( 8 ),
    .CASE13( 8'hD ),
    .din13_WIDTH( 8 ),
    .CASE14( 8'hE ),
    .din14_WIDTH( 8 ),
    .CASE15( 8'hF ),
    .din15_WIDTH( 8 ),
    .CASE16( 8'h10 ),
    .din16_WIDTH( 8 ),
    .CASE17( 8'h11 ),
    .din17_WIDTH( 8 ),
    .CASE18( 8'h12 ),
    .din18_WIDTH( 8 ),
    .CASE19( 8'h13 ),
    .din19_WIDTH( 8 ),
    .CASE20( 8'h14 ),
    .din20_WIDTH( 8 ),
    .CASE21( 8'h15 ),
    .din21_WIDTH( 8 ),
    .CASE22( 8'h16 ),
    .din22_WIDTH( 8 ),
    .CASE23( 8'h17 ),
    .din23_WIDTH( 8 ),
    .CASE24( 8'h18 ),
    .din24_WIDTH( 8 ),
    .CASE25( 8'h19 ),
    .din25_WIDTH( 8 ),
    .CASE26( 8'h1A ),
    .din26_WIDTH( 8 ),
    .CASE27( 8'h1B ),
    .din27_WIDTH( 8 ),
    .CASE28( 8'h1C ),
    .din28_WIDTH( 8 ),
    .CASE29( 8'h1D ),
    .din29_WIDTH( 8 ),
    .CASE30( 8'h1E ),
    .din30_WIDTH( 8 ),
    .CASE31( 8'h1F ),
    .din31_WIDTH( 8 ),
    .CASE32( 8'h20 ),
    .din32_WIDTH( 8 ),
    .CASE33( 8'h21 ),
    .din33_WIDTH( 8 ),
    .CASE34( 8'h22 ),
    .din34_WIDTH( 8 ),
    .CASE35( 8'h23 ),
    .din35_WIDTH( 8 ),
    .CASE36( 8'h24 ),
    .din36_WIDTH( 8 ),
    .CASE37( 8'h25 ),
    .din37_WIDTH( 8 ),
    .CASE38( 8'h26 ),
    .din38_WIDTH( 8 ),
    .CASE39( 8'h27 ),
    .din39_WIDTH( 8 ),
    .CASE40( 8'h28 ),
    .din40_WIDTH( 8 ),
    .CASE41( 8'h29 ),
    .din41_WIDTH( 8 ),
    .CASE42( 8'h2A ),
    .din42_WIDTH( 8 ),
    .CASE43( 8'h2B ),
    .din43_WIDTH( 8 ),
    .CASE44( 8'h2C ),
    .din44_WIDTH( 8 ),
    .CASE45( 8'h2D ),
    .din45_WIDTH( 8 ),
    .CASE46( 8'h2E ),
    .din46_WIDTH( 8 ),
    .CASE47( 8'h2F ),
    .din47_WIDTH( 8 ),
    .CASE48( 8'h30 ),
    .din48_WIDTH( 8 ),
    .CASE49( 8'h31 ),
    .din49_WIDTH( 8 ),
    .CASE50( 8'h32 ),
    .din50_WIDTH( 8 ),
    .CASE51( 8'h33 ),
    .din51_WIDTH( 8 ),
    .CASE52( 8'h34 ),
    .din52_WIDTH( 8 ),
    .CASE53( 8'h35 ),
    .din53_WIDTH( 8 ),
    .CASE54( 8'h36 ),
    .din54_WIDTH( 8 ),
    .CASE55( 8'h37 ),
    .din55_WIDTH( 8 ),
    .CASE56( 8'h38 ),
    .din56_WIDTH( 8 ),
    .CASE57( 8'h39 ),
    .din57_WIDTH( 8 ),
    .CASE58( 8'h3A ),
    .din58_WIDTH( 8 ),
    .CASE59( 8'h3B ),
    .din59_WIDTH( 8 ),
    .CASE60( 8'h3C ),
    .din60_WIDTH( 8 ),
    .CASE61( 8'h3D ),
    .din61_WIDTH( 8 ),
    .CASE62( 8'h3E ),
    .din62_WIDTH( 8 ),
    .CASE63( 8'h3F ),
    .din63_WIDTH( 8 ),
    .CASE64( 8'h40 ),
    .din64_WIDTH( 8 ),
    .CASE65( 8'h41 ),
    .din65_WIDTH( 8 ),
    .CASE66( 8'h42 ),
    .din66_WIDTH( 8 ),
    .CASE67( 8'h43 ),
    .din67_WIDTH( 8 ),
    .CASE68( 8'h44 ),
    .din68_WIDTH( 8 ),
    .CASE69( 8'h45 ),
    .din69_WIDTH( 8 ),
    .CASE70( 8'h46 ),
    .din70_WIDTH( 8 ),
    .CASE71( 8'h47 ),
    .din71_WIDTH( 8 ),
    .CASE72( 8'h48 ),
    .din72_WIDTH( 8 ),
    .CASE73( 8'h49 ),
    .din73_WIDTH( 8 ),
    .CASE74( 8'h4A ),
    .din74_WIDTH( 8 ),
    .CASE75( 8'h4B ),
    .din75_WIDTH( 8 ),
    .CASE76( 8'h4C ),
    .din76_WIDTH( 8 ),
    .CASE77( 8'h4D ),
    .din77_WIDTH( 8 ),
    .CASE78( 8'h4E ),
    .din78_WIDTH( 8 ),
    .CASE79( 8'h4F ),
    .din79_WIDTH( 8 ),
    .CASE80( 8'h50 ),
    .din80_WIDTH( 8 ),
    .CASE81( 8'h51 ),
    .din81_WIDTH( 8 ),
    .CASE82( 8'h52 ),
    .din82_WIDTH( 8 ),
    .CASE83( 8'h53 ),
    .din83_WIDTH( 8 ),
    .CASE84( 8'h54 ),
    .din84_WIDTH( 8 ),
    .CASE85( 8'h55 ),
    .din85_WIDTH( 8 ),
    .CASE86( 8'h56 ),
    .din86_WIDTH( 8 ),
    .CASE87( 8'h57 ),
    .din87_WIDTH( 8 ),
    .CASE88( 8'h58 ),
    .din88_WIDTH( 8 ),
    .CASE89( 8'h59 ),
    .din89_WIDTH( 8 ),
    .CASE90( 8'h5A ),
    .din90_WIDTH( 8 ),
    .CASE91( 8'h5B ),
    .din91_WIDTH( 8 ),
    .CASE92( 8'h5C ),
    .din92_WIDTH( 8 ),
    .CASE93( 8'h5D ),
    .din93_WIDTH( 8 ),
    .CASE94( 8'h5E ),
    .din94_WIDTH( 8 ),
    .CASE95( 8'h5F ),
    .din95_WIDTH( 8 ),
    .CASE96( 8'h60 ),
    .din96_WIDTH( 8 ),
    .CASE97( 8'h61 ),
    .din97_WIDTH( 8 ),
    .CASE98( 8'h62 ),
    .din98_WIDTH( 8 ),
    .CASE99( 8'h63 ),
    .din99_WIDTH( 8 ),
    .CASE100( 8'h64 ),
    .din100_WIDTH( 8 ),
    .CASE101( 8'h65 ),
    .din101_WIDTH( 8 ),
    .CASE102( 8'h66 ),
    .din102_WIDTH( 8 ),
    .CASE103( 8'h67 ),
    .din103_WIDTH( 8 ),
    .CASE104( 8'h68 ),
    .din104_WIDTH( 8 ),
    .CASE105( 8'h69 ),
    .din105_WIDTH( 8 ),
    .CASE106( 8'h6A ),
    .din106_WIDTH( 8 ),
    .CASE107( 8'h6B ),
    .din107_WIDTH( 8 ),
    .CASE108( 8'h6C ),
    .din108_WIDTH( 8 ),
    .CASE109( 8'h6D ),
    .din109_WIDTH( 8 ),
    .CASE110( 8'h6E ),
    .din110_WIDTH( 8 ),
    .CASE111( 8'h6F ),
    .din111_WIDTH( 8 ),
    .CASE112( 8'h70 ),
    .din112_WIDTH( 8 ),
    .CASE113( 8'h71 ),
    .din113_WIDTH( 8 ),
    .CASE114( 8'h72 ),
    .din114_WIDTH( 8 ),
    .CASE115( 8'h73 ),
    .din115_WIDTH( 8 ),
    .CASE116( 8'h74 ),
    .din116_WIDTH( 8 ),
    .CASE117( 8'h75 ),
    .din117_WIDTH( 8 ),
    .CASE118( 8'h76 ),
    .din118_WIDTH( 8 ),
    .CASE119( 8'h77 ),
    .din119_WIDTH( 8 ),
    .CASE120( 8'h78 ),
    .din120_WIDTH( 8 ),
    .CASE121( 8'h79 ),
    .din121_WIDTH( 8 ),
    .CASE122( 8'h7A ),
    .din122_WIDTH( 8 ),
    .CASE123( 8'h7B ),
    .din123_WIDTH( 8 ),
    .CASE124( 8'h7C ),
    .din124_WIDTH( 8 ),
    .CASE125( 8'h7D ),
    .din125_WIDTH( 8 ),
    .CASE126( 8'h7E ),
    .din126_WIDTH( 8 ),
    .CASE127( 8'h7F ),
    .din127_WIDTH( 8 ),
    .CASE128( 8'h80 ),
    .din128_WIDTH( 8 ),
    .CASE129( 8'h81 ),
    .din129_WIDTH( 8 ),
    .CASE130( 8'h82 ),
    .din130_WIDTH( 8 ),
    .CASE131( 8'h83 ),
    .din131_WIDTH( 8 ),
    .CASE132( 8'h84 ),
    .din132_WIDTH( 8 ),
    .CASE133( 8'h85 ),
    .din133_WIDTH( 8 ),
    .CASE134( 8'h86 ),
    .din134_WIDTH( 8 ),
    .CASE135( 8'h87 ),
    .din135_WIDTH( 8 ),
    .CASE136( 8'h88 ),
    .din136_WIDTH( 8 ),
    .CASE137( 8'h89 ),
    .din137_WIDTH( 8 ),
    .CASE138( 8'h8A ),
    .din138_WIDTH( 8 ),
    .CASE139( 8'h8B ),
    .din139_WIDTH( 8 ),
    .CASE140( 8'h8C ),
    .din140_WIDTH( 8 ),
    .CASE141( 8'h8D ),
    .din141_WIDTH( 8 ),
    .CASE142( 8'h8E ),
    .din142_WIDTH( 8 ),
    .CASE143( 8'h8F ),
    .din143_WIDTH( 8 ),
    .CASE144( 8'h90 ),
    .din144_WIDTH( 8 ),
    .CASE145( 8'h91 ),
    .din145_WIDTH( 8 ),
    .CASE146( 8'h92 ),
    .din146_WIDTH( 8 ),
    .CASE147( 8'h93 ),
    .din147_WIDTH( 8 ),
    .CASE148( 8'h94 ),
    .din148_WIDTH( 8 ),
    .CASE149( 8'h95 ),
    .din149_WIDTH( 8 ),
    .CASE150( 8'h96 ),
    .din150_WIDTH( 8 ),
    .CASE151( 8'h97 ),
    .din151_WIDTH( 8 ),
    .CASE152( 8'h98 ),
    .din152_WIDTH( 8 ),
    .CASE153( 8'h99 ),
    .din153_WIDTH( 8 ),
    .CASE154( 8'h9A ),
    .din154_WIDTH( 8 ),
    .CASE155( 8'h9B ),
    .din155_WIDTH( 8 ),
    .CASE156( 8'h9C ),
    .din156_WIDTH( 8 ),
    .CASE157( 8'h9D ),
    .din157_WIDTH( 8 ),
    .CASE158( 8'h9E ),
    .din158_WIDTH( 8 ),
    .CASE159( 8'h9F ),
    .din159_WIDTH( 8 ),
    .CASE160( 8'hA0 ),
    .din160_WIDTH( 8 ),
    .CASE161( 8'hA1 ),
    .din161_WIDTH( 8 ),
    .CASE162( 8'hA2 ),
    .din162_WIDTH( 8 ),
    .CASE163( 8'hA3 ),
    .din163_WIDTH( 8 ),
    .CASE164( 8'hA4 ),
    .din164_WIDTH( 8 ),
    .CASE165( 8'hA5 ),
    .din165_WIDTH( 8 ),
    .CASE166( 8'hA6 ),
    .din166_WIDTH( 8 ),
    .CASE167( 8'hA7 ),
    .din167_WIDTH( 8 ),
    .CASE168( 8'hA8 ),
    .din168_WIDTH( 8 ),
    .CASE169( 8'hA9 ),
    .din169_WIDTH( 8 ),
    .CASE170( 8'hAA ),
    .din170_WIDTH( 8 ),
    .CASE171( 8'hAB ),
    .din171_WIDTH( 8 ),
    .CASE172( 8'hAC ),
    .din172_WIDTH( 8 ),
    .CASE173( 8'hAD ),
    .din173_WIDTH( 8 ),
    .CASE174( 8'hAE ),
    .din174_WIDTH( 8 ),
    .CASE175( 8'hAF ),
    .din175_WIDTH( 8 ),
    .CASE176( 8'hB0 ),
    .din176_WIDTH( 8 ),
    .CASE177( 8'hB1 ),
    .din177_WIDTH( 8 ),
    .CASE178( 8'hB2 ),
    .din178_WIDTH( 8 ),
    .CASE179( 8'hB3 ),
    .din179_WIDTH( 8 ),
    .CASE180( 8'hB4 ),
    .din180_WIDTH( 8 ),
    .CASE181( 8'hB5 ),
    .din181_WIDTH( 8 ),
    .CASE182( 8'hB6 ),
    .din182_WIDTH( 8 ),
    .CASE183( 8'hB7 ),
    .din183_WIDTH( 8 ),
    .CASE184( 8'hB8 ),
    .din184_WIDTH( 8 ),
    .CASE185( 8'hB9 ),
    .din185_WIDTH( 8 ),
    .CASE186( 8'hBA ),
    .din186_WIDTH( 8 ),
    .CASE187( 8'hBB ),
    .din187_WIDTH( 8 ),
    .CASE188( 8'hBC ),
    .din188_WIDTH( 8 ),
    .CASE189( 8'hBD ),
    .din189_WIDTH( 8 ),
    .CASE190( 8'hBE ),
    .din190_WIDTH( 8 ),
    .CASE191( 8'hBF ),
    .din191_WIDTH( 8 ),
    .CASE192( 8'hC0 ),
    .din192_WIDTH( 8 ),
    .CASE193( 8'hC1 ),
    .din193_WIDTH( 8 ),
    .CASE194( 8'hC2 ),
    .din194_WIDTH( 8 ),
    .CASE195( 8'hC3 ),
    .din195_WIDTH( 8 ),
    .CASE196( 8'hC4 ),
    .din196_WIDTH( 8 ),
    .CASE197( 8'hC5 ),
    .din197_WIDTH( 8 ),
    .CASE198( 8'hC6 ),
    .din198_WIDTH( 8 ),
    .CASE199( 8'hC7 ),
    .din199_WIDTH( 8 ),
    .CASE200( 8'hC8 ),
    .din200_WIDTH( 8 ),
    .CASE201( 8'hC9 ),
    .din201_WIDTH( 8 ),
    .CASE202( 8'hCA ),
    .din202_WIDTH( 8 ),
    .CASE203( 8'hCB ),
    .din203_WIDTH( 8 ),
    .CASE204( 8'hCC ),
    .din204_WIDTH( 8 ),
    .CASE205( 8'hCD ),
    .din205_WIDTH( 8 ),
    .CASE206( 8'hCE ),
    .din206_WIDTH( 8 ),
    .CASE207( 8'hCF ),
    .din207_WIDTH( 8 ),
    .CASE208( 8'hD0 ),
    .din208_WIDTH( 8 ),
    .CASE209( 8'hD1 ),
    .din209_WIDTH( 8 ),
    .CASE210( 8'hD2 ),
    .din210_WIDTH( 8 ),
    .CASE211( 8'hD3 ),
    .din211_WIDTH( 8 ),
    .CASE212( 8'hD4 ),
    .din212_WIDTH( 8 ),
    .CASE213( 8'hD5 ),
    .din213_WIDTH( 8 ),
    .CASE214( 8'hD6 ),
    .din214_WIDTH( 8 ),
    .CASE215( 8'hD7 ),
    .din215_WIDTH( 8 ),
    .CASE216( 8'hD8 ),
    .din216_WIDTH( 8 ),
    .CASE217( 8'hD9 ),
    .din217_WIDTH( 8 ),
    .CASE218( 8'hDA ),
    .din218_WIDTH( 8 ),
    .CASE219( 8'hDB ),
    .din219_WIDTH( 8 ),
    .CASE220( 8'hDC ),
    .din220_WIDTH( 8 ),
    .CASE221( 8'hDD ),
    .din221_WIDTH( 8 ),
    .CASE222( 8'hDE ),
    .din222_WIDTH( 8 ),
    .CASE223( 8'hDF ),
    .din223_WIDTH( 8 ),
    .CASE224( 8'hE0 ),
    .din224_WIDTH( 8 ),
    .CASE225( 8'hE1 ),
    .din225_WIDTH( 8 ),
    .CASE226( 8'hE2 ),
    .din226_WIDTH( 8 ),
    .CASE227( 8'hE3 ),
    .din227_WIDTH( 8 ),
    .CASE228( 8'hE4 ),
    .din228_WIDTH( 8 ),
    .CASE229( 8'hE5 ),
    .din229_WIDTH( 8 ),
    .CASE230( 8'hE6 ),
    .din230_WIDTH( 8 ),
    .CASE231( 8'hE7 ),
    .din231_WIDTH( 8 ),
    .CASE232( 8'hE8 ),
    .din232_WIDTH( 8 ),
    .CASE233( 8'hE9 ),
    .din233_WIDTH( 8 ),
    .CASE234( 8'hEA ),
    .din234_WIDTH( 8 ),
    .CASE235( 8'hEB ),
    .din235_WIDTH( 8 ),
    .CASE236( 8'hEC ),
    .din236_WIDTH( 8 ),
    .CASE237( 8'hED ),
    .din237_WIDTH( 8 ),
    .CASE238( 8'hEE ),
    .din238_WIDTH( 8 ),
    .CASE239( 8'hEF ),
    .din239_WIDTH( 8 ),
    .CASE240( 8'hF0 ),
    .din240_WIDTH( 8 ),
    .CASE241( 8'hF1 ),
    .din241_WIDTH( 8 ),
    .CASE242( 8'hF2 ),
    .din242_WIDTH( 8 ),
    .CASE243( 8'hF3 ),
    .din243_WIDTH( 8 ),
    .CASE244( 8'hF4 ),
    .din244_WIDTH( 8 ),
    .CASE245( 8'hF5 ),
    .din245_WIDTH( 8 ),
    .CASE246( 8'hF6 ),
    .din246_WIDTH( 8 ),
    .CASE247( 8'hF7 ),
    .din247_WIDTH( 8 ),
    .CASE248( 8'hF8 ),
    .din248_WIDTH( 8 ),
    .CASE249( 8'hF9 ),
    .din249_WIDTH( 8 ),
    .CASE250( 8'hFA ),
    .din250_WIDTH( 8 ),
    .CASE251( 8'hFB ),
    .din251_WIDTH( 8 ),
    .CASE252( 8'hFC ),
    .din252_WIDTH( 8 ),
    .CASE253( 8'hFD ),
    .din253_WIDTH( 8 ),
    .CASE254( 8'hFE ),
    .din254_WIDTH( 8 ),
    .CASE255( 8'hFF ),
    .din255_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
sparsemux_513_8_8_1_1_U20(
    .din0(8'd0),
    .din1(8'd0),
    .din2(8'd0),
    .din3(8'd0),
    .din4(8'd0),
    .din5(8'd0),
    .din6(8'd0),
    .din7(8'd0),
    .din8(8'd0),
    .din9(8'd0),
    .din10(8'd0),
    .din11(8'd0),
    .din12(8'd0),
    .din13(8'd0),
    .din14(8'd0),
    .din15(8'd0),
    .din16(8'd0),
    .din17(8'd0),
    .din18(8'd0),
    .din19(8'd0),
    .din20(8'd0),
    .din21(8'd0),
    .din22(8'd0),
    .din23(8'd0),
    .din24(8'd0),
    .din25(8'd0),
    .din26(8'd0),
    .din27(8'd0),
    .din28(8'd0),
    .din29(8'd0),
    .din30(8'd0),
    .din31(8'd0),
    .din32(8'd0),
    .din33(8'd0),
    .din34(8'd0),
    .din35(8'd0),
    .din36(8'd0),
    .din37(8'd1),
    .din38(8'd1),
    .din39(8'd1),
    .din40(8'd1),
    .din41(8'd1),
    .din42(8'd1),
    .din43(8'd1),
    .din44(8'd1),
    .din45(8'd1),
    .din46(8'd1),
    .din47(8'd1),
    .din48(8'd1),
    .din49(8'd1),
    .din50(8'd1),
    .din51(8'd1),
    .din52(8'd1),
    .din53(8'd2),
    .din54(8'd2),
    .din55(8'd2),
    .din56(8'd2),
    .din57(8'd2),
    .din58(8'd2),
    .din59(8'd2),
    .din60(8'd2),
    .din61(8'd2),
    .din62(8'd2),
    .din63(8'd3),
    .din64(8'd3),
    .din65(8'd3),
    .din66(8'd3),
    .din67(8'd3),
    .din68(8'd3),
    .din69(8'd3),
    .din70(8'd3),
    .din71(8'd4),
    .din72(8'd4),
    .din73(8'd4),
    .din74(8'd4),
    .din75(8'd4),
    .din76(8'd4),
    .din77(8'd5),
    .din78(8'd5),
    .din79(8'd5),
    .din80(8'd5),
    .din81(8'd5),
    .din82(8'd6),
    .din83(8'd6),
    .din84(8'd6),
    .din85(8'd6),
    .din86(8'd6),
    .din87(8'd7),
    .din88(8'd7),
    .din89(8'd7),
    .din90(8'd7),
    .din91(8'd8),
    .din92(8'd8),
    .din93(8'd8),
    .din94(8'd8),
    .din95(8'd9),
    .din96(8'd9),
    .din97(8'd9),
    .din98(8'd10),
    .din99(8'd10),
    .din100(8'd10),
    .din101(8'd10),
    .din102(8'd11),
    .din103(8'd11),
    .din104(8'd11),
    .din105(8'd12),
    .din106(8'd12),
    .din107(8'd12),
    .din108(8'd13),
    .din109(8'd13),
    .din110(8'd14),
    .din111(8'd14),
    .din112(8'd14),
    .din113(8'd15),
    .din114(8'd15),
    .din115(8'd15),
    .din116(8'd16),
    .din117(8'd16),
    .din118(8'd17),
    .din119(8'd17),
    .din120(8'd18),
    .din121(8'd18),
    .din122(8'd18),
    .din123(8'd19),
    .din124(8'd19),
    .din125(8'd20),
    .din126(8'd20),
    .din127(8'd21),
    .din128(8'd21),
    .din129(8'd22),
    .din130(8'd22),
    .din131(8'd23),
    .din132(8'd23),
    .din133(8'd24),
    .din134(8'd24),
    .din135(8'd25),
    .din136(8'd26),
    .din137(8'd26),
    .din138(8'd27),
    .din139(8'd27),
    .din140(8'd28),
    .din141(8'd29),
    .din142(8'd29),
    .din143(8'd30),
    .din144(8'd30),
    .din145(8'd31),
    .din146(8'd32),
    .din147(8'd32),
    .din148(8'd33),
    .din149(8'd34),
    .din150(8'd34),
    .din151(8'd35),
    .din152(8'd36),
    .din153(8'd36),
    .din154(8'd37),
    .din155(8'd38),
    .din156(8'd39),
    .din157(8'd39),
    .din158(8'd40),
    .din159(8'd41),
    .din160(8'd42),
    .din161(8'd42),
    .din162(8'd43),
    .din163(8'd44),
    .din164(8'd45),
    .din165(8'd46),
    .din166(8'd47),
    .din167(8'd47),
    .din168(8'd48),
    .din169(8'd49),
    .din170(8'd50),
    .din171(8'd51),
    .din172(8'd52),
    .din173(8'd53),
    .din174(8'd54),
    .din175(8'd55),
    .din176(8'd55),
    .din177(8'd56),
    .din178(8'd57),
    .din179(8'd58),
    .din180(8'd59),
    .din181(8'd60),
    .din182(8'd61),
    .din183(8'd62),
    .din184(8'd63),
    .din185(8'd64),
    .din186(8'd65),
    .din187(8'd67),
    .din188(8'd68),
    .din189(8'd69),
    .din190(8'd70),
    .din191(8'd71),
    .din192(8'd72),
    .din193(8'd73),
    .din194(8'd74),
    .din195(8'd75),
    .din196(8'd77),
    .din197(8'd78),
    .din198(8'd79),
    .din199(8'd80),
    .din200(8'd81),
    .din201(8'd83),
    .din202(8'd84),
    .din203(8'd85),
    .din204(8'd86),
    .din205(8'd88),
    .din206(8'd89),
    .din207(8'd90),
    .din208(8'd92),
    .din209(8'd93),
    .din210(8'd94),
    .din211(8'd96),
    .din212(8'd97),
    .din213(8'd98),
    .din214(8'd100),
    .din215(8'd101),
    .din216(8'd103),
    .din217(8'd104),
    .din218(8'd105),
    .din219(8'd107),
    .din220(8'd108),
    .din221(8'd110),
    .din222(8'd111),
    .din223(8'd113),
    .din224(8'd114),
    .din225(8'd116),
    .din226(8'd117),
    .din227(8'd119),
    .din228(8'd121),
    .din229(8'd122),
    .din230(8'd124),
    .din231(8'd125),
    .din232(8'd127),
    .din233(8'd129),
    .din234(8'd130),
    .din235(8'd132),
    .din236(8'd134),
    .din237(8'd135),
    .din238(8'd137),
    .din239(8'd139),
    .din240(8'd141),
    .din241(8'd142),
    .din242(8'd144),
    .din243(8'd146),
    .din244(8'd148),
    .din245(8'd150),
    .din246(8'd151),
    .din247(8'd153),
    .din248(8'd155),
    .din249(8'd157),
    .din250(8'd159),
    .din251(8'd161),
    .din252(8'd163),
    .din253(8'd165),
    .din254(8'd167),
    .din255(8'd169),
    .def(zext_ln111_3_cast_fu_23772_p513),
    .sel(u_index_1_reg_26065),
    .dout(zext_ln111_3_cast_fu_23772_p515)
);

eclair_mul_8ns_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_8ns_16s_24_1_1_U21(
    .din0(mul_ln111_1_fu_24807_p0),
    .din1(mul_ln111_1_fu_24807_p1),
    .dout(mul_ln111_1_fu_24807_p2)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_13_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_13_3_16_1_1_U22(
    .din0(ap_phi_mux_mux_case_2629_phi_fu_7270_p32),
    .din1(ap_phi_mux_mux_case_3630_phi_fu_7216_p32),
    .din2(ap_phi_mux_mux_case_4631_phi_fu_7162_p32),
    .din3(ap_phi_mux_mux_case_5632_phi_fu_7108_p32),
    .din4(ap_phi_mux_mux_case_6633_phi_fu_7054_p32),
    .din5(ap_phi_mux_mux_case_7634_phi_fu_7000_p32),
    .def(tmp_47_fu_24954_p13),
    .sel(trunc_ln104_reg_26078),
    .dout(tmp_47_fu_24954_p15)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_13_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_13_3_16_1_1_U23(
    .din0(ap_phi_mux_mux_case_21685_phi_fu_8949_p32),
    .din1(ap_phi_mux_mux_case_31686_phi_fu_8895_p32),
    .din2(ap_phi_mux_mux_case_41687_phi_fu_8841_p32),
    .din3(ap_phi_mux_mux_case_51688_phi_fu_8787_p32),
    .din4(ap_phi_mux_mux_case_61689_phi_fu_8733_p32),
    .din5(ap_phi_mux_mux_case_71690_phi_fu_8679_p32),
    .def(tmp_51_fu_25153_p13),
    .sel(trunc_ln104_1_reg_26126),
    .dout(tmp_51_fu_25153_p15)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U24(
    .din0(ap_phi_mux_mux_case_3894_phi_fu_10889_p28),
    .din1(ap_phi_mux_mux_case_4895_phi_fu_10842_p28),
    .din2(ap_phi_mux_mux_case_5896_phi_fu_10795_p28),
    .din3(ap_phi_mux_mux_case_6897_phi_fu_10748_p28),
    .din4(ap_phi_mux_mux_case_7898_phi_fu_10701_p28),
    .def(tmp_48_fu_25370_p11),
    .sel(trunc_ln104_reg_26078),
    .dout(tmp_48_fu_25370_p13)
);

(* dissolve_hierarchy = "yes" *) eclair_sparsemux_11_3_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
sparsemux_11_3_16_1_1_U25(
    .din0(ap_phi_mux_mux_case_32140_phi_fu_12823_p28),
    .din1(ap_phi_mux_mux_case_42141_phi_fu_12776_p28),
    .din2(ap_phi_mux_mux_case_52142_phi_fu_12729_p28),
    .din3(ap_phi_mux_mux_case_62143_phi_fu_12682_p28),
    .din4(ap_phi_mux_mux_case_72144_phi_fu_12635_p28),
    .def(tmp_52_fu_25563_p11),
    .sel(trunc_ln104_1_reg_26126),
    .dout(tmp_52_fu_25563_p13)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if ((tmp_61_fu_22565_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_empty_16_reg_6986 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_16_reg_6986 <= ap_phi_reg_pp0_iter0_empty_16_reg_6986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if ((tmp_81_fu_23754_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_empty_20_reg_8665 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_empty_20_reg_8665 <= ap_phi_reg_pp0_iter0_empty_20_reg_8665;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115 <= ap_phi_mux_mux_case_21421_phi_fu_5525_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115 <= ap_phi_reg_pp0_iter0_mux_case_21685245_reg_8115;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436 <= ap_phi_mux_mux_case_2365_phi_fu_3678_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436 <= ap_phi_reg_pp0_iter0_mux_case_262977_reg_6436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086 <= ap_phi_mux_mux_case_31422_phi_fu_5465_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086 <= ap_phi_reg_pp0_iter0_mux_case_31686252_reg_8086;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407 <= ap_phi_mux_mux_case_3366_phi_fu_3618_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407 <= ap_phi_reg_pp0_iter0_mux_case_363084_reg_6407;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057 <= ap_phi_mux_mux_case_41423_phi_fu_5405_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057 <= ap_phi_reg_pp0_iter0_mux_case_41687259_reg_8057;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378 <= ap_phi_mux_mux_case_4367_phi_fu_3558_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378 <= ap_phi_reg_pp0_iter0_mux_case_463191_reg_6378;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028 <= ap_phi_mux_mux_case_51424_phi_fu_5345_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028 <= ap_phi_reg_pp0_iter0_mux_case_51688266_reg_8028;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349 <= ap_phi_mux_mux_case_5368_phi_fu_3498_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349 <= ap_phi_reg_pp0_iter0_mux_case_563298_reg_6349;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999 <= ap_phi_mux_mux_case_61425_phi_fu_5285_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999 <= ap_phi_reg_pp0_iter0_mux_case_61689273_reg_7999;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320 <= ap_phi_mux_mux_case_6369_phi_fu_3438_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320 <= ap_phi_reg_pp0_iter0_mux_case_6633105_reg_6320;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970 <= ap_phi_mux_mux_case_71426_phi_fu_5225_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970 <= ap_phi_reg_pp0_iter0_mux_case_71690280_reg_7970;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291 <= ap_phi_mux_mux_case_7370_phi_fu_3378_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291 <= ap_phi_reg_pp0_iter0_mux_case_7634112_reg_6291;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) 
    & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12;
    end else if (((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) 
    & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) 
    & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) 
    & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((icmp_ln109_fu_22560_p2 == 1'd1) & (trunc_ln104_reg_26078 == 3'd0))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_2_fu_25364_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) 
    & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) 
    & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12;
    end else if (((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) 
    & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) 
    & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) 
    & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) 
    & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1337)) begin
        if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln109_4_fu_23749_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln110_5_fu_25557_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_11420182_reg_1922 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_11420182_reg_1922 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_11420182_reg_1922 <= ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_136414_reg_1516 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_136414_reg_1516 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_136414_reg_1516 <= ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_21421189_reg_1897 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_21421189_reg_1897 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_21421189_reg_1897 <= ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        mux_case_21421_reg_5522 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        mux_case_21421_reg_5522 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        mux_case_21421_reg_5522 <= ap_phi_mux_mux_case_21421188_phi_fu_4439_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_21421_reg_5522 <= ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_236521_reg_1491 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_236521_reg_1491 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_236521_reg_1491 <= ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        mux_case_2365_reg_3675 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        mux_case_2365_reg_3675 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        mux_case_2365_reg_3675 <= ap_phi_mux_mux_case_236520_phi_fu_2592_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_2365_reg_3675 <= ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_31422196_reg_1872 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_31422196_reg_1872 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_31422196_reg_1872 <= ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        mux_case_31422_reg_5462 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        mux_case_31422_reg_5462 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        mux_case_31422_reg_5462 <= ap_phi_mux_mux_case_31422195_phi_fu_4411_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_31422_reg_5462 <= ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        mux_case_31686_reg_8892 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        mux_case_31686_reg_8892 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        mux_case_31686_reg_8892 <= ap_phi_mux_mux_case_31686251_phi_fu_8618_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_31686_reg_8892 <= ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_336628_reg_1466 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_336628_reg_1466 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_336628_reg_1466 <= ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        mux_case_3366_reg_3615 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        mux_case_3366_reg_3615 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        mux_case_3366_reg_3615 <= ap_phi_mux_mux_case_336627_phi_fu_2564_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_3366_reg_3615 <= ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        mux_case_3630_reg_7213 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        mux_case_3630_reg_7213 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        mux_case_3630_reg_7213 <= ap_phi_mux_mux_case_363083_phi_fu_6939_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_3630_reg_7213 <= ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_41423203_reg_1847 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_41423203_reg_1847 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_41423203_reg_1847 <= ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        mux_case_41423_reg_5402 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        mux_case_41423_reg_5402 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        mux_case_41423_reg_5402 <= ap_phi_mux_mux_case_41423202_phi_fu_4383_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_41423_reg_5402 <= ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        mux_case_41687_reg_8838 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        mux_case_41687_reg_8838 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        mux_case_41687_reg_8838 <= ap_phi_mux_mux_case_41687258_phi_fu_8593_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_41687_reg_8838 <= ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_436735_reg_1441 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_436735_reg_1441 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_436735_reg_1441 <= ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        mux_case_4367_reg_3555 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        mux_case_4367_reg_3555 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        mux_case_4367_reg_3555 <= ap_phi_mux_mux_case_436734_phi_fu_2536_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_4367_reg_3555 <= ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        mux_case_4631_reg_7159 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        mux_case_4631_reg_7159 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        mux_case_4631_reg_7159 <= ap_phi_mux_mux_case_463190_phi_fu_6914_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_4631_reg_7159 <= ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_51424210_reg_1822 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_51424210_reg_1822 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_51424210_reg_1822 <= ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        mux_case_51424_reg_5342 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        mux_case_51424_reg_5342 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        mux_case_51424_reg_5342 <= ap_phi_mux_mux_case_51424209_phi_fu_4355_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_51424_reg_5342 <= ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        mux_case_51688_reg_8784 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        mux_case_51688_reg_8784 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        mux_case_51688_reg_8784 <= ap_phi_mux_mux_case_51688265_phi_fu_8568_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_51688_reg_8784 <= ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_536842_reg_1416 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_536842_reg_1416 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_536842_reg_1416 <= ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        mux_case_5368_reg_3495 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        mux_case_5368_reg_3495 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        mux_case_5368_reg_3495 <= ap_phi_mux_mux_case_536841_phi_fu_2508_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_5368_reg_3495 <= ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        mux_case_5632_reg_7105 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        mux_case_5632_reg_7105 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        mux_case_5632_reg_7105 <= ap_phi_mux_mux_case_563297_phi_fu_6889_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_5632_reg_7105 <= ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_61425217_reg_1797 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_61425217_reg_1797 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_61425217_reg_1797 <= ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        mux_case_61425_reg_5282 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        mux_case_61425_reg_5282 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        mux_case_61425_reg_5282 <= ap_phi_mux_mux_case_61425216_phi_fu_4327_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_61425_reg_5282 <= ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))))) begin
        mux_case_61689_reg_8730 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) 
    & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        mux_case_61689_reg_8730 <= ap_phi_mux_mux_case_61689272_phi_fu_8543_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))))) begin
        mux_case_61689_reg_8730 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_61689_reg_8730 <= ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_636949_reg_1391 <= 16'd0;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_636949_reg_1391 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_636949_reg_1391 <= ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        mux_case_6369_reg_3435 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        mux_case_6369_reg_3435 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        mux_case_6369_reg_3435 <= ap_phi_mux_mux_case_636948_phi_fu_2480_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_6369_reg_3435 <= ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))))) begin
        mux_case_6633_reg_7051 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) 
    & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        mux_case_6633_reg_7051 <= ap_phi_mux_mux_case_6633104_phi_fu_6864_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))))) begin
        mux_case_6633_reg_7051 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_6633_reg_7051 <= ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        mux_case_71426224_reg_1772 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa;
    end else if (((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        mux_case_71426224_reg_1772 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_71426224_reg_1772 <= ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        mux_case_71426_reg_5222 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        mux_case_71426_reg_5222 <= ap_phi_mux_mux_case_71426223_phi_fu_4299_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        mux_case_71426_reg_5222 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_71426_reg_5222 <= ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        mux_case_71690_reg_8676 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        mux_case_71690_reg_8676 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 
    == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 
    == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln109_5_fu_25147_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        mux_case_71690_reg_8676 <= ap_phi_mux_mux_case_71690279_phi_fu_8518_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_71690_reg_8676 <= ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        mux_case_737056_reg_1366 <= ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa;
    end else if (((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        mux_case_737056_reg_1366 <= 16'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mux_case_737056_reg_1366 <= ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        mux_case_7370_reg_3375 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        mux_case_7370_reg_3375 <= ap_phi_mux_mux_case_737055_phi_fu_2452_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        mux_case_7370_reg_3375 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mux_case_7370_reg_3375 <= ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        mux_case_7634_reg_6997 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        mux_case_7634_reg_6997 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 
    == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) 
    & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        mux_case_7634_reg_6997 <= ap_phi_mux_mux_case_7634111_phi_fu_6839_p14;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_7634_reg_6997 <= ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16;
    end else if ((((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd0)) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 
    == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= 1'd0;
    end else if (((trunc_ln104_fu_18838_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) 
    & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 
    1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= 1'd1;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= 16'd32767;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd0)) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) 
    & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= 1'd0;
    end else if (((trunc_ln104_1_fu_20118_p1 == 3'd7) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16;
    end else if ((((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= 16'd32768;
    end else if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) 
    & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (1'b0 == ap_block_pp0_stage3_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 
    == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd7) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= 16'd32767;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 <= ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln108_1_reg_26148 <= add_ln108_1_fu_20348_p2;
        add_ln108_reg_26100 <= add_ln108_fu_19068_p2;
        mul_ln109_1_reg_26168 <= mul_ln109_1_fu_21389_p2;
        mul_ln110_1_reg_26174 <= mul_ln110_1_fu_22429_p2;
        mul_ln110_reg_26120 <= mul_ln110_fu_20109_p2;
        tmp_56_reg_26088 <= sub_ln108_fu_18988_p2[32'd26];
        tmp_58_reg_26095 <= sub_ln108_fu_18988_p2[32'd25];
        tmp_76_reg_26136 <= sub_ln108_1_fu_20268_p2[32'd26];
        tmp_78_reg_26143 <= sub_ln108_1_fu_20268_p2[32'd25];
        trunc_ln104_1_reg_26126 <= trunc_ln104_1_fu_20118_p1;
        trunc_ln104_reg_26078 <= trunc_ln104_fu_18838_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464 <= ap_phi_mux_mux_case_11420182_phi_fu_1925_p18;
        ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436 <= ap_phi_mux_mux_case_21421189_phi_fu_1900_p18;
        ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408 <= ap_phi_mux_mux_case_31422196_phi_fu_1875_p18;
        ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380 <= ap_phi_mux_mux_case_41423203_phi_fu_1850_p18;
        ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352 <= ap_phi_mux_mux_case_51424210_phi_fu_1825_p18;
        ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324 <= ap_phi_mux_mux_case_61425217_phi_fu_1800_p18;
        ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296 <= ap_phi_mux_mux_case_71426224_phi_fu_1775_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859 <= add_ln108_1_fu_20348_p2;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617 <= ap_phi_mux_mux_case_136414_phi_fu_1519_p18;
        ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589 <= ap_phi_mux_mux_case_236521_phi_fu_1494_p18;
        ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561 <= ap_phi_mux_mux_case_336628_phi_fu_1469_p18;
        ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533 <= ap_phi_mux_mux_case_436735_phi_fu_1444_p18;
        ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505 <= ap_phi_mux_mux_case_536842_phi_fu_1419_p18;
        ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477 <= ap_phi_mux_mux_case_636949_phi_fu_1394_p18;
        ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449 <= ap_phi_mux_mux_case_737056_phi_fu_1369_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012 <= add_ln108_fu_19068_p2;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18;
        ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391 <= ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delta_1_reg_26029 <= delta_1_fu_15601_p2;
        icmp_ln110_4_reg_26300 <= icmp_ln110_4_fu_25205_p2;
        icmp_ln110_reg_26277 <= icmp_ln110_fu_25006_p2;
        sub_ln110_1_reg_26290 <= sub_ln110_1_fu_25199_p2;
        sub_ln110_reg_26267 <= sub_ln110_fu_25000_p2;
        tmp_reg_26022 <= mul_ln98_fu_15531_p2[32'd23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln109_2_reg_26208 <= icmp_ln109_2_fu_22577_p2;
        icmp_ln109_4_reg_26236 <= icmp_ln109_4_fu_23749_p2;
        icmp_ln109_5_reg_26247 <= icmp_ln109_5_fu_23766_p2;
        icmp_ln109_reg_26197 <= icmp_ln109_fu_22560_p2;
        mul_ln111_1_reg_26252 <= mul_ln111_1_fu_24807_p2;
        mul_ln111_reg_26213 <= mul_ln111_fu_23618_p2;
        sub_ln109_1_reg_26228 <= sub_ln109_1_fu_23743_p2;
        sub_ln109_reg_26189 <= sub_ln109_fu_22554_p2;
        tmp_61_reg_26201 <= sub_ln109_fu_22554_p2[32'd26];
        tmp_81_reg_26240 <= sub_ln109_1_fu_23743_p2[32'd26];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln108_1_reg_26072 <= mul_ln108_1_fu_18828_p2;
        mul_ln108_reg_26053 <= mul_ln108_fu_16740_p2;
        mul_ln109_reg_26059 <= mul_ln109_fu_17782_p2;
        sext_ln104_1_reg_26041 <= sext_ln104_1_fu_15696_p1;
        sext_ln104_reg_26034 <= sext_ln104_fu_15692_p1;
        tmp_48_reg_26316 <= tmp_48_fu_25370_p13;
        tmp_52_reg_26333 <= tmp_52_fu_25563_p13;
        u_index_1_reg_26065 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1;
        u_index_reg_26047 <= eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_56_reg_26088 == 1'd0)) begin
        ap_phi_mux_empty_15_phi_fu_2648_p4 = 1'd0;
    end else if ((tmp_56_reg_26088 == 1'd1)) begin
        ap_phi_mux_empty_15_phi_fu_2648_p4 = or_ln108_6_fu_22446_p2;
    end else begin
        ap_phi_mux_empty_15_phi_fu_2648_p4 = ap_phi_reg_pp0_iter0_empty_15_reg_2645;
    end
end

always @ (*) begin
    if ((tmp_61_reg_26201 == 1'd1)) begin
        ap_phi_mux_empty_16_phi_fu_6990_p4 = or_ln109_6_fu_24896_p2;
    end else begin
        ap_phi_mux_empty_16_phi_fu_6990_p4 = ap_phi_reg_pp0_iter1_empty_16_reg_6986;
    end
end

always @ (*) begin
    if ((tmp_66_fu_25216_p3 == 1'd0)) begin
        ap_phi_mux_empty_17_phi_fu_10597_p4 = 1'd0;
    end else if ((tmp_66_fu_25216_p3 == 1'd1)) begin
        ap_phi_mux_empty_17_phi_fu_10597_p4 = or_ln110_6_fu_25309_p2;
    end else begin
        ap_phi_mux_empty_17_phi_fu_10597_p4 = ap_phi_reg_pp0_iter1_empty_17_reg_10594;
    end
end

always @ (*) begin
    if ((tmp_71_fu_25625_p3 == 1'd0)) begin
        ap_phi_mux_empty_18_phi_fu_13780_p4 = 1'd0;
    end else if ((tmp_71_fu_25625_p3 == 1'd1)) begin
        ap_phi_mux_empty_18_phi_fu_13780_p4 = or_ln111_6_fu_25718_p2;
    end else begin
        ap_phi_mux_empty_18_phi_fu_13780_p4 = ap_phi_reg_pp0_iter1_empty_18_reg_13777;
    end
end

always @ (*) begin
    if ((tmp_76_reg_26136 == 1'd0)) begin
        ap_phi_mux_empty_19_phi_fu_4495_p4 = 1'd0;
    end else if ((tmp_76_reg_26136 == 1'd1)) begin
        ap_phi_mux_empty_19_phi_fu_4495_p4 = or_ln108_7_fu_23635_p2;
    end else begin
        ap_phi_mux_empty_19_phi_fu_4495_p4 = ap_phi_reg_pp0_iter0_empty_19_reg_4492;
    end
end

always @ (*) begin
    if ((tmp_81_reg_26240 == 1'd1)) begin
        ap_phi_mux_empty_20_phi_fu_8669_p4 = or_ln109_7_fu_25095_p2;
    end else begin
        ap_phi_mux_empty_20_phi_fu_8669_p4 = ap_phi_reg_pp0_iter1_empty_20_reg_8665;
    end
end

always @ (*) begin
    if ((tmp_86_fu_25409_p3 == 1'd0)) begin
        ap_phi_mux_empty_21_phi_fu_12531_p4 = 1'd0;
    end else if ((tmp_86_fu_25409_p3 == 1'd1)) begin
        ap_phi_mux_empty_21_phi_fu_12531_p4 = or_ln110_7_fu_25502_p2;
    end else begin
        ap_phi_mux_empty_21_phi_fu_12531_p4 = ap_phi_reg_pp0_iter1_empty_21_reg_12528;
    end
end

always @ (*) begin
    if ((tmp_91_fu_25838_p3 == 1'd0)) begin
        ap_phi_mux_empty_22_phi_fu_15110_p4 = 1'd0;
    end else if ((tmp_91_fu_25838_p3 == 1'd1)) begin
        ap_phi_mux_empty_22_phi_fu_15110_p4 = or_ln111_7_fu_25931_p2;
    end else begin
        ap_phi_mux_empty_22_phi_fu_15110_p4 = ap_phi_reg_pp0_iter1_empty_22_reg_15107;
    end
end

always @ (*) begin
    if ((tmp_reg_26022 == 1'd1)) begin
        ap_phi_mux_empty_phi_fu_1128_p4 = sext_ln98_2_fu_15607_p1[32'd15];
    end else begin
        ap_phi_mux_empty_phi_fu_1128_p4 = 1'd0;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 = mux_case_11420182_reg_1922;
    end else begin
        ap_phi_mux_mux_case_11420181_phi_fu_4467_p16 = ap_phi_reg_pp0_iter0_mux_case_11420181_reg_4464;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 = 16'd0;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
    end else begin
        ap_phi_mux_mux_case_11420182_phi_fu_1925_p18 = ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_11420_phi_fu_5585_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_11420_phi_fu_5585_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_11420_phi_fu_5585_p36 = ap_phi_mux_mux_case_11420181_phi_fu_4467_p16;
    end else begin
        ap_phi_mux_mux_case_11420_phi_fu_5585_p36 = ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_mux_case_136413_phi_fu_2620_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_136413_phi_fu_2620_p16 = mux_case_136414_reg_1516;
    end else begin
        ap_phi_mux_mux_case_136413_phi_fu_2620_p16 = ap_phi_reg_pp0_iter0_mux_case_136413_reg_2617;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_136414_phi_fu_1519_p18 = 16'd0;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_136414_phi_fu_1519_p18 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
    end else begin
        ap_phi_mux_mux_case_136414_phi_fu_1519_p18 = ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_1364_phi_fu_3738_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_1364_phi_fu_3738_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_1364_phi_fu_3738_p36 = ap_phi_mux_mux_case_136413_phi_fu_2620_p16;
    end else begin
        ap_phi_mux_mux_case_1364_phi_fu_3738_p36 = ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 = mux_case_21421189_reg_1897;
    end else begin
        ap_phi_mux_mux_case_21421188_phi_fu_4439_p16 = ap_phi_reg_pp0_iter0_mux_case_21421188_reg_4436;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 = 16'd0;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
    end else begin
        ap_phi_mux_mux_case_21421189_phi_fu_1900_p18 = ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_21421_phi_fu_5525_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_21421_phi_fu_5525_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_21421_phi_fu_5525_p36 = ap_phi_mux_mux_case_21421188_phi_fu_4439_p16;
    end else begin
        ap_phi_mux_mux_case_21421_phi_fu_5525_p36 = ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 = ap_phi_mux_mux_case_21685245_phi_fu_8118_p16;
    end else begin
        ap_phi_mux_mux_case_21685244_phi_fu_8643_p14 = ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 = mux_case_21421_reg_5522;
    end else begin
        ap_phi_mux_mux_case_21685245_phi_fu_8118_p16 = ap_phi_reg_pp0_iter1_mux_case_21685245_reg_8115;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_mux_mux_case_21685_phi_fu_8949_p32 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_mux_mux_case_21685_phi_fu_8949_p32 = 16'd32767;
    end else if (((or_ln109_5_fu_25147_p2 == 1'd0) | ((or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_21685_phi_fu_8949_p32 = ap_phi_mux_mux_case_21685244_phi_fu_8643_p14;
    end else begin
        ap_phi_mux_mux_case_21685_phi_fu_8949_p32 = ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_mux_case_236520_phi_fu_2592_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_236520_phi_fu_2592_p16 = mux_case_236521_reg_1491;
    end else begin
        ap_phi_mux_mux_case_236520_phi_fu_2592_p16 = ap_phi_reg_pp0_iter0_mux_case_236520_reg_2589;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_236521_phi_fu_1494_p18 = 16'd0;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_236521_phi_fu_1494_p18 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
    end else begin
        ap_phi_mux_mux_case_236521_phi_fu_1494_p18 = ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_2365_phi_fu_3678_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_2365_phi_fu_3678_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_2365_phi_fu_3678_p36 = ap_phi_mux_mux_case_236520_phi_fu_2592_p16;
    end else begin
        ap_phi_mux_mux_case_2365_phi_fu_3678_p36 = ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_mux_case_262976_phi_fu_6964_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_262976_phi_fu_6964_p14 = ap_phi_mux_mux_case_262977_phi_fu_6439_p16;
    end else begin
        ap_phi_mux_mux_case_262976_phi_fu_6964_p14 = ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1))) begin
        ap_phi_mux_mux_case_262977_phi_fu_6439_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_mux_case_262977_phi_fu_6439_p16 = mux_case_2365_reg_3675;
    end else begin
        ap_phi_mux_mux_case_262977_phi_fu_6439_p16 = ap_phi_reg_pp0_iter1_mux_case_262977_reg_6436;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_mux_mux_case_2629_phi_fu_7270_p32 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_mux_mux_case_2629_phi_fu_7270_p32 = 16'd32767;
    end else if (((or_ln109_2_fu_24948_p2 == 1'd0) | ((or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_2629_phi_fu_7270_p32 = ap_phi_mux_mux_case_262976_phi_fu_6964_p14;
    end else begin
        ap_phi_mux_mux_case_2629_phi_fu_7270_p32 = ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 = mux_case_31422196_reg_1872;
    end else begin
        ap_phi_mux_mux_case_31422195_phi_fu_4411_p16 = ap_phi_reg_pp0_iter0_mux_case_31422195_reg_4408;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 = 16'd0;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa;
    end else begin
        ap_phi_mux_mux_case_31422196_phi_fu_1875_p18 = ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_31422_phi_fu_5465_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_31422_phi_fu_5465_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_31422_phi_fu_5465_p36 = ap_phi_mux_mux_case_31422195_phi_fu_4411_p16;
    end else begin
        ap_phi_mux_mux_case_31422_phi_fu_5465_p36 = ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 = ap_phi_mux_mux_case_31686252_phi_fu_8089_p16;
    end else begin
        ap_phi_mux_mux_case_31686251_phi_fu_8618_p14 = ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 = mux_case_31422_reg_5462;
    end else begin
        ap_phi_mux_mux_case_31686252_phi_fu_8089_p16 = ap_phi_reg_pp0_iter1_mux_case_31686252_reg_8086;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_mux_mux_case_31686_phi_fu_8895_p32 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_mux_mux_case_31686_phi_fu_8895_p32 = 16'd32767;
    end else if (((or_ln109_5_fu_25147_p2 == 1'd0) | ((or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_31686_phi_fu_8895_p32 = ap_phi_mux_mux_case_31686251_phi_fu_8618_p14;
    end else begin
        ap_phi_mux_mux_case_31686_phi_fu_8895_p32 = ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 = ap_phi_mux_mux_case_32140308_phi_fu_12115_p14;
    end else begin
        ap_phi_mux_mux_case_32140307_phi_fu_12509_p12 = ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 = mux_case_31686_reg_8892;
    end else begin
        ap_phi_mux_mux_case_32140308_phi_fu_12115_p14 = ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_mux_mux_case_32140_phi_fu_12823_p28 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_mux_mux_case_32140_phi_fu_12823_p28 = 16'd32767;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 
    == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_mux_case_32140_phi_fu_12823_p28 = ap_phi_mux_mux_case_32140307_phi_fu_12509_p12;
    end else begin
        ap_phi_mux_mux_case_32140_phi_fu_12823_p28 = ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_mux_case_336627_phi_fu_2564_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_336627_phi_fu_2564_p16 = mux_case_336628_reg_1466;
    end else begin
        ap_phi_mux_mux_case_336627_phi_fu_2564_p16 = ap_phi_reg_pp0_iter0_mux_case_336627_reg_2561;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_336628_phi_fu_1469_p18 = 16'd0;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_336628_phi_fu_1469_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa;
    end else begin
        ap_phi_mux_mux_case_336628_phi_fu_1469_p18 = ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_3366_phi_fu_3618_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_3366_phi_fu_3618_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_3366_phi_fu_3618_p36 = ap_phi_mux_mux_case_336627_phi_fu_2564_p16;
    end else begin
        ap_phi_mux_mux_case_3366_phi_fu_3618_p36 = ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_mux_case_363083_phi_fu_6939_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_363083_phi_fu_6939_p14 = ap_phi_mux_mux_case_363084_phi_fu_6410_p16;
    end else begin
        ap_phi_mux_mux_case_363083_phi_fu_6939_p14 = ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2))) begin
        ap_phi_mux_mux_case_363084_phi_fu_6410_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_mux_case_363084_phi_fu_6410_p16 = mux_case_3366_reg_3615;
    end else begin
        ap_phi_mux_mux_case_363084_phi_fu_6410_p16 = ap_phi_reg_pp0_iter1_mux_case_363084_reg_6407;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_mux_mux_case_3630_phi_fu_7216_p32 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_mux_mux_case_3630_phi_fu_7216_p32 = 16'd32767;
    end else if (((or_ln109_2_fu_24948_p2 == 1'd0) | ((or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_3630_phi_fu_7216_p32 = ap_phi_mux_mux_case_363083_phi_fu_6939_p14;
    end else begin
        ap_phi_mux_mux_case_3630_phi_fu_7216_p32 = ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 = ap_phi_mux_mux_case_3894140_phi_fu_10181_p14;
    end else begin
        ap_phi_mux_mux_case_3894139_phi_fu_10575_p12 = ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 = mux_case_3630_reg_7213;
    end else begin
        ap_phi_mux_mux_case_3894140_phi_fu_10181_p14 = ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_mux_mux_case_3894_phi_fu_10889_p28 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_mux_mux_case_3894_phi_fu_10889_p28 = 16'd32767;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_mux_case_3894_phi_fu_10889_p28 = ap_phi_mux_mux_case_3894139_phi_fu_10575_p12;
    end else begin
        ap_phi_mux_mux_case_3894_phi_fu_10889_p28 = ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 = mux_case_41423203_reg_1847;
    end else begin
        ap_phi_mux_mux_case_41423202_phi_fu_4383_p16 = ap_phi_reg_pp0_iter0_mux_case_41423202_reg_4380;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 = 16'd0;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa;
    end else begin
        ap_phi_mux_mux_case_41423203_phi_fu_1850_p18 = ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_41423_phi_fu_5405_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_41423_phi_fu_5405_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_41423_phi_fu_5405_p36 = ap_phi_mux_mux_case_41423202_phi_fu_4383_p16;
    end else begin
        ap_phi_mux_mux_case_41423_phi_fu_5405_p36 = ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 = ap_phi_mux_mux_case_41687259_phi_fu_8060_p16;
    end else begin
        ap_phi_mux_mux_case_41687258_phi_fu_8593_p14 = ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 = mux_case_41423_reg_5402;
    end else begin
        ap_phi_mux_mux_case_41687259_phi_fu_8060_p16 = ap_phi_reg_pp0_iter1_mux_case_41687259_reg_8057;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_mux_mux_case_41687_phi_fu_8841_p32 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_mux_mux_case_41687_phi_fu_8841_p32 = 16'd32767;
    end else if (((or_ln109_5_fu_25147_p2 == 1'd0) | ((or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_41687_phi_fu_8841_p32 = ap_phi_mux_mux_case_41687258_phi_fu_8593_p14;
    end else begin
        ap_phi_mux_mux_case_41687_phi_fu_8841_p32 = ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 = ap_phi_mux_mux_case_42141315_phi_fu_12089_p14;
    end else begin
        ap_phi_mux_mux_case_42141314_phi_fu_12487_p12 = ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 = mux_case_41687_reg_8838;
    end else begin
        ap_phi_mux_mux_case_42141315_phi_fu_12089_p14 = ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_mux_mux_case_42141_phi_fu_12776_p28 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_mux_mux_case_42141_phi_fu_12776_p28 = 16'd32767;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 
    == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_mux_case_42141_phi_fu_12776_p28 = ap_phi_mux_mux_case_42141314_phi_fu_12487_p12;
    end else begin
        ap_phi_mux_mux_case_42141_phi_fu_12776_p28 = ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_mux_case_436734_phi_fu_2536_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_436734_phi_fu_2536_p16 = mux_case_436735_reg_1441;
    end else begin
        ap_phi_mux_mux_case_436734_phi_fu_2536_p16 = ap_phi_reg_pp0_iter0_mux_case_436734_reg_2533;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_436735_phi_fu_1444_p18 = 16'd0;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_436735_phi_fu_1444_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa;
    end else begin
        ap_phi_mux_mux_case_436735_phi_fu_1444_p18 = ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_4367_phi_fu_3558_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_4367_phi_fu_3558_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_4367_phi_fu_3558_p36 = ap_phi_mux_mux_case_436734_phi_fu_2536_p16;
    end else begin
        ap_phi_mux_mux_case_4367_phi_fu_3558_p36 = ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_mux_case_463190_phi_fu_6914_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_463190_phi_fu_6914_p14 = ap_phi_mux_mux_case_463191_phi_fu_6381_p16;
    end else begin
        ap_phi_mux_mux_case_463190_phi_fu_6914_p14 = ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3))) begin
        ap_phi_mux_mux_case_463191_phi_fu_6381_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_mux_case_463191_phi_fu_6381_p16 = mux_case_4367_reg_3555;
    end else begin
        ap_phi_mux_mux_case_463191_phi_fu_6381_p16 = ap_phi_reg_pp0_iter1_mux_case_463191_reg_6378;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_mux_mux_case_4631_phi_fu_7162_p32 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_mux_mux_case_4631_phi_fu_7162_p32 = 16'd32767;
    end else if (((or_ln109_2_fu_24948_p2 == 1'd0) | ((or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_4631_phi_fu_7162_p32 = ap_phi_mux_mux_case_463190_phi_fu_6914_p14;
    end else begin
        ap_phi_mux_mux_case_4631_phi_fu_7162_p32 = ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 = ap_phi_mux_mux_case_4895147_phi_fu_10155_p14;
    end else begin
        ap_phi_mux_mux_case_4895146_phi_fu_10553_p12 = ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 = mux_case_4631_reg_7159;
    end else begin
        ap_phi_mux_mux_case_4895147_phi_fu_10155_p14 = ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_mux_mux_case_4895_phi_fu_10842_p28 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_mux_mux_case_4895_phi_fu_10842_p28 = 16'd32767;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_mux_case_4895_phi_fu_10842_p28 = ap_phi_mux_mux_case_4895146_phi_fu_10553_p12;
    end else begin
        ap_phi_mux_mux_case_4895_phi_fu_10842_p28 = ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd5)) begin
        ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 = mux_case_51424210_reg_1822;
    end else begin
        ap_phi_mux_mux_case_51424209_phi_fu_4355_p16 = ap_phi_reg_pp0_iter0_mux_case_51424209_reg_4352;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 = 16'd0;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa;
    end else begin
        ap_phi_mux_mux_case_51424210_phi_fu_1825_p18 = ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_51424_phi_fu_5345_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_51424_phi_fu_5345_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_51424_phi_fu_5345_p36 = ap_phi_mux_mux_case_51424209_phi_fu_4355_p16;
    end else begin
        ap_phi_mux_mux_case_51424_phi_fu_5345_p36 = ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 = ap_phi_mux_mux_case_51688266_phi_fu_8031_p16;
    end else begin
        ap_phi_mux_mux_case_51688265_phi_fu_8568_p14 = ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 = mux_case_51424_reg_5342;
    end else begin
        ap_phi_mux_mux_case_51688266_phi_fu_8031_p16 = ap_phi_reg_pp0_iter1_mux_case_51688266_reg_8028;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_mux_mux_case_51688_phi_fu_8787_p32 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_mux_mux_case_51688_phi_fu_8787_p32 = 16'd32767;
    end else if (((or_ln109_5_fu_25147_p2 == 1'd0) | ((or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_51688_phi_fu_8787_p32 = ap_phi_mux_mux_case_51688265_phi_fu_8568_p14;
    end else begin
        ap_phi_mux_mux_case_51688_phi_fu_8787_p32 = ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5))) begin
        ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 = ap_phi_mux_mux_case_52142322_phi_fu_12063_p14;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5))) begin
        ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 = add_ln110_1_fu_25471_p2;
    end else begin
        ap_phi_mux_mux_case_52142321_phi_fu_12465_p12 = ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462;
    end
end

always @ (*) begin
    if (((icmp_ln110_4_reg_26300 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 = mux_case_51688_reg_8784;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 = 16'd0;
    end else begin
        ap_phi_mux_mux_case_52142322_phi_fu_12063_p14 = ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060;
    end
end

always @ (*) begin
    if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_mux_mux_case_52142_phi_fu_12729_p28 = 16'd32768;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_mux_case_52142_phi_fu_12729_p28 = ap_phi_mux_mux_case_52142321_phi_fu_12465_p12;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_mux_mux_case_52142_phi_fu_12729_p28 = 16'd32767;
    end else begin
        ap_phi_mux_mux_case_52142_phi_fu_12729_p28 = ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd5)) begin
        ap_phi_mux_mux_case_536841_phi_fu_2508_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_536841_phi_fu_2508_p16 = mux_case_536842_reg_1416;
    end else begin
        ap_phi_mux_mux_case_536841_phi_fu_2508_p16 = ap_phi_reg_pp0_iter0_mux_case_536841_reg_2505;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_536842_phi_fu_1419_p18 = 16'd0;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_536842_phi_fu_1419_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa;
    end else begin
        ap_phi_mux_mux_case_536842_phi_fu_1419_p18 = ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_5368_phi_fu_3498_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_5368_phi_fu_3498_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_5368_phi_fu_3498_p36 = ap_phi_mux_mux_case_536841_phi_fu_2508_p16;
    end else begin
        ap_phi_mux_mux_case_5368_phi_fu_3498_p36 = ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_mux_case_563297_phi_fu_6889_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_563297_phi_fu_6889_p14 = ap_phi_mux_mux_case_563298_phi_fu_6352_p16;
    end else begin
        ap_phi_mux_mux_case_563297_phi_fu_6889_p14 = ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_mux_case_563298_phi_fu_6352_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_mux_case_563298_phi_fu_6352_p16 = mux_case_5368_reg_3495;
    end else begin
        ap_phi_mux_mux_case_563298_phi_fu_6352_p16 = ap_phi_reg_pp0_iter1_mux_case_563298_reg_6349;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_mux_mux_case_5632_phi_fu_7108_p32 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_mux_mux_case_5632_phi_fu_7108_p32 = 16'd32767;
    end else if (((or_ln109_2_fu_24948_p2 == 1'd0) | ((or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_5632_phi_fu_7108_p32 = ap_phi_mux_mux_case_563297_phi_fu_6889_p14;
    end else begin
        ap_phi_mux_mux_case_5632_phi_fu_7108_p32 = ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5))) begin
        ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 = ap_phi_mux_mux_case_5896154_phi_fu_10129_p14;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5))) begin
        ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 = add_ln110_fu_25278_p2;
    end else begin
        ap_phi_mux_mux_case_5896153_phi_fu_10531_p12 = ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_26277 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 = mux_case_5632_reg_7105;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 = 16'd0;
    end else begin
        ap_phi_mux_mux_case_5896154_phi_fu_10129_p14 = ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126;
    end
end

always @ (*) begin
    if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_mux_mux_case_5896_phi_fu_10795_p28 = 16'd32768;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_mux_case_5896_phi_fu_10795_p28 = ap_phi_mux_mux_case_5896153_phi_fu_10531_p12;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_mux_mux_case_5896_phi_fu_10795_p28 = 16'd32767;
    end else begin
        ap_phi_mux_mux_case_5896_phi_fu_10795_p28 = ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd6)) begin
        ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 = mux_case_61425217_reg_1797;
    end else begin
        ap_phi_mux_mux_case_61425216_phi_fu_4327_p16 = ap_phi_reg_pp0_iter0_mux_case_61425216_reg_4324;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 = 16'd0;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa;
    end else begin
        ap_phi_mux_mux_case_61425217_phi_fu_1800_p18 = ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_61425_phi_fu_5285_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_61425_phi_fu_5285_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_61425_phi_fu_5285_p36 = ap_phi_mux_mux_case_61425216_phi_fu_4327_p16;
    end else begin
        ap_phi_mux_mux_case_61425_phi_fu_5285_p36 = ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd6))) begin
        ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 = ap_phi_mux_mux_case_61689273_phi_fu_8002_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 = add_ln109_1_fu_25062_p2;
    end else begin
        ap_phi_mux_mux_case_61689272_phi_fu_8543_p14 = ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540;
    end
end

always @ (*) begin
    if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 = mux_case_61425_reg_5282;
    end else if ((((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 = 16'd0;
    end else begin
        ap_phi_mux_mux_case_61689273_phi_fu_8002_p16 = ap_phi_reg_pp0_iter1_mux_case_61689273_reg_7999;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)))) begin
        ap_phi_mux_mux_case_61689_phi_fu_8733_p32 = 16'd32768;
    end else if (((or_ln109_5_fu_25147_p2 == 1'd0) | ((or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_61689_phi_fu_8733_p32 = ap_phi_mux_mux_case_61689272_phi_fu_8543_p14;
    end else if ((((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_61689_phi_fu_8733_p32 = 16'd32767;
    end else begin
        ap_phi_mux_mux_case_61689_phi_fu_8733_p32 = ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 = ap_phi_mux_mux_case_62143329_phi_fu_12037_p14;
    end else begin
        ap_phi_mux_mux_case_62143328_phi_fu_12443_p12 = ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 = mux_case_61689_reg_8730;
    end else begin
        ap_phi_mux_mux_case_62143329_phi_fu_12037_p14 = ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_mux_mux_case_62143_phi_fu_12682_p28 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_mux_mux_case_62143_phi_fu_12682_p28 = 16'd32767;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 
    == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_mux_case_62143_phi_fu_12682_p28 = ap_phi_mux_mux_case_62143328_phi_fu_12443_p12;
    end else begin
        ap_phi_mux_mux_case_62143_phi_fu_12682_p28 = ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd6)) begin
        ap_phi_mux_mux_case_636948_phi_fu_2480_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_636948_phi_fu_2480_p16 = mux_case_636949_reg_1391;
    end else begin
        ap_phi_mux_mux_case_636948_phi_fu_2480_p16 = ap_phi_reg_pp0_iter0_mux_case_636948_reg_2477;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_636949_phi_fu_1394_p18 = 16'd0;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_636949_phi_fu_1394_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa;
    end else begin
        ap_phi_mux_mux_case_636949_phi_fu_1394_p18 = ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_6369_phi_fu_3438_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_6369_phi_fu_3438_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_6369_phi_fu_3438_p36 = ap_phi_mux_mux_case_636948_phi_fu_2480_p16;
    end else begin
        ap_phi_mux_mux_case_6369_phi_fu_3438_p36 = ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 = ap_phi_mux_mux_case_6633105_phi_fu_6323_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 = add_ln109_fu_24863_p2;
    end else begin
        ap_phi_mux_mux_case_6633104_phi_fu_6864_p14 = ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)))) begin
        ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 = mux_case_6369_reg_3435;
    end else if ((((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 = 16'd0;
    end else begin
        ap_phi_mux_mux_case_6633105_phi_fu_6323_p16 = ap_phi_reg_pp0_iter1_mux_case_6633105_reg_6320;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)))) begin
        ap_phi_mux_mux_case_6633_phi_fu_7054_p32 = 16'd32768;
    end else if (((or_ln109_2_fu_24948_p2 == 1'd0) | ((or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_6633_phi_fu_7054_p32 = ap_phi_mux_mux_case_6633104_phi_fu_6864_p14;
    end else if ((((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_6633_phi_fu_7054_p32 = 16'd32767;
    end else begin
        ap_phi_mux_mux_case_6633_phi_fu_7054_p32 = ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 = ap_phi_mux_mux_case_6897161_phi_fu_10103_p14;
    end else begin
        ap_phi_mux_mux_case_6897160_phi_fu_10509_p12 = ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 = mux_case_6633_reg_7051;
    end else begin
        ap_phi_mux_mux_case_6897161_phi_fu_10103_p14 = ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_mux_mux_case_6897_phi_fu_10748_p28 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_mux_mux_case_6897_phi_fu_10748_p28 = 16'd32767;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_mux_case_6897_phi_fu_10748_p28 = ap_phi_mux_mux_case_6897160_phi_fu_10509_p12;
    end else begin
        ap_phi_mux_mux_case_6897_phi_fu_10748_p28 = ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6))) begin
        ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 = mux_case_71426224_reg_1772;
    end else if ((trunc_ln104_1_reg_26126 == 3'd7)) begin
        ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 = add_ln108_1_reg_26148;
    end else begin
        ap_phi_mux_mux_case_71426223_phi_fu_4299_p16 = ap_phi_reg_pp0_iter0_mux_case_71426223_reg_4296;
    end
end

always @ (*) begin
    if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa;
    end else if (((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 = 16'd0;
    end else begin
        ap_phi_mux_mux_case_71426224_phi_fu_1775_p18 = ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_mux_case_71426_phi_fu_5225_p36 = 16'd32768;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_mux_case_71426_phi_fu_5225_p36 = ap_phi_mux_mux_case_71426223_phi_fu_4299_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_mux_case_71426_phi_fu_5225_p36 = 16'd32767;
    end else begin
        ap_phi_mux_mux_case_71426_phi_fu_5225_p36 = ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd6)) begin
        ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 = ap_phi_mux_mux_case_71690280_phi_fu_7973_p16;
    end else begin
        ap_phi_mux_mux_case_71690279_phi_fu_8518_p14 = ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 = mux_case_71426_reg_5222;
    end else begin
        ap_phi_mux_mux_case_71690280_phi_fu_7973_p16 = ap_phi_reg_pp0_iter1_mux_case_71690280_reg_7970;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2))) begin
        ap_phi_mux_mux_case_71690_phi_fu_8679_p32 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2))) begin
        ap_phi_mux_mux_case_71690_phi_fu_8679_p32 = 16'd32767;
    end else if (((or_ln109_5_fu_25147_p2 == 1'd0) | ((or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_7_fu_25141_p2) & (1'd0 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd0 == and_ln109_5_fu_25124_p2) & (1'd1 == and_ln109_7_fu_25141_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln109_5_fu_25147_p2 == 1'd1) & (1'd1 == and_ln109_5_fu_25124_p2)))) begin
        ap_phi_mux_mux_case_71690_phi_fu_8679_p32 = ap_phi_mux_mux_case_71690279_phi_fu_8518_p14;
    end else begin
        ap_phi_mux_mux_case_71690_phi_fu_8679_p32 = ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd5)) begin
        ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 = ap_phi_mux_mux_case_72144336_phi_fu_12011_p14;
    end else begin
        ap_phi_mux_mux_case_72144335_phi_fu_12421_p12 = ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 = mux_case_71690_reg_8676;
    end else begin
        ap_phi_mux_mux_case_72144336_phi_fu_12011_p14 = ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_mux_mux_case_72144_phi_fu_12635_p28 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_mux_mux_case_72144_phi_fu_12635_p28 = 16'd32767;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 
    == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_mux_case_72144_phi_fu_12635_p28 = ap_phi_mux_mux_case_72144335_phi_fu_12421_p12;
    end else begin
        ap_phi_mux_mux_case_72144_phi_fu_12635_p28 = ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_mux_case_737055_phi_fu_2452_p16 = mux_case_737056_reg_1366;
    end else if ((trunc_ln104_reg_26078 == 3'd7)) begin
        ap_phi_mux_mux_case_737055_phi_fu_2452_p16 = add_ln108_reg_26100;
    end else begin
        ap_phi_mux_mux_case_737055_phi_fu_2452_p16 = ap_phi_reg_pp0_iter0_mux_case_737055_reg_2449;
    end
end

always @ (*) begin
    if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_mux_case_737056_phi_fu_1369_p18 = ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa;
    end else if (((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_mux_case_737056_phi_fu_1369_p18 = 16'd0;
    end else begin
        ap_phi_mux_mux_case_737056_phi_fu_1369_p18 = ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_mux_case_7370_phi_fu_3378_p36 = 16'd32768;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_mux_case_7370_phi_fu_3378_p36 = ap_phi_mux_mux_case_737055_phi_fu_2452_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_mux_case_7370_phi_fu_3378_p36 = 16'd32767;
    end else begin
        ap_phi_mux_mux_case_7370_phi_fu_3378_p36 = ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd6)) begin
        ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 = ap_phi_mux_mux_case_7634112_phi_fu_6294_p16;
    end else begin
        ap_phi_mux_mux_case_7634111_phi_fu_6839_p14 = ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 = mux_case_7370_reg_3375;
    end else begin
        ap_phi_mux_mux_case_7634112_phi_fu_6294_p16 = ap_phi_reg_pp0_iter1_mux_case_7634112_reg_6291;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2))) begin
        ap_phi_mux_mux_case_7634_phi_fu_7000_p32 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2))) begin
        ap_phi_mux_mux_case_7634_phi_fu_7000_p32 = 16'd32767;
    end else if (((or_ln109_2_fu_24948_p2 == 1'd0) | ((or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_3_fu_24942_p2) & (1'd0 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd0 == and_ln109_1_fu_24925_p2) & (1'd1 == and_ln109_3_fu_24942_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln109_2_fu_24948_p2 == 1'd1) & (1'd1 == and_ln109_1_fu_24925_p2)))) begin
        ap_phi_mux_mux_case_7634_phi_fu_7000_p32 = ap_phi_mux_mux_case_7634111_phi_fu_6839_p14;
    end else begin
        ap_phi_mux_mux_case_7634_phi_fu_7000_p32 = ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd5)) begin
        ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 = ap_phi_mux_mux_case_7898168_phi_fu_10077_p14;
    end else begin
        ap_phi_mux_mux_case_7898167_phi_fu_10487_p12 = ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 = mux_case_7634_reg_6997;
    end else begin
        ap_phi_mux_mux_case_7898168_phi_fu_10077_p14 = ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_mux_mux_case_7898_phi_fu_10701_p28 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_mux_mux_case_7898_phi_fu_10701_p28 = 16'd32767;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_mux_case_7898_phi_fu_10701_p28 = ap_phi_mux_mux_case_7898167_phi_fu_10487_p12;
    end else begin
        ap_phi_mux_mux_case_7898_phi_fu_10701_p28 = ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_reg_1947;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_1_phi_fu_1985_p16 = 1'd1;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_phi_fu_2015_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_1_reg_2012;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_phi_fu_2044_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_1_reg_2041;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_phi_fu_5887_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_phi_fu_6468_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 = 1'd1;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_phi_fu_1138_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_1_phi_fu_2075_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_phi_fu_5917_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_phi_fu_6495_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_reg_2101;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 = 1'd1;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_1_phi_fu_2104_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_phi_fu_2658_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 = 1'd1;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_phi_fu_5946_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_phi_fu_6521_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 = 1'd1;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_phi_fu_9765_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 = 1'd1;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_phi_fu_10207_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 = 1'd1;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_phi_fu_1171_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_1_phi_fu_2134_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_phi_fu_2718_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_phi_fu_5975_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_phi_fu_6548_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_phi_fu_9791_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd0) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 = 16'd32767;
    end else if (((or_ln110_2_fu_25364_p2 == 1'd0) | ((or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_3_fu_25358_p2) & (1'd0 == and_ln110_1_fu_25340_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) 
    & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd0 == and_ln110_1_fu_25340_p2) & (1'd1 == and_ln110_3_fu_25358_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln110_2_fu_25364_p2 == 1'd1) & (1'd1 == and_ln110_1_fu_25340_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_phi_fu_10230_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 = 1'd1;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_phi_fu_13585_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_reg_2159;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 = 1'd1;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_1_phi_fu_2162_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_phi_fu_2778_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 = 1'd1;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_phi_fu_6004_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_phi_fu_6574_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 = 1'd1;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_phi_fu_9817_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_phi_fu_10252_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 = 1'd1;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_phi_fu_13355_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 = 1'd1;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_phi_fu_1204_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 = 16'd0;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 = add_ln111_fu_25693_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_phi_fu_13378_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 = 16'd32767;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_phi_fu_13605_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_1_phi_fu_2192_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_phi_fu_2838_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_phi_fu_6033_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_phi_fu_6601_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_phi_fu_9843_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_phi_fu_10276_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621;
    end
end

always @ (*) begin
    if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_phi_fu_13624_p10;
    end else if (((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_reg_2217;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 = 1'd1;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_1_phi_fu_2220_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_phi_fu_2898_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 = 1'd1;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_phi_fu_6062_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_phi_fu_6627_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 = 1'd1;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_phi_fu_9869_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_phi_fu_10299_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296;
    end
end

always @ (*) begin
    if (((icmp_ln111_fu_25619_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_phi_fu_13401_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 = 1'd1;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_phi_fu_1237_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234;
    end
end

always @ (*) begin
    if (((icmp_ln111_fu_25619_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_phi_fu_13424_p12;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 = add_ln111_fu_25693_p2;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641;
    end
end

always @ (*) begin
    if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 = 16'd32768;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_phi_fu_13644_p10;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 = 16'd32767;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_1_phi_fu_2250_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_phi_fu_2958_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_phi_fu_6091_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_phi_fu_6654_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_phi_fu_9895_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_phi_fu_10323_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 = 1'd1;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_phi_fu_13663_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_reg_2275;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 = 1'd1;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_1_phi_fu_2278_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_phi_fu_3018_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 = 1'd1;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_phi_fu_6120_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_phi_fu_6680_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_26277 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_phi_fu_9921_p14;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_phi_fu_10346_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 = 1'd1;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_phi_fu_13447_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 = 1'd1;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_phi_fu_1270_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 = 16'd0;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 = add_ln111_fu_25693_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_phi_fu_13470_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 = 16'd32767;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_phi_fu_13683_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_1_phi_fu_2308_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_phi_fu_3078_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_phi_fu_6149_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_phi_fu_6707_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704;
    end
end

always @ (*) begin
    if (((icmp_ln110_reg_26277 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_phi_fu_9947_p14;
    end else if ((~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 = add_ln110_fu_25278_p2;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_phi_fu_10370_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 = 1'd1;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_phi_fu_13702_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_reg_2333;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 = 1'd1;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_1_phi_fu_2336_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_phi_fu_3138_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135;
    end else if ((((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_phi_fu_6178_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_phi_fu_6733_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 = 1'd1;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_phi_fu_9973_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_phi_fu_10393_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 = 1'd1;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_phi_fu_13493_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490;
    end
end

always @ (*) begin
    if (((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 = 1'd1;
    end else if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_phi_fu_1303_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 = 16'd0;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 = add_ln111_fu_25693_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_phi_fu_13516_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 = 16'd32767;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_phi_fu_13722_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 = add_ln108_reg_26100;
    end else if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 = 16'd32767;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_1_phi_fu_2366_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_phi_fu_3198_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195;
    end else if ((((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_phi_fu_6207_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 = add_ln109_fu_24863_p2;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_phi_fu_6760_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd5) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_phi_fu_9999_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_phi_fu_10417_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738;
    end
end

always @ (*) begin
    if ((((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 = 1'd1;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_phi_fu_13741_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
    end else if ((trunc_ln104_reg_26078 == 3'd7)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_reg_2391;
    end
end

always @ (*) begin
    if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_1_phi_fu_2394_p16;
    end else if ((((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_phi_fu_3258_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 = 1'd1;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_phi_fu_6236_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_phi_fu_6786_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 = 1'd1;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 = 1'd1;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_phi_fu_10025_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_phi_fu_10440_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 = 1'd1;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_phi_fu_13539_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536;
    end
end

always @ (*) begin
    if (((icmp_ln108_fu_18994_p2 == 1'd0) | ((trunc_ln104_fu_18838_p1 == 3'd0) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd1) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd2) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd3) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd4) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd5) & (icmp_ln108_fu_18994_p2 == 1'd1)) | ((trunc_ln104_fu_18838_p1 == 3'd6) & (icmp_ln108_fu_18994_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 = 1'd0;
    end else if (((trunc_ln104_fu_18838_p1 == 3'd7) & (icmp_ln108_fu_18994_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_phi_fu_1336_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 = 16'd0;
    end else if (((icmp_ln111_fu_25619_p2 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln111_fu_25619_p2 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd3) & (icmp_ln111_fu_25619_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 = add_ln111_fu_25693_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_phi_fu_13562_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 = 16'd32768;
    end else if (((trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 = 16'd32767;
    end else if (((or_ln111_2_fu_25773_p2 == 1'd0) | ((or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_3_fu_25767_p2) & (1'd0 == and_ln111_1_fu_25749_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd3) & ~(trunc_ln104_reg_26078 == 3'd4) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 
    3'd2) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd0 == and_ln111_1_fu_25749_p2) & (1'd1 == and_ln111_3_fu_25767_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln111_2_fu_25773_p2 == 1'd1) & (1'd1 == and_ln111_1_fu_25749_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_phi_fu_13761_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 = 16'd0;
    end else if ((trunc_ln104_reg_26078 == 3'd7)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 = add_ln108_reg_26100;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 = 16'd32768;
    end else if (((or_ln108_2_fu_22498_p2 == 1'd0) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd0) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_3_fu_22492_p2) & (1'd0 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd1) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd2) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) 
    | ((trunc_ln104_reg_26078 == 3'd3) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd4) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd5) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd0 == and_ln108_1_fu_22475_p2) & (1'd1 == and_ln108_3_fu_22492_p2)) | ((trunc_ln104_reg_26078 == 3'd6) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_1_phi_fu_2424_p16;
    end else if (((trunc_ln104_reg_26078 == 3'd7) & (or_ln108_2_fu_22498_p2 == 1'd1) & (1'd1 == and_ln108_1_fu_22475_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 = 16'd32767;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_phi_fu_3318_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
    end
end

always @ (*) begin
    if (((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 = 16'd0;
    end else if (((icmp_ln109_reg_26197 == 1'd0) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd1)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd2)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd3)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd4)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd5)) | ((icmp_ln109_reg_26197 == 1'd1) & (trunc_ln104_reg_26078 == 3'd7)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 = add_ln109_fu_24863_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd3) | (trunc_ln104_reg_26078 == 3'd4) | (trunc_ln104_reg_26078 == 3'd5) | (trunc_ln104_reg_26078 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_phi_fu_6265_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_phi_fu_6813_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810;
    end
end

always @ (*) begin
    if (((trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 = 16'd0;
    end else if (((icmp_ln110_reg_26277 == 1'd0) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd0) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd1) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd2) & (icmp_ln110_reg_26277 == 1'd1)) | ((trunc_ln104_reg_26078 == 3'd4) & (icmp_ln110_reg_26277 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048;
    end
end

always @ (*) begin
    if ((trunc_ln104_reg_26078 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 = add_ln110_fu_25278_p2;
    end else if (((trunc_ln104_reg_26078 == 3'd0) | (trunc_ln104_reg_26078 == 3'd1) | (trunc_ln104_reg_26078 == 3'd2) | (trunc_ln104_reg_26078 == 3'd4) | (~(trunc_ln104_reg_26078 == 3'd0) & ~(trunc_ln104_reg_26078 == 3'd1) & ~(trunc_ln104_reg_26078 == 3'd2) & ~(trunc_ln104_reg_26078 == 3'd4) & ~(trunc_ln104_reg_26078 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_phi_fu_10051_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_phi_fu_10464_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_reg_3794;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_1_phi_fu_3832_p16 = 1'd1;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_phi_fu_3862_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_1_reg_3859;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_phi_fu_3891_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_1_reg_3888;
    end
end

always @ (*) begin
    if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_phi_fu_7566_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_phi_fu_8147_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 = 1'd1;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_phi_fu_1544_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_1_phi_fu_3922_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_phi_fu_7596_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_phi_fu_8174_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_reg_3948;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 = 1'd1;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_1_phi_fu_3951_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_phi_fu_4505_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 = 1'd1;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_phi_fu_7625_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_phi_fu_8200_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 = 1'd1;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_phi_fu_11699_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 = 1'd1;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 
    == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_phi_fu_12141_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 = 1'd1;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_phi_fu_1577_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_1_phi_fu_3981_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_phi_fu_4565_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_phi_fu_7654_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_phi_fu_8227_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_phi_fu_11725_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 = 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 = 16'd32768;
    end else if (((or_ln110_5_fu_25557_p2 == 1'd0) | ((or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_7_fu_25551_p2) & (1'd0 == and_ln110_5_fu_25533_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 
    == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd0 == and_ln110_5_fu_25533_p2) & (1'd1 == and_ln110_7_fu_25551_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln110_5_fu_25557_p2 == 1'd1) & (1'd1 == and_ln110_5_fu_25533_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_phi_fu_12164_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 = 1'd1;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_phi_fu_14685_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 = 1'd1;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_phi_fu_1610_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_reg_4006;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 = 1'd1;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_2_phi_fu_4009_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_phi_fu_4625_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 = 1'd1;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_phi_fu_7683_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_phi_fu_8253_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 = 1'd1;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_phi_fu_11751_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_phi_fu_12186_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 = 1'd1;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_phi_fu_14915_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 = 16'd0;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd0)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 = add_ln111_1_fu_25906_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_phi_fu_14708_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_2_phi_fu_4039_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_phi_fu_4685_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_phi_fu_7712_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_phi_fu_8280_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd1)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_phi_fu_11777_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_phi_fu_12210_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 = 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 = 16'd32768;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_phi_fu_14935_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158;
    end
end

always @ (*) begin
    if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_phi_fu_14731_p12;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 = 1'd1;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_phi_fu_1643_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_reg_4064;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 = 1'd1;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_2_phi_fu_4067_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_phi_fu_4745_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 = 1'd1;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_phi_fu_7741_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_phi_fu_8306_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 = 1'd1;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_phi_fu_11803_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_phi_fu_12233_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230;
    end
end

always @ (*) begin
    if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_phi_fu_14954_p10;
    end else if (((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199;
    end
end

always @ (*) begin
    if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_phi_fu_14754_p12;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 = add_ln111_1_fu_25906_p2;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_2_phi_fu_4097_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_phi_fu_4805_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_phi_fu_7770_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_phi_fu_8333_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_phi_fu_11829_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_phi_fu_12257_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254;
    end
end

always @ (*) begin
    if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 = 16'd32767;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 
    == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_phi_fu_14974_p10;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 = 16'd32768;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 = 1'd1;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_phi_fu_14777_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 = 1'd1;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_phi_fu_1676_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_reg_4122;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 = 1'd1;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_2_phi_fu_4125_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_phi_fu_4865_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 = 1'd1;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_phi_fu_7799_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_phi_fu_8359_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356;
    end
end

always @ (*) begin
    if (((icmp_ln110_4_reg_26300 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_phi_fu_11855_p14;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_phi_fu_12280_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 = 1'd1;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_phi_fu_14993_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 = 16'd0;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd2)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 = add_ln111_1_fu_25906_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_phi_fu_14800_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_2_phi_fu_4155_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_phi_fu_4925_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_phi_fu_7828_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_phi_fu_8386_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383;
    end
end

always @ (*) begin
    if (((icmp_ln110_4_reg_26300 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_phi_fu_11881_p14;
    end else if ((~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 = add_ln110_1_fu_25471_p2;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_phi_fu_12304_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 = 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 = 16'd32768;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_phi_fu_15013_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 = 1'd1;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_phi_fu_14823_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 = 1'd1;
    end else if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 = 1'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_phi_fu_1709_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_reg_4180;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 = 1'd1;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_2_phi_fu_4183_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_phi_fu_4985_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
    end
end

always @ (*) begin
    if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982;
    end else if ((((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_phi_fu_7857_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_phi_fu_8412_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 = 1'd1;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_phi_fu_11907_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_phi_fu_12327_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 = 1'd1;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_phi_fu_15032_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 = 16'd0;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd3)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 = add_ln111_1_fu_25906_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_phi_fu_14846_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 = add_ln108_1_reg_26148;
    end else if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 = 16'd32768;
    end else if (((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 = 16'd32767;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_2_phi_fu_4213_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_phi_fu_5045_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
    end
end

always @ (*) begin
    if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042;
    end else if ((((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 = 16'd0;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_phi_fu_7886_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 = add_ln109_1_fu_25062_p2;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_phi_fu_8439_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd5) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_phi_fu_11933_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_phi_fu_12351_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 = 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 = 16'd32768;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_phi_fu_15052_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 = 1'd1;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_phi_fu_14869_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068;
    end
end

always @ (*) begin
    if (((icmp_ln108_4_fu_20274_p2 == 1'd0) | ((trunc_ln104_1_fu_20118_p1 == 3'd0) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd1) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd2) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd3) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd4) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd5) & (icmp_ln108_4_fu_20274_p2 == 1'd1)) | ((trunc_ln104_1_fu_20118_p1 == 3'd6) & (icmp_ln108_4_fu_20274_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 = 1'd0;
    end else if (((trunc_ln104_1_fu_20118_p1 == 3'd7) & (icmp_ln108_4_fu_20274_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_phi_fu_1742_p18 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739;
    end else if ((trunc_ln104_1_reg_26126 == 3'd7)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_reg_4238;
    end
end

always @ (*) begin
    if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_2_phi_fu_4241_p16;
    end else if ((((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 = 1'd1;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_phi_fu_5105_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 = 1'd1;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_phi_fu_7915_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_phi_fu_8465_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 = 1'd1;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 = 1'd1;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_phi_fu_11959_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_phi_fu_12374_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371;
    end
end

always @ (*) begin
    if ((((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 = 1'd1;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_phi_fu_15071_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 = 16'd0;
    end else if (((icmp_ln111_4_fu_25832_p2 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln111_4_fu_25832_p2 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln111_4_fu_25832_p2 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd4)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 = add_ln111_1_fu_25906_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_phi_fu_14892_p12;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd6))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 = 16'd0;
    end else if ((trunc_ln104_1_reg_26126 == 3'd7)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 = add_ln108_1_reg_26148;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16 = 16'd0;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 = 16'd32768;
    end else if (((or_ln108_5_fu_23687_p2 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_7_fu_23681_p2) & (1'd0 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) 
    | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd0 == and_ln108_5_fu_23664_p2) & (1'd1 == and_ln108_7_fu_23681_p2)) | ((trunc_ln104_1_reg_26126 == 3'd6) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_2_phi_fu_4271_p16;
    end else if (((trunc_ln104_1_reg_26126 == 3'd7) & (or_ln108_5_fu_23687_p2 == 1'd1) & (1'd1 == and_ln108_5_fu_23664_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 = 16'd32767;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_phi_fu_5165_p36 = ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd6) & (icmp_ln109_4_reg_26236 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 = 16'd0;
    end else if (((icmp_ln109_4_reg_26236 == 1'd0) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln109_4_reg_26236 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd7) & (icmp_ln109_4_reg_26236 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd6)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 = add_ln109_1_fu_25062_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd3) | (trunc_ln104_1_reg_26126 == 3'd4) | (trunc_ln104_1_reg_26126 == 3'd5) | (trunc_ln104_1_reg_26126 == 3'd7))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_phi_fu_7944_p16;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_phi_fu_8492_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 = 16'd0;
    end else if (((icmp_ln110_4_reg_26300 == 1'd0) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd1) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (icmp_ln110_4_reg_26300 == 1'd1)) | ((trunc_ln104_1_reg_26126 == 3'd4) & (icmp_ln110_4_reg_26300 == 1'd1)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982;
    end
end

always @ (*) begin
    if ((trunc_ln104_1_reg_26126 == 3'd5)) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 = add_ln110_1_fu_25471_p2;
    end else if (((trunc_ln104_1_reg_26126 == 3'd0) | (trunc_ln104_1_reg_26126 == 3'd1) | (trunc_ln104_1_reg_26126 == 3'd2) | (trunc_ln104_1_reg_26126 == 3'd4) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd1) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd4) & ~(trunc_ln104_1_reg_26126 == 3'd5)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_phi_fu_11985_p14;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_phi_fu_12398_p12 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395;
    end
end

always @ (*) begin
    if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 = 16'd32767;
    end else if (((trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 = 16'd32768;
    end else if (((or_ln111_5_fu_25986_p2 == 1'd0) | ((or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd0 == and_ln111_7_fu_25980_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | (~(trunc_ln104_1_reg_26126 == 3'd0) & ~(trunc_ln104_1_reg_26126 == 3'd2) & ~(trunc_ln104_1_reg_26126 == 3'd3) & ~(trunc_ln104_1_reg_26126 == 3'd4) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd0) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd2) & (or_ln111_5_fu_25986_p2 
    == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd1 == and_ln111_5_fu_25962_p2)) | ((trunc_ln104_1_reg_26126 == 3'd3) & (or_ln111_5_fu_25986_p2 == 1'd1) & (1'd0 == and_ln111_5_fu_25962_p2) & (1'd1 == and_ln111_7_fu_25980_p2)))) begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_phi_fu_15091_p10;
    end else begin
        ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24;
    end else begin
        ap_sig_allocacmp_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_loa = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_phi_fu_10654_p28;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_phi_fu_10607_p28 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_phi_fu_13831_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_phi_fu_13790_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_phi_fu_13913_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_phi_fu_13872_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_phi_fu_13995_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_phi_fu_13954_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_phi_fu_14077_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_phi_fu_14036_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_phi_fu_14159_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_phi_fu_14118_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_phi_fu_12588_p28;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_i;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_phi_fu_12541_p28 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_phi_fu_15161_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_phi_fu_15120_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_phi_fu_15243_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_phi_fu_15202_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_phi_fu_15325_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_phi_fu_15284_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_phi_fu_15407_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_phi_fu_15366_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o = ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_phi_fu_15489_p24;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o = p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_phi_fu_15448_p24 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld = 1'b1;
    end else begin
        p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_1_fu_20348_p2 = (trunc_ln108_1_fu_20288_p4 + zext_ln108_1_fu_20344_p1);

assign add_ln108_fu_19068_p2 = (trunc_ln4_fu_19008_p4 + zext_ln108_fu_19064_p1);

assign add_ln109_1_fu_25062_p2 = (trunc_ln109_1_fu_25017_p4 + zext_ln109_1_fu_25058_p1);

assign add_ln109_fu_24863_p2 = (trunc_ln5_fu_24818_p4 + zext_ln109_fu_24859_p1);

assign add_ln110_1_fu_25471_p2 = (trunc_ln110_1_fu_25416_p4 + zext_ln110_1_fu_25467_p1);

assign add_ln110_fu_25278_p2 = (trunc_ln6_fu_25223_p4 + zext_ln110_fu_25274_p1);

assign add_ln111_1_fu_25906_p2 = (trunc_ln111_1_fu_25846_p4 + zext_ln111_1_fu_25902_p1);

assign add_ln111_fu_25693_p2 = (trunc_ln7_fu_25633_p4 + zext_ln111_fu_25689_p1);

assign and_ln108_1_fu_22475_p2 = (xor_ln108_1_fu_22458_p2 & or_ln108_1_fu_22469_p2);

assign and_ln108_2_fu_22481_p2 = (tmp_60_fu_22434_p3 & tmp_56_reg_26088);

assign and_ln108_3_fu_22492_p2 = (xor_ln108_4_fu_22486_p2 & ap_phi_mux_empty_15_phi_fu_2648_p4);

assign and_ln108_4_fu_20338_p2 = (tmp_77_fu_20298_p3 & or_ln108_3_fu_20332_p2);

assign and_ln108_5_fu_23664_p2 = (xor_ln108_7_fu_23647_p2 & or_ln108_4_fu_23658_p2);

assign and_ln108_6_fu_23670_p2 = (tmp_80_fu_23623_p3 & tmp_76_reg_26136);

assign and_ln108_7_fu_23681_p2 = (xor_ln108_9_fu_23675_p2 & ap_phi_mux_empty_19_phi_fu_4495_p4);

assign and_ln108_fu_19058_p2 = (tmp_57_fu_19018_p3 & or_ln108_fu_19052_p2);

assign and_ln109_1_fu_24925_p2 = (xor_ln109_1_fu_24908_p2 & or_ln109_1_fu_24919_p2);

assign and_ln109_2_fu_24931_p2 = (tmp_65_fu_24882_p3 & tmp_61_reg_26201);

assign and_ln109_3_fu_24942_p2 = (xor_ln109_4_fu_24936_p2 & ap_phi_mux_empty_16_phi_fu_6990_p4);

assign and_ln109_4_fu_25052_p2 = (tmp_82_fu_25026_p3 & or_ln109_3_fu_25047_p2);

assign and_ln109_5_fu_25124_p2 = (xor_ln109_7_fu_25107_p2 & or_ln109_4_fu_25118_p2);

assign and_ln109_6_fu_25130_p2 = (tmp_85_fu_25081_p3 & tmp_81_reg_26240);

assign and_ln109_7_fu_25141_p2 = (xor_ln109_9_fu_25135_p2 & ap_phi_mux_empty_20_phi_fu_8669_p4);

assign and_ln109_fu_24853_p2 = (tmp_62_fu_24827_p3 & or_ln109_fu_24848_p2);

assign and_ln110_1_fu_25340_p2 = (xor_ln110_1_fu_25322_p2 & or_ln110_1_fu_25334_p2);

assign and_ln110_2_fu_25346_p2 = (tmp_70_fu_25295_p3 & tmp_66_fu_25216_p3);

assign and_ln110_3_fu_25358_p2 = (xor_ln110_4_fu_25352_p2 & ap_phi_mux_empty_17_phi_fu_10597_p4);

assign and_ln110_4_fu_25461_p2 = (tmp_87_fu_25425_p3 & or_ln110_3_fu_25455_p2);

assign and_ln110_5_fu_25533_p2 = (xor_ln110_7_fu_25515_p2 & or_ln110_4_fu_25527_p2);

assign and_ln110_6_fu_25539_p2 = (tmp_90_fu_25488_p3 & tmp_86_fu_25409_p3);

assign and_ln110_7_fu_25551_p2 = (xor_ln110_9_fu_25545_p2 & ap_phi_mux_empty_21_phi_fu_12531_p4);

assign and_ln110_fu_25268_p2 = (tmp_67_fu_25232_p3 & or_ln110_fu_25262_p2);

assign and_ln111_1_fu_25749_p2 = (xor_ln111_1_fu_25731_p2 & or_ln111_1_fu_25743_p2);

assign and_ln111_2_fu_25755_p2 = (tmp_75_fu_25704_p3 & tmp_71_fu_25625_p3);

assign and_ln111_3_fu_25767_p2 = (xor_ln111_4_fu_25761_p2 & ap_phi_mux_empty_18_phi_fu_13780_p4);

assign and_ln111_4_fu_25896_p2 = (tmp_92_fu_25856_p3 & or_ln111_3_fu_25890_p2);

assign and_ln111_5_fu_25962_p2 = (xor_ln111_7_fu_25944_p2 & or_ln111_4_fu_25956_p2);

assign and_ln111_6_fu_25968_p2 = (tmp_95_fu_25917_p3 & tmp_91_fu_25838_p3);

assign and_ln111_7_fu_25980_p2 = (xor_ln111_9_fu_25974_p2 & ap_phi_mux_empty_22_phi_fu_15110_p4);

assign and_ln111_fu_25683_p2 = (tmp_72_fu_25643_p3 & or_ln111_fu_25677_p2);

assign and_ln98_1_fu_15647_p2 = (xor_ln98_fu_15619_p2 & or_ln98_1_fu_15641_p2);

assign and_ln98_2_fu_15653_p2 = (tmp_reg_26022 & tmp_55_fu_15610_p3);

assign and_ln98_3_fu_15664_p2 = (xor_ln98_3_fu_15658_p2 & ap_phi_mux_empty_phi_fu_1128_p4);

assign and_ln98_fu_15591_p2 = (tmp_53_fu_15559_p3 & or_ln98_fu_15585_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1337 = ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_phi_fu_5645_p36 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641;

assign ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_phi_fu_9003_p32 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999;

assign ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_phi_fu_7324_p36 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320;

assign ap_phi_mux_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_phi_fu_10937_p32 = ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933;

assign ap_phi_reg_pp0_iter0_empty_15_reg_2645 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_16_reg_6986 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_19_reg_4492 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_20_reg_8665 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_11420182_reg_1922 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_11420_reg_5582 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_136414_reg_1516 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_1364_reg_3735 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_21421189_reg_1897 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_21421_reg_5522 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_21685245_reg_8115 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_236521_reg_1491 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_2365_reg_3675 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_262977_reg_6436 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_31422196_reg_1872 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_31422_reg_5462 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_31686252_reg_8086 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_336628_reg_1466 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_3366_reg_3615 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_363084_reg_6407 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_41423203_reg_1847 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_41423_reg_5402 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_41687259_reg_8057 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_436735_reg_1441 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_4367_reg_3555 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_463191_reg_6378 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_51424210_reg_1822 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_51424_reg_5342 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_51688266_reg_8028 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_536842_reg_1416 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_5368_reg_3495 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_563298_reg_6349 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_61425217_reg_1797 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_61425_reg_5282 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_61689273_reg_7999 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_636949_reg_1391 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_6369_reg_3435 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_6633105_reg_6320 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_71426224_reg_1772 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_71426_reg_5222 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_71690280_reg_7970 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_737056_reg_1366 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_7370_reg_3375 = 'bx;

assign ap_phi_reg_pp0_iter0_mux_case_7634112_reg_6291 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_fla_2_reg_5641 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_new_2_reg_5701 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_2_reg_5762 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_3_reg_5883 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_5_reg_8999 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_reg_1135 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_2_reg_5822 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_3_reg_5913 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_5_reg_9053 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_2_reg_2655 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_3_reg_5943 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_5_reg_9108 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_reg_1168 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_2_reg_2715 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_3_reg_5972 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_5_reg_9162 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_2_reg_2775 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_3_reg_6001 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_5_reg_9217 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_8_reg_12867 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_reg_1201 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_2_reg_2835 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_3_reg_6030 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_5_reg_9271 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_8_reg_12915 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_2_reg_2895 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_3_reg_6059 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_5_reg_9326 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_8_reg_12964 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_reg_1234 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_2_reg_2955 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_3_reg_6088 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_5_reg_9380 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_8_reg_13012 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_2_reg_3015 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_3_reg_6117 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_5_reg_9435 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_8_reg_13061 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_reg_1267 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_2_reg_3075 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_3_reg_6146 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_5_reg_9489 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_8_reg_13109 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_2_reg_3135 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_3_reg_6175 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_5_reg_9544 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_8_reg_13158 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_reg_1300 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_2_reg_3195 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_3_reg_6204 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_5_reg_9598 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_8_reg_13206 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_2_reg_3255 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_3_reg_6233 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_5_reg_9653 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_8_reg_13255 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_reg_1333 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_2_reg_3315 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_3_reg_6262 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_5_reg_9707 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_8_reg_13303 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_fla_2_reg_7320 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_new_2_reg_7380 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_2_reg_7441 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_3_reg_7562 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_5_reg_10933 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_reg_1541 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_2_reg_7501 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_3_reg_7592 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_5_reg_10987 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_2_reg_4502 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_3_reg_7622 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_5_reg_11042 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_reg_1574 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_2_reg_4562 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_3_reg_7651 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_5_reg_11096 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_1_reg_1607 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_3_reg_4622 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_4_reg_7680 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_6_reg_11151 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_9_reg_14197 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_3_reg_4682 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_4_reg_7709 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_6_reg_11205 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_9_reg_14245 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_1_reg_1640 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_3_reg_4742 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_4_reg_7738 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_6_reg_11260 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_9_reg_14294 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_3_reg_4802 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_4_reg_7767 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_6_reg_11314 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_9_reg_14342 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_1_reg_1673 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_3_reg_4862 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_4_reg_7796 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_6_reg_11369 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_9_reg_14391 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_3_reg_4922 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_4_reg_7825 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_6_reg_11423 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_9_reg_14439 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_1_reg_1706 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_3_reg_4982 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_4_reg_7854 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_6_reg_11478 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_9_reg_14488 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_3_reg_5042 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_4_reg_7883 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_6_reg_11532 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_9_reg_14536 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_1_reg_1739 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_3_reg_5102 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_4_reg_7912 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_6_reg_11587 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_9_reg_14585 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_3_reg_5162 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_4_reg_7941 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_6_reg_11641 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_9_reg_14633 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_17_reg_10594 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_18_reg_13777 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_21_reg_12528 = 'bx;

assign ap_phi_reg_pp0_iter1_empty_22_reg_15107 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_21685244_reg_8640 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_21685_reg_8946 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_262976_reg_6961 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_2629_reg_7267 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_31686251_reg_8615 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_31686_reg_8892 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_32140307_reg_12506 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_32140308_reg_12112 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_32140_reg_12820 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_363083_reg_6936 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_3630_reg_7213 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_3894139_reg_10572 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_3894140_reg_10178 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_3894_reg_10886 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_41687258_reg_8590 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_41687_reg_8838 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_42141314_reg_12484 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_42141315_reg_12086 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_42141_reg_12773 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_463190_reg_6911 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_4631_reg_7159 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_4895146_reg_10550 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_4895147_reg_10152 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_4895_reg_10839 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_51688265_reg_8565 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_51688_reg_8784 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_52142321_reg_12462 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_52142322_reg_12060 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_52142_reg_12726 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_563297_reg_6886 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_5632_reg_7105 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_5896153_reg_10528 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_5896154_reg_10126 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_5896_reg_10792 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_61689272_reg_8540 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_61689_reg_8730 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_62143328_reg_12440 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_62143329_reg_12034 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_62143_reg_12679 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_6633104_reg_6861 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_6633_reg_7051 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_6897160_reg_10506 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_6897161_reg_10100 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_6897_reg_10745 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_71690279_reg_8515 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_71690_reg_8676 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_72144335_reg_12418 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_72144336_reg_12008 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_72144_reg_12632 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_7634111_reg_6836 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_7634_reg_6997 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_7898167_reg_10484 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_7898168_reg_10074 = 'bx;

assign ap_phi_reg_pp0_iter1_mux_case_7898_reg_10698 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_fla_4_reg_6465 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_new_4_reg_6492 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_4_reg_6518 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_6_reg_9762 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_7_reg_10204 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_fla_8_reg_10604 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_4_reg_6545 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_6_reg_9788 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_7_reg_10227 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_new_8_reg_10651 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_10_reg_13582 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_11_reg_13787 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_4_reg_6571 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_6_reg_9814 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_7_reg_10249 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_fla_9_reg_13352 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_10_reg_13375 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_11_reg_13602 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_15_reg_13828 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_4_reg_6598 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_6_reg_9840 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_new_7_reg_10273 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_10_reg_13621 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_11_reg_13869 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_4_reg_6624 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_6_reg_9866 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_7_reg_10296 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_fla_9_reg_13398 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_10_reg_13421 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_11_reg_13641 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_15_reg_13910 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_4_reg_6651 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_6_reg_9892 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_4_new_7_reg_10320 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_10_reg_13660 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_11_reg_13951 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_4_reg_6677 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_6_reg_9918 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_7_reg_10343 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_fla_9_reg_13444 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_10_reg_13467 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_11_reg_13680 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_15_reg_13992 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_4_reg_6704 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_6_reg_9944 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_5_new_7_reg_10367 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_10_reg_13699 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_11_reg_14033 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_4_reg_6730 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_6_reg_9970 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_7_reg_10390 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_fla_9_reg_13490 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_10_reg_13513 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_11_reg_13719 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_15_reg_14074 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_4_reg_6757 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_6_reg_9996 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_6_new_7_reg_10414 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_10_reg_13738 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_11_reg_14115 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_4_reg_6783 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_6_reg_10022 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_7_reg_10437 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_fla_9_reg_13536 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_10_reg_13559 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_11_reg_13758 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_15_reg_14156 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_4_reg_6810 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_6_reg_10048 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_7_new_7_reg_10461 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_fla_4_reg_8144 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_new_4_reg_8171 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_4_reg_8197 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_6_reg_11696 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_7_reg_12138 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_fla_8_reg_12538 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_4_reg_8224 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_6_reg_11722 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_7_reg_12161 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_new_8_reg_12585 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_10_reg_14682 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_11_reg_14912 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_5_reg_8250 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_7_reg_11748 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_8_reg_12183 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_fla_reg_15117 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_11_reg_14705 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_12_reg_14932 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_5_reg_8277 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_7_reg_11774 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_8_reg_12207 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_new_reg_15158 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_10_reg_14728 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_11_reg_14951 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_5_reg_8303 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_7_reg_11800 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_8_reg_12230 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_fla_reg_15199 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_11_reg_14751 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_12_reg_14971 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_5_reg_8330 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_7_reg_11826 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_8_reg_12254 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_4_new_reg_15240 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_10_reg_14774 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_11_reg_14990 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_5_reg_8356 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_7_reg_11852 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_8_reg_12277 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_fla_reg_15281 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_11_reg_14797 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_12_reg_15010 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_5_reg_8383 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_7_reg_11878 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_8_reg_12301 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_5_new_reg_15322 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_10_reg_14820 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_11_reg_15029 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_5_reg_8409 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_7_reg_11904 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_8_reg_12324 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_fla_reg_15363 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_11_reg_14843 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_12_reg_15049 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_5_reg_8436 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_7_reg_11930 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_8_reg_12348 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_6_new_reg_15404 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_10_reg_14866 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_11_reg_15068 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_5_reg_8462 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_7_reg_11956 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_8_reg_12371 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_fla_reg_15445 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_11_reg_14889 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_12_reg_15088 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_5_reg_8489 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_7_reg_11982 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_8_reg_12395 = 'bx;

assign ap_phi_reg_pp0_iter1_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_7_new_reg_15486 = 'bx;

assign delta_1_fu_15601_p2 = ($signed(sext_ln98_1_fu_15555_p1) + $signed(zext_ln98_fu_15597_p1));

assign delta_2_fu_15684_p3 = ((or_ln98_2_fu_15678_p2[0:0] == 1'b1) ? select_ln98_fu_15670_p3 : sext_ln98_2_fu_15607_p1);

assign delta_fu_15545_p4 = {{mul_ln98_fu_15531_p2[23:10]}};

assign icmp_ln108_2_fu_19030_p2 = ((trunc_ln108_fu_19026_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_4_fu_20274_p2 = ((shl_ln108_1_fu_20250_p3 == sext_ln108_4_fu_20262_p1) ? 1'b1 : 1'b0);

assign icmp_ln108_6_fu_20310_p2 = ((trunc_ln108_2_fu_20306_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln108_fu_18994_p2 = ((shl_ln_fu_18970_p3 == sext_ln108_1_fu_18982_p1) ? 1'b1 : 1'b0);

assign icmp_ln109_2_fu_22577_p2 = ((trunc_ln109_fu_22573_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_4_fu_23749_p2 = ((shl_ln109_1_fu_23728_p3 == mul_ln109_1_reg_26168) ? 1'b1 : 1'b0);

assign icmp_ln109_5_fu_23766_p2 = ((trunc_ln109_2_fu_23762_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_22560_p2 = ((shl_ln1_fu_22539_p3 == mul_ln109_reg_26059) ? 1'b1 : 1'b0);

assign icmp_ln110_2_fu_25242_p2 = ((trunc_ln110_fu_25239_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_4_fu_25205_p2 = ((shl_ln110_1_fu_25184_p3 == mul_ln110_1_reg_26174) ? 1'b1 : 1'b0);

assign icmp_ln110_5_fu_25435_p2 = ((trunc_ln110_2_fu_25432_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_25006_p2 = ((shl_ln2_fu_24985_p3 == mul_ln110_reg_26120) ? 1'b1 : 1'b0);

assign icmp_ln111_2_fu_25655_p2 = ((trunc_ln111_fu_25651_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln111_4_fu_25832_p2 = ((shl_ln111_1_fu_25809_p3 == sext_ln111_4_fu_25820_p1) ? 1'b1 : 1'b0);

assign icmp_ln111_5_fu_25868_p2 = ((trunc_ln111_2_fu_25864_p1 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_25619_p2 = ((shl_ln3_fu_25596_p3 == sext_ln111_1_fu_25607_p1) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_15571_p2 = ((trunc_ln98_fu_15567_p1 != 9'd0) ? 1'b1 : 1'b0);

assign mul_ln108_1_fu_18828_p0 = mul_ln108_1_fu_18828_p00;

assign mul_ln108_1_fu_18828_p00 = zext_ln108_3_cast_fu_17792_p515;

assign mul_ln108_1_fu_18828_p1 = sext_ln104_1_fu_15696_p1;

assign mul_ln108_fu_16740_p0 = sext_ln104_1_fu_15696_p1;

assign mul_ln108_fu_16740_p1 = mul_ln108_fu_16740_p10;

assign mul_ln108_fu_16740_p10 = zext_ln108_2_cast_fu_15704_p515;

assign mul_ln109_1_fu_21389_p0 = mul_ln109_1_fu_21389_p00;

assign mul_ln109_1_fu_21389_p00 = zext_ln109_3_cast_fu_20354_p515;

assign mul_ln109_1_fu_21389_p1 = sext_ln104_reg_26034;

assign mul_ln109_fu_17782_p0 = mul_ln109_fu_17782_p00;

assign mul_ln109_fu_17782_p00 = zext_ln109_2_cast_fu_16746_p515;

assign mul_ln110_1_fu_22429_p0 = mul_ln110_1_fu_22429_p00;

assign mul_ln110_1_fu_22429_p00 = zext_ln110_3_cast_fu_21394_p515;

assign mul_ln110_1_fu_22429_p1 = sext_ln104_reg_26034;

assign mul_ln110_fu_20109_p0 = mul_ln110_fu_20109_p00;

assign mul_ln110_fu_20109_p00 = zext_ln110_2_cast_fu_19074_p515;

assign mul_ln110_fu_20109_p1 = sext_ln104_reg_26034;

assign mul_ln111_1_fu_24807_p0 = mul_ln111_1_fu_24807_p00;

assign mul_ln111_1_fu_24807_p00 = zext_ln111_3_cast_fu_23772_p515;

assign mul_ln111_1_fu_24807_p1 = sext_ln104_1_reg_26041;

assign mul_ln111_fu_23618_p0 = mul_ln111_fu_23618_p00;

assign mul_ln111_fu_23618_p00 = zext_ln111_2_cast_fu_22583_p515;

assign mul_ln111_fu_23618_p1 = sext_ln104_1_reg_26041;

assign mul_ln98_fu_15531_p1 = 24'd102;

assign or_ln108_1_fu_22469_p2 = (xor_ln108_3_fu_22463_p2 | tmp_60_fu_22434_p3);

assign or_ln108_2_fu_22498_p2 = (and_ln108_3_fu_22492_p2 | and_ln108_1_fu_22475_p2);

assign or_ln108_3_fu_20332_p2 = (tmp_79_fu_20324_p3 | icmp_ln108_6_fu_20310_p2);

assign or_ln108_4_fu_23658_p2 = (xor_ln108_8_fu_23652_p2 | tmp_80_fu_23623_p3);

assign or_ln108_5_fu_23687_p2 = (and_ln108_7_fu_23681_p2 | and_ln108_5_fu_23664_p2);

assign or_ln108_6_fu_22446_p2 = (xor_ln108_fu_22441_p2 | tmp_60_fu_22434_p3);

assign or_ln108_7_fu_23635_p2 = (xor_ln108_5_fu_23630_p2 | tmp_80_fu_23623_p3);

assign or_ln108_fu_19052_p2 = (tmp_59_fu_19044_p3 | icmp_ln108_2_fu_19030_p2);

assign or_ln109_1_fu_24919_p2 = (xor_ln109_3_fu_24913_p2 | tmp_65_fu_24882_p3);

assign or_ln109_2_fu_24948_p2 = (and_ln109_3_fu_24942_p2 | and_ln109_1_fu_24925_p2);

assign or_ln109_3_fu_25047_p2 = (tmp_84_fu_25040_p3 | icmp_ln109_5_reg_26247);

assign or_ln109_4_fu_25118_p2 = (xor_ln109_8_fu_25112_p2 | tmp_85_fu_25081_p3);

assign or_ln109_5_fu_25147_p2 = (and_ln109_7_fu_25141_p2 | and_ln109_5_fu_25124_p2);

assign or_ln109_6_fu_24896_p2 = (xor_ln109_fu_24890_p2 | tmp_65_fu_24882_p3);

assign or_ln109_7_fu_25095_p2 = (xor_ln109_5_fu_25089_p2 | tmp_85_fu_25081_p3);

assign or_ln109_fu_24848_p2 = (tmp_64_fu_24841_p3 | icmp_ln109_2_reg_26208);

assign or_ln110_1_fu_25334_p2 = (xor_ln110_3_fu_25328_p2 | tmp_70_fu_25295_p3);

assign or_ln110_2_fu_25364_p2 = (and_ln110_3_fu_25358_p2 | and_ln110_1_fu_25340_p2);

assign or_ln110_3_fu_25455_p2 = (tmp_89_fu_25448_p3 | icmp_ln110_5_fu_25435_p2);

assign or_ln110_4_fu_25527_p2 = (xor_ln110_8_fu_25521_p2 | tmp_90_fu_25488_p3);

assign or_ln110_5_fu_25557_p2 = (and_ln110_7_fu_25551_p2 | and_ln110_5_fu_25533_p2);

assign or_ln110_6_fu_25309_p2 = (xor_ln110_fu_25303_p2 | tmp_70_fu_25295_p3);

assign or_ln110_7_fu_25502_p2 = (xor_ln110_5_fu_25496_p2 | tmp_90_fu_25488_p3);

assign or_ln110_fu_25262_p2 = (tmp_69_fu_25255_p3 | icmp_ln110_2_fu_25242_p2);

assign or_ln111_1_fu_25743_p2 = (xor_ln111_3_fu_25737_p2 | tmp_75_fu_25704_p3);

assign or_ln111_2_fu_25773_p2 = (and_ln111_3_fu_25767_p2 | and_ln111_1_fu_25749_p2);

assign or_ln111_3_fu_25890_p2 = (tmp_94_fu_25882_p3 | icmp_ln111_5_fu_25868_p2);

assign or_ln111_4_fu_25956_p2 = (xor_ln111_8_fu_25950_p2 | tmp_95_fu_25917_p3);

assign or_ln111_5_fu_25986_p2 = (and_ln111_7_fu_25980_p2 | and_ln111_5_fu_25962_p2);

assign or_ln111_6_fu_25718_p2 = (xor_ln111_fu_25712_p2 | tmp_75_fu_25704_p3);

assign or_ln111_7_fu_25931_p2 = (xor_ln111_5_fu_25925_p2 | tmp_95_fu_25917_p3);

assign or_ln111_fu_25677_p2 = (tmp_74_fu_25669_p3 | icmp_ln111_2_fu_25655_p2);

assign or_ln98_1_fu_15641_p2 = (xor_ln98_2_fu_15635_p2 | tmp_55_fu_15610_p3);

assign or_ln98_2_fu_15678_p2 = (and_ln98_3_fu_15664_p2 | and_ln98_1_fu_15647_p2);

assign or_ln98_3_fu_15624_p2 = (xor_ln98_fu_15619_p2 | tmp_55_fu_15610_p3);

assign or_ln98_fu_15585_p2 = (tmp_54_fu_15577_p3 | icmp_ln98_fu_15571_p2);

assign select_ln98_fu_15670_p3 = ((and_ln98_1_fu_15647_p2[0:0] == 1'b1) ? 16'd32767 : 16'd32768);

assign sext_ln104_1_fu_15696_p1 = delta_2_fu_15684_p3;

assign sext_ln104_fu_15692_p1 = delta_2_fu_15684_p3;

assign sext_ln108_1_fu_18982_p1 = mul_ln108_reg_26053;

assign sext_ln108_2_fu_18985_p1 = mul_ln108_reg_26053;

assign sext_ln108_3_fu_20258_p1 = shl_ln108_1_fu_20250_p3;

assign sext_ln108_4_fu_20262_p1 = mul_ln108_1_reg_26072;

assign sext_ln108_5_fu_20265_p1 = mul_ln108_1_reg_26072;

assign sext_ln108_fu_18978_p1 = shl_ln_fu_18970_p3;

assign sext_ln109_1_fu_22551_p1 = mul_ln109_reg_26059;

assign sext_ln109_2_fu_23736_p1 = shl_ln109_1_fu_23728_p3;

assign sext_ln109_3_fu_23740_p1 = mul_ln109_1_reg_26168;

assign sext_ln109_fu_22547_p1 = shl_ln1_fu_22539_p3;

assign sext_ln110_1_fu_24997_p1 = mul_ln110_reg_26120;

assign sext_ln110_2_fu_25192_p1 = shl_ln110_1_fu_25184_p3;

assign sext_ln110_3_fu_25196_p1 = mul_ln110_1_reg_26174;

assign sext_ln110_fu_24993_p1 = shl_ln2_fu_24985_p3;

assign sext_ln111_1_fu_25607_p1 = mul_ln111_reg_26213;

assign sext_ln111_2_fu_25610_p1 = mul_ln111_reg_26213;

assign sext_ln111_3_fu_25816_p1 = shl_ln111_1_fu_25809_p3;

assign sext_ln111_4_fu_25820_p1 = mul_ln111_1_reg_26252;

assign sext_ln111_5_fu_25823_p1 = mul_ln111_1_reg_26252;

assign sext_ln111_fu_25603_p1 = shl_ln3_fu_25596_p3;

assign sext_ln98_1_fu_15555_p1 = $signed(delta_fu_15545_p4);

assign sext_ln98_2_fu_15607_p1 = $signed(delta_1_reg_26029);

assign shl_ln108_1_fu_20250_p3 = {{tmp_49_fu_20210_p19}, {10'd0}};

assign shl_ln109_1_fu_23728_p3 = {{tmp_50_fu_23693_p17}, {10'd0}};

assign shl_ln110_1_fu_25184_p3 = {{tmp_51_fu_25153_p15}, {10'd0}};

assign shl_ln111_1_fu_25809_p3 = {{tmp_52_reg_26333}, {10'd0}};

assign shl_ln1_fu_22539_p3 = {{tmp_46_fu_22504_p17}, {10'd0}};

assign shl_ln2_fu_24985_p3 = {{tmp_47_fu_24954_p15}, {10'd0}};

assign shl_ln3_fu_25596_p3 = {{tmp_48_reg_26316}, {10'd0}};

assign shl_ln_fu_18970_p3 = {{tmp_s_fu_18930_p19}, {10'd0}};

assign sub_ln108_1_fu_20268_p2 = ($signed(sext_ln108_3_fu_20258_p1) - $signed(sext_ln108_5_fu_20265_p1));

assign sub_ln108_fu_18988_p2 = ($signed(sext_ln108_fu_18978_p1) - $signed(sext_ln108_2_fu_18985_p1));

assign sub_ln109_1_fu_23743_p2 = ($signed(sext_ln109_2_fu_23736_p1) - $signed(sext_ln109_3_fu_23740_p1));

assign sub_ln109_fu_22554_p2 = ($signed(sext_ln109_fu_22547_p1) - $signed(sext_ln109_1_fu_22551_p1));

assign sub_ln110_1_fu_25199_p2 = ($signed(sext_ln110_2_fu_25192_p1) - $signed(sext_ln110_3_fu_25196_p1));

assign sub_ln110_fu_25000_p2 = ($signed(sext_ln110_fu_24993_p1) - $signed(sext_ln110_1_fu_24997_p1));

assign sub_ln111_1_fu_25826_p2 = ($signed(sext_ln111_3_fu_25816_p1) - $signed(sext_ln111_5_fu_25823_p1));

assign sub_ln111_fu_25613_p2 = ($signed(sext_ln111_fu_25603_p1) - $signed(sext_ln111_2_fu_25610_p1));

assign tmp_46_fu_22504_p15 = 'bx;

assign tmp_47_fu_24954_p13 = 'bx;

assign tmp_48_fu_25370_p11 = 'bx;

assign tmp_49_fu_20210_p17 = 'bx;

assign tmp_49_fu_20210_p18 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1[2:0];

assign tmp_50_fu_23693_p15 = 'bx;

assign tmp_51_fu_25153_p13 = 'bx;

assign tmp_52_fu_25563_p11 = 'bx;

assign tmp_53_fu_15559_p3 = mul_ln98_fu_15531_p2[32'd9];

assign tmp_54_fu_15577_p3 = mul_ln98_fu_15531_p2[32'd10];

assign tmp_55_fu_15610_p3 = sext_ln98_2_fu_15607_p1[32'd15];

assign tmp_57_fu_19018_p3 = sub_ln108_fu_18988_p2[32'd9];

assign tmp_59_fu_19044_p3 = sub_ln108_fu_18988_p2[32'd10];

assign tmp_60_fu_22434_p3 = add_ln108_reg_26100[32'd15];

assign tmp_61_fu_22565_p3 = sub_ln109_fu_22554_p2[32'd26];

assign tmp_62_fu_24827_p3 = sub_ln109_reg_26189[32'd9];

assign tmp_63_fu_24834_p3 = sub_ln109_reg_26189[32'd25];

assign tmp_64_fu_24841_p3 = sub_ln109_reg_26189[32'd10];

assign tmp_65_fu_24882_p3 = add_ln109_fu_24863_p2[32'd15];

assign tmp_66_fu_25216_p3 = sub_ln110_reg_26267[32'd26];

assign tmp_67_fu_25232_p3 = sub_ln110_reg_26267[32'd9];

assign tmp_68_fu_25248_p3 = sub_ln110_reg_26267[32'd25];

assign tmp_69_fu_25255_p3 = sub_ln110_reg_26267[32'd10];

assign tmp_70_fu_25295_p3 = add_ln110_fu_25278_p2[32'd15];

assign tmp_71_fu_25625_p3 = sub_ln111_fu_25613_p2[32'd26];

assign tmp_72_fu_25643_p3 = sub_ln111_fu_25613_p2[32'd9];

assign tmp_73_fu_25661_p3 = sub_ln111_fu_25613_p2[32'd25];

assign tmp_74_fu_25669_p3 = sub_ln111_fu_25613_p2[32'd10];

assign tmp_75_fu_25704_p3 = add_ln111_fu_25693_p2[32'd15];

assign tmp_77_fu_20298_p3 = sub_ln108_1_fu_20268_p2[32'd9];

assign tmp_79_fu_20324_p3 = sub_ln108_1_fu_20268_p2[32'd10];

assign tmp_80_fu_23623_p3 = add_ln108_1_reg_26148[32'd15];

assign tmp_81_fu_23754_p3 = sub_ln109_1_fu_23743_p2[32'd26];

assign tmp_82_fu_25026_p3 = sub_ln109_1_reg_26228[32'd9];

assign tmp_83_fu_25033_p3 = sub_ln109_1_reg_26228[32'd25];

assign tmp_84_fu_25040_p3 = sub_ln109_1_reg_26228[32'd10];

assign tmp_85_fu_25081_p3 = add_ln109_1_fu_25062_p2[32'd15];

assign tmp_86_fu_25409_p3 = sub_ln110_1_reg_26290[32'd26];

assign tmp_87_fu_25425_p3 = sub_ln110_1_reg_26290[32'd9];

assign tmp_88_fu_25441_p3 = sub_ln110_1_reg_26290[32'd25];

assign tmp_89_fu_25448_p3 = sub_ln110_1_reg_26290[32'd10];

assign tmp_90_fu_25488_p3 = add_ln110_1_fu_25471_p2[32'd15];

assign tmp_91_fu_25838_p3 = sub_ln111_1_fu_25826_p2[32'd26];

assign tmp_92_fu_25856_p3 = sub_ln111_1_fu_25826_p2[32'd9];

assign tmp_93_fu_25874_p3 = sub_ln111_1_fu_25826_p2[32'd25];

assign tmp_94_fu_25882_p3 = sub_ln111_1_fu_25826_p2[32'd10];

assign tmp_95_fu_25917_p3 = add_ln111_1_fu_25906_p2[32'd15];

assign tmp_s_fu_18930_p17 = 'bx;

assign tmp_s_fu_18930_p18 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0[2:0];

assign trunc_ln104_1_fu_20118_p1 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1[2:0];

assign trunc_ln104_fu_18838_p1 = eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0[2:0];

assign trunc_ln108_1_fu_20288_p4 = {{sub_ln108_1_fu_20268_p2[25:10]}};

assign trunc_ln108_2_fu_20306_p1 = sub_ln108_1_fu_20268_p2[8:0];

assign trunc_ln108_fu_19026_p1 = sub_ln108_fu_18988_p2[8:0];

assign trunc_ln109_1_fu_25017_p4 = {{sub_ln109_1_reg_26228[25:10]}};

assign trunc_ln109_2_fu_23762_p1 = sub_ln109_1_fu_23743_p2[8:0];

assign trunc_ln109_fu_22573_p1 = sub_ln109_fu_22554_p2[8:0];

assign trunc_ln110_1_fu_25416_p4 = {{sub_ln110_1_reg_26290[25:10]}};

assign trunc_ln110_2_fu_25432_p1 = sub_ln110_1_reg_26290[8:0];

assign trunc_ln110_fu_25239_p1 = sub_ln110_reg_26267[8:0];

assign trunc_ln111_1_fu_25846_p4 = {{sub_ln111_1_fu_25826_p2[25:10]}};

assign trunc_ln111_2_fu_25864_p1 = sub_ln111_1_fu_25826_p2[8:0];

assign trunc_ln111_fu_25651_p1 = sub_ln111_fu_25613_p2[8:0];

assign trunc_ln4_fu_19008_p4 = {{sub_ln108_fu_18988_p2[25:10]}};

assign trunc_ln5_fu_24818_p4 = {{sub_ln109_reg_26189[25:10]}};

assign trunc_ln6_fu_25223_p4 = {{sub_ln110_reg_26267[25:10]}};

assign trunc_ln7_fu_25633_p4 = {{sub_ln111_fu_25613_p2[25:10]}};

assign trunc_ln98_fu_15567_p1 = mul_ln98_fu_15531_p2[8:0];

assign xor_ln108_1_fu_22458_p2 = (tmp_56_reg_26088 ^ 1'd1);

assign xor_ln108_2_fu_22453_p2 = (tmp_56_reg_26088 ^ or_ln108_6_fu_22446_p2);

assign xor_ln108_3_fu_22463_p2 = (xor_ln108_2_fu_22453_p2 ^ 1'd1);

assign xor_ln108_4_fu_22486_p2 = (1'd1 ^ and_ln108_2_fu_22481_p2);

assign xor_ln108_5_fu_23630_p2 = (tmp_78_reg_26143 ^ 1'd1);

assign xor_ln108_6_fu_23642_p2 = (tmp_76_reg_26136 ^ or_ln108_7_fu_23635_p2);

assign xor_ln108_7_fu_23647_p2 = (tmp_76_reg_26136 ^ 1'd1);

assign xor_ln108_8_fu_23652_p2 = (xor_ln108_6_fu_23642_p2 ^ 1'd1);

assign xor_ln108_9_fu_23675_p2 = (1'd1 ^ and_ln108_6_fu_23670_p2);

assign xor_ln108_fu_22441_p2 = (tmp_58_reg_26095 ^ 1'd1);

assign xor_ln109_1_fu_24908_p2 = (tmp_61_reg_26201 ^ 1'd1);

assign xor_ln109_2_fu_24903_p2 = (tmp_61_reg_26201 ^ or_ln109_6_fu_24896_p2);

assign xor_ln109_3_fu_24913_p2 = (xor_ln109_2_fu_24903_p2 ^ 1'd1);

assign xor_ln109_4_fu_24936_p2 = (1'd1 ^ and_ln109_2_fu_24931_p2);

assign xor_ln109_5_fu_25089_p2 = (tmp_83_fu_25033_p3 ^ 1'd1);

assign xor_ln109_6_fu_25102_p2 = (tmp_81_reg_26240 ^ or_ln109_7_fu_25095_p2);

assign xor_ln109_7_fu_25107_p2 = (tmp_81_reg_26240 ^ 1'd1);

assign xor_ln109_8_fu_25112_p2 = (xor_ln109_6_fu_25102_p2 ^ 1'd1);

assign xor_ln109_9_fu_25135_p2 = (1'd1 ^ and_ln109_6_fu_25130_p2);

assign xor_ln109_fu_24890_p2 = (tmp_63_fu_24834_p3 ^ 1'd1);

assign xor_ln110_1_fu_25322_p2 = (tmp_66_fu_25216_p3 ^ 1'd1);

assign xor_ln110_2_fu_25316_p2 = (tmp_66_fu_25216_p3 ^ or_ln110_6_fu_25309_p2);

assign xor_ln110_3_fu_25328_p2 = (xor_ln110_2_fu_25316_p2 ^ 1'd1);

assign xor_ln110_4_fu_25352_p2 = (1'd1 ^ and_ln110_2_fu_25346_p2);

assign xor_ln110_5_fu_25496_p2 = (tmp_88_fu_25441_p3 ^ 1'd1);

assign xor_ln110_6_fu_25509_p2 = (tmp_86_fu_25409_p3 ^ or_ln110_7_fu_25502_p2);

assign xor_ln110_7_fu_25515_p2 = (tmp_86_fu_25409_p3 ^ 1'd1);

assign xor_ln110_8_fu_25521_p2 = (xor_ln110_6_fu_25509_p2 ^ 1'd1);

assign xor_ln110_9_fu_25545_p2 = (1'd1 ^ and_ln110_6_fu_25539_p2);

assign xor_ln110_fu_25303_p2 = (tmp_68_fu_25248_p3 ^ 1'd1);

assign xor_ln111_1_fu_25731_p2 = (tmp_71_fu_25625_p3 ^ 1'd1);

assign xor_ln111_2_fu_25725_p2 = (tmp_71_fu_25625_p3 ^ or_ln111_6_fu_25718_p2);

assign xor_ln111_3_fu_25737_p2 = (xor_ln111_2_fu_25725_p2 ^ 1'd1);

assign xor_ln111_4_fu_25761_p2 = (1'd1 ^ and_ln111_2_fu_25755_p2);

assign xor_ln111_5_fu_25925_p2 = (tmp_93_fu_25874_p3 ^ 1'd1);

assign xor_ln111_6_fu_25938_p2 = (tmp_91_fu_25838_p3 ^ or_ln111_7_fu_25931_p2);

assign xor_ln111_7_fu_25944_p2 = (tmp_91_fu_25838_p3 ^ 1'd1);

assign xor_ln111_8_fu_25950_p2 = (xor_ln111_6_fu_25938_p2 ^ 1'd1);

assign xor_ln111_9_fu_25974_p2 = (1'd1 ^ and_ln111_6_fu_25968_p2);

assign xor_ln111_fu_25712_p2 = (tmp_73_fu_25661_p3 ^ 1'd1);

assign xor_ln98_1_fu_15630_p2 = (tmp_reg_26022 ^ or_ln98_3_fu_15624_p2);

assign xor_ln98_2_fu_15635_p2 = (xor_ln98_1_fu_15630_p2 ^ 1'd1);

assign xor_ln98_3_fu_15658_p2 = (1'd1 ^ and_ln98_2_fu_15653_p2);

assign xor_ln98_fu_15619_p2 = (tmp_reg_26022 ^ 1'd1);

assign zext_ln108_1_fu_20344_p1 = and_ln108_4_fu_20338_p2;

assign zext_ln108_2_cast_fu_15704_p513 = 'bx;

assign zext_ln108_3_cast_fu_17792_p513 = 'bx;

assign zext_ln108_fu_19064_p1 = and_ln108_fu_19058_p2;

assign zext_ln109_1_fu_25058_p1 = and_ln109_4_fu_25052_p2;

assign zext_ln109_2_cast_fu_16746_p513 = 'bx;

assign zext_ln109_3_cast_fu_20354_p513 = 'bx;

assign zext_ln109_fu_24859_p1 = and_ln109_fu_24853_p2;

assign zext_ln110_1_fu_25467_p1 = and_ln110_4_fu_25461_p2;

assign zext_ln110_2_cast_fu_19074_p513 = 'bx;

assign zext_ln110_3_cast_fu_21394_p513 = 'bx;

assign zext_ln110_fu_25274_p1 = and_ln110_fu_25268_p2;

assign zext_ln111_1_fu_25902_p1 = and_ln111_4_fu_25896_p2;

assign zext_ln111_2_cast_fu_22583_p513 = 'bx;

assign zext_ln111_3_cast_fu_23772_p513 = 'bx;

assign zext_ln111_fu_25689_p1 = and_ln111_fu_25683_p2;

assign zext_ln98_fu_15597_p1 = and_ln98_fu_15591_p2;

endmodule //eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s
