
*** Running vivado
    with args -log system_util_cpack2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_util_cpack2_0_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_util_cpack2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.227 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/new/wr_rd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/new/adc_fifo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/zc706_ad9361/zc706_ad9361.srcs/sources_1/bd/system/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado.2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top system_util_cpack2_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20740
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1336.227 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_util_cpack2_0_0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_cpack2_0_0/synth/system_util_cpack2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/f6d4/util_cpack2.v:38]
INFO: [Synth 8-6157] synthesizing module 'util_cpack2_impl' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/f6d4/util_cpack2_impl.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle' (1#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6157] synthesizing module 'pack_shell' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_network' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_ctrl' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_ctrl' (2#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_ctrl.v:38]
INFO: [Synth 8-6157] synthesizing module 'pack_interconnect' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6157] synthesizing module 'ad_perfect_shuffle__parameterized0' [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ad_perfect_shuffle__parameterized0' (2#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/common/ad_perfect_shuffle.v:26]
INFO: [Synth 8-6155] done synthesizing module 'pack_interconnect' (3#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_interconnect.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_network' (4#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_network.v:38]
INFO: [Synth 8-6155] done synthesizing module 'pack_shell' (5#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/util_pack_common/pack_shell.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2_impl' (6#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/f6d4/util_cpack2_impl.v:38]
INFO: [Synth 8-6155] done synthesizing module 'util_cpack2' (7#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ipshared/f6d4/util_cpack2.v:38]
INFO: [Synth 8-6155] done synthesizing module 'system_util_cpack2_0_0' (8#1) [d:/zc706_ad9361/zc706_ad9361.gen/sources_1/bd/system/ip/system_util_cpack2_0_0/synth/system_util_cpack2_0_0.v:57]
WARNING: [Synth 8-7129] Port fifo_wr_en[3] in module util_cpack2_impl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_en[2] in module util_cpack2_impl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_en[1] in module util_cpack2_impl is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_4 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_5 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_6 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_7 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_8 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_9 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_10 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_11 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_12 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_13 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_14 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_15 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_16 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_17 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_18 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_19 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_20 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_21 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_22 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_23 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_24 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_25 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_26 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_27 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_28 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_29 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_30 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_31 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_32 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_33 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_34 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_35 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_36 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_37 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_38 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_39 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_40 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_41 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_42 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_43 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_44 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_45 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_46 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_47 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_48 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_49 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_50 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_51 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_52 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_53 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_54 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_55 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_56 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_57 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_58 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_59 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_60 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_61 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_62 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port enable_63 in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[15] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[14] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[13] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[12] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[11] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[10] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[9] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[8] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[7] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[6] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[5] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[4] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[3] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[2] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[1] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_4[0] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[15] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[14] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[13] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[12] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[11] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[10] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[9] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[8] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[7] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[6] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[5] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[4] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[3] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[2] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[1] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_5[0] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[15] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[14] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[13] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[12] in module util_cpack2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_wr_data_6[11] in module util_cpack2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1341.359 ; gain = 5.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1341.359 ; gain = 5.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1341.359 ; gain = 5.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1341.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1425.035 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 5     
	   4 Input    2 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1425.035 ; gain = 88.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     8|
|2     |LUT3 |    36|
|3     |LUT4 |    14|
|4     |LUT5 |     4|
|5     |LUT6 |    77|
|6     |FDRE |   132|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:44 . Memory (MB): peak = 1435.840 ; gain = 15.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1435.840 ; gain = 99.613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1447.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1468.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9c124a24
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 1468.703 ; gain = 132.477
INFO: [Common 17-1381] The checkpoint 'D:/zc706_ad9361/zc706_ad9361.runs/system_util_cpack2_0_0_synth_1/system_util_cpack2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_util_cpack2_0_0, cache-ID = bfa33f50a0ce1216
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/zc706_ad9361/zc706_ad9361.runs/system_util_cpack2_0_0_synth_1/system_util_cpack2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_util_cpack2_0_0_utilization_synth.rpt -pb system_util_cpack2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  5 17:26:24 2025...
