INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/ip/DATA_MEM/sim/DATA_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/ip/INST_MEM/sim/INST_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INST_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/AND_jal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_jalr
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/Branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/lab4_files/lab4_files/PDU_src/源文件/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/CPU_DATA_CHECK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_DATA_CHECK
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/IMM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMM
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/lab4_files/lab4_files/PDU_src/源文件/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/MUX_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/MUX_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_RF
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/PC_ADD_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ADD_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/Lab4/Lab4.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/COD_Lab/Lab4/lab4_files/lab4_files/PDU_src/仿真/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
