[14:09:47] INFO     Running containerized command:                                                                              container.py:261
[2;36m[21:09:48][0m[2;36m [0m[34mINFO    [0m Loading the design configuration file has      ]8;id=539868;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py\[2mconfig.py[0m]8;;\[2m:[0m]8;id=262098;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py#716\[2m716[0m]8;;\
[2;36m           [0m         generated the following warnings:              [2m             [0m
[2;36m[21:09:48][0m[2;36m [0m[31mWARNING [0m [33mAn unknown key [0m[32m'SV2V'[0m[33m was provided.[0m            ]8;id=87525;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py\[2mconfig.py[0m]8;;\[2m:[0m]8;id=48858;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py#720\[2m720[0m]8;;\
[2;36m[21:09:48][0m[2;36m [0m[31mWARNING [0m [33mAn unknown key [0m[32m'SYNTH_YOSYS_FLAGS'[0m[33m was [0m        ]8;id=958635;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py\[2mconfig.py[0m]8;;\[2m:[0m]8;id=220835;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py#720\[2m720[0m]8;;\
[2;36m           [0m         [33mprovided.[0m                                      [2m             [0m
[2;36m[21:09:48][0m[2;36m [0m[31mWARNING [0m [33mAn unknown key [0m[32m'YOSYS_SYNTH_ARGS'[0m[33m was [0m         ]8;id=882770;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py\[2mconfig.py[0m]8;;\[2m:[0m]8;id=79528;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/config/config.py#720\[2m720[0m]8;;\
[2;36m           [0m         [33mprovided.[0m                                      [2m             [0m
[2;36m[21:09:48][0m[2;36m [0m[34mINFO    [0m Starting a new run of the [32m'Classic'[0m flow with    ]8;id=535683;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/flow.py\[2mflow.py[0m]8;;\[2m:[0m]8;id=864788;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/flow.py#628\[2m628[0m]8;;\
[2;36m           [0m         the tag [32m'RUN_2025-06-12_21-09-48'[0m.               [2m           [0m
[?25l[2KClassic [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m  0/100[0m [33m0:00:00[0m[2K[2;36m[21:09:48][0m[2;36m [0m[34mINFO    [0m Startingâ€¦                                  ]8;id=19103;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/sequential.py\[2msequential.py[0m]8;;\[2m:[0m]8;id=660126;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/sequential.py#294\[2m294[0m]8;;\
Classic [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m  0/100[0m [33m0:00:00[0m[2K[92mâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [0mVerilator Lint[92m â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[0m
Classic [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m  0/100[0m [33m0:00:00[0m[2K[2;36m[21:09:48][0m[2;36m [0mVERBOSE  Running [32m'Verilator.Lint'[0m at                     ]8;id=126304;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=610386;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1122\[2m1122[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/01-verilator-lint[0m [2m            [0m
[2;36m           [0m         [32m'[0mâ€¦                                              [2m            [0m
Classic [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m  0/100[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:00[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2K[2;36m[21:09:50][0m[2;36m [0mVERBOSE  Logging subprocess to                           ]8;id=661929;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=561489;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1318\[2m1318[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/01-verilator-lint[0m [2m            [0m
[2;36m           [0m         [32m/verilator-lint.log'[0mâ€¦                           [2m            [0m
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:01[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-PINMISSING:                                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMul_top_synth.v[0m:[1;92m39:7[0m
: Cell has missing pin: [32m'miso'[0m                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m39[0m |     [1m)[0m spi_loader [1m([0m                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|       ^~~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[33m...[0m For warning description see [4;94mhttps://verilator.org/warn/PINMISSING?[0m[4;94mv[0m[4;94m=[0m[4;94m5[0m[4;94m.018[0m   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[33m...[0m Use [32m"/* verilator lint_off PINMISSING */"[0m and lint_on around source to      
disable this message.                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-PINMISSING:                                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMul_top_synth.v[0m:[1;92m72:7[0m
: Cell has missing pin: [32m'mosi'[0m                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m72[0m |     [1m)[0m spi_sender [1m([0m                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|       ^~~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3:8[0m: Timescale missing on this module  
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module [1;35msky130_ef_sc_hd__decap_12[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m14:8[0m: Timescale missing on this module 
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m14[0m | module [1;35msky130_ef_sc_hd__fill_12[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m25:8[0m: Timescale missing on this module 
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m25[0m | module [1;35msky130_ef_sc_hd__fill_4[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m36:8[0m: Timescale missing on this module 
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m36[0m | module [1;35msky130_ef_sc_hd__fill_8[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m47:8[0m: Timescale missing on this module 
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m47[0m | module [1;35msky130_fd_sc_hd__a2111o_1[0m[1m([0mX, A1, A2, B1, C1, D1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m70:8[0m: Timescale missing on this module 
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m70[0m | module [1;35msky130_fd_sc_hd__a2111o_2[0m[1m([0mX, A1, A2, B1, C1, D1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m93:8[0m: Timescale missing on this module 
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m93[0m | module [1;35msky130_fd_sc_hd__a2111o_4[0m[1m([0mX, A1, A2, B1, C1, D1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m116:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m116[0m | module [1;35msky130_fd_sc_hd__a2111oi_0[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m139:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m139[0m | module [1;35msky130_fd_sc_hd__a2111oi_1[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m162:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m162[0m | module [1;35msky130_fd_sc_hd__a2111oi_2[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m185:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m185[0m | module [1;35msky130_fd_sc_hd__a2111oi_4[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m208:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m208[0m | module [1;35msky130_fd_sc_hd__a211o_1[0m[1m([0mX, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m229:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m229[0m | module [1;35msky130_fd_sc_hd__a211o_2[0m[1m([0mX, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m250:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m250[0m | module [1;35msky130_fd_sc_hd__a211o_4[0m[1m([0mX, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m271:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m271[0m | module [1;35msky130_fd_sc_hd__a211oi_1[0m[1m([0mY, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m292:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m292[0m | module [1;35msky130_fd_sc_hd__a211oi_2[0m[1m([0mY, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m313:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m313[0m | module [1;35msky130_fd_sc_hd__a211oi_4[0m[1m([0mY, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m334:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m334[0m | module [1;35msky130_fd_sc_hd__a21bo_1[0m[1m([0mX, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m353:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m353[0m | module [1;35msky130_fd_sc_hd__a21bo_2[0m[1m([0mX, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m372:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m372[0m | module [1;35msky130_fd_sc_hd__a21bo_4[0m[1m([0mX, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m391:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m391[0m | module [1;35msky130_fd_sc_hd__a21boi_0[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m410:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m410[0m | module [1;35msky130_fd_sc_hd__a21boi_1[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m429:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m429[0m | module [1;35msky130_fd_sc_hd__a21boi_2[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m448:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m448[0m | module [1;35msky130_fd_sc_hd__a21boi_4[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m467:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m467[0m | module [1;35msky130_fd_sc_hd__a21o_1[0m[1m([0mX, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m486:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m486[0m | module [1;35msky130_fd_sc_hd__a21o_2[0m[1m([0mX, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m505:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m505[0m | module [1;35msky130_fd_sc_hd__a21o_4[0m[1m([0mX, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m524:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m524[0m | module [1;35msky130_fd_sc_hd__a21oi_1[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m543:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m543[0m | module [1;35msky130_fd_sc_hd__a21oi_2[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m562:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m562[0m | module [1;35msky130_fd_sc_hd__a21oi_4[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m581:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m581[0m | module [1;35msky130_fd_sc_hd__a221o_1[0m[1m([0mX, A1, A2, B1, B2, C1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m604:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m604[0m | module [1;35msky130_fd_sc_hd__a221o_2[0m[1m([0mX, A1, A2, B1, B2, C1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m627:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m627[0m | module [1;35msky130_fd_sc_hd__a221o_4[0m[1m([0mX, A1, A2, B1, B2, C1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m650:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m650[0m | module [1;35msky130_fd_sc_hd__a221oi_1[0m[1m([0mY, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m673:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[1;36m673[0m | module [1;35msky130_fd_sc_hd__a221oi_2[0m[1m([0mY, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:02[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m696:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m696[0m | module [1;35msky130_fd_sc_hd__a221oi_4[0m[1m([0mY, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m719:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m719[0m | module [1;35msky130_fd_sc_hd__a222oi_1[0m[1m([0mY, A1, A2, B1, B2, C1, C2, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m744:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m744[0m | module [1;35msky130_fd_sc_hd__a22o_1[0m[1m([0mX, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m765:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m765[0m | module [1;35msky130_fd_sc_hd__a22o_2[0m[1m([0mX, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m786:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m786[0m | module [1;35msky130_fd_sc_hd__a22o_4[0m[1m([0mX, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m807:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m807[0m | module [1;35msky130_fd_sc_hd__a22oi_1[0m[1m([0mY, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m828:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m828[0m | module [1;35msky130_fd_sc_hd__a22oi_2[0m[1m([0mY, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m849:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m849[0m | module [1;35msky130_fd_sc_hd__a22oi_4[0m[1m([0mY, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m870:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m870[0m | module [1;35msky130_fd_sc_hd__a2bb2o_1[0m[1m([0mX, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m891:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m891[0m | module [1;35msky130_fd_sc_hd__a2bb2o_2[0m[1m([0mX, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m912:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m912[0m | module [1;35msky130_fd_sc_hd__a2bb2o_4[0m[1m([0mX, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m933:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m933[0m | module [1;35msky130_fd_sc_hd__a2bb2oi_1[0m[1m([0mY, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m954:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m954[0m | module [1;35msky130_fd_sc_hd__a2bb2oi_2[0m[1m([0mY, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m975:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m975[0m | module [1;35msky130_fd_sc_hd__a2bb2oi_4[0m[1m([0mY, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m996:8[0m: Timescale missing on this module
as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m996[0m | module [1;35msky130_fd_sc_hd__a311o_1[0m[1m([0mX, A1, A2, A3, B1, C1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1019:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1019[0m | module [1;35msky130_fd_sc_hd__a311o_2[0m[1m([0mX, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1042:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1042[0m | module [1;35msky130_fd_sc_hd__a311o_4[0m[1m([0mX, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1065:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1065[0m | module [1;35msky130_fd_sc_hd__a311oi_1[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1088:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1088[0m | module [1;35msky130_fd_sc_hd__a311oi_2[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1111:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1111[0m | module [1;35msky130_fd_sc_hd__a311oi_4[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1134:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1134[0m | module [1;35msky130_fd_sc_hd__a31o_1[0m[1m([0mX, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1155:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1155[0m | module [1;35msky130_fd_sc_hd__a31o_2[0m[1m([0mX, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1176:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1176[0m | module [1;35msky130_fd_sc_hd__a31o_4[0m[1m([0mX, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1197:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1197[0m | module [1;35msky130_fd_sc_hd__a31oi_1[0m[1m([0mY, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1218:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1218[0m | module [1;35msky130_fd_sc_hd__a31oi_2[0m[1m([0mY, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1239:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1239[0m | module [1;35msky130_fd_sc_hd__a31oi_4[0m[1m([0mY, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1260:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1260[0m | module [1;35msky130_fd_sc_hd__a32o_1[0m[1m([0mX, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1283:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1283[0m | module [1;35msky130_fd_sc_hd__a32o_2[0m[1m([0mX, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1306:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1306[0m | module [1;35msky130_fd_sc_hd__a32o_4[0m[1m([0mX, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1329:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1329[0m | module [1;35msky130_fd_sc_hd__a32oi_1[0m[1m([0mY, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1352:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1352[0m | module [1;35msky130_fd_sc_hd__a32oi_2[0m[1m([0mY, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1375:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1375[0m | module [1;35msky130_fd_sc_hd__a32oi_4[0m[1m([0mY, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1398:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1398[0m | module [1;35msky130_fd_sc_hd__a41o_1[0m[1m([0mX, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1421:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1421[0m | module [1;35msky130_fd_sc_hd__a41o_2[0m[1m([0mX, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1444:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1444[0m | module [1;35msky130_fd_sc_hd__a41o_4[0m[1m([0mX, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1467:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1467[0m | module [1;35msky130_fd_sc_hd__a41oi_1[0m[1m([0mY, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1490:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1490[0m | module [1;35msky130_fd_sc_hd__a41oi_2[0m[1m([0mY, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1513:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1513[0m | module [1;35msky130_fd_sc_hd__a41oi_4[0m[1m([0mY, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1536:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1536[0m | module [1;35msky130_fd_sc_hd__and2_0[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1553:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1553[0m | module [1;35msky130_fd_sc_hd__and2_1[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1570:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1570[0m | module [1;35msky130_fd_sc_hd__and2_2[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1587:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1587[0m | module [1;35msky130_fd_sc_hd__and2_4[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1604:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1604[0m | module [1;35msky130_fd_sc_hd__and2b_1[0m[1m([0mX, A_N, B, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1621:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1621[0m | module [1;35msky130_fd_sc_hd__and2b_2[0m[1m([0mX, A_N, B, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1638:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1638[0m | module [1;35msky130_fd_sc_hd__and2b_4[0m[1m([0mX, A_N, B, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1655:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1655[0m | module [1;35msky130_fd_sc_hd__and3_1[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1674:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1674[0m | module [1;35msky130_fd_sc_hd__and3_2[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1693:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1693[0m | module [1;35msky130_fd_sc_hd__and3_4[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1712:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1712[0m | module [1;35msky130_fd_sc_hd__and3b_1[0m[1m([0mX, A_N, B, C, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1731:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1731[0m | module [1;35msky130_fd_sc_hd__and3b_2[0m[1m([0mX, A_N, B, C, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1750:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1750[0m | module [1;35msky130_fd_sc_hd__and3b_4[0m[1m([0mX, A_N, B, C, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1769:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1769[0m | module [1;35msky130_fd_sc_hd__and4_1[0m[1m([0mX, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1790:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1790[0m | module [1;35msky130_fd_sc_hd__and4_2[0m[1m([0mX, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1811:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1811[0m | module [1;35msky130_fd_sc_hd__and4_4[0m[1m([0mX, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1832:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1832[0m | module [1;35msky130_fd_sc_hd__and4b_1[0m[1m([0mX, A_N, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1853:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1853[0m | module [1;35msky130_fd_sc_hd__and4b_2[0m[1m([0mX, A_N, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1874:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1874[0m | module [1;35msky130_fd_sc_hd__and4b_4[0m[1m([0mX, A_N, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1895:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1895[0m | module [1;35msky130_fd_sc_hd__and4bb_1[0m[1m([0mX, A_N, B_N, C, D, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1916:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1916[0m | module [1;35msky130_fd_sc_hd__and4bb_2[0m[1m([0mX, A_N, B_N, C, D, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1937:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1937[0m | module [1;35msky130_fd_sc_hd__and4bb_4[0m[1m([0mX, A_N, B_N, C, D, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1958:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1958[0m | module [1;35msky130_fd_sc_hd__buf_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1973:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1973[0m | module [1;35msky130_fd_sc_hd__buf_12[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m1988:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m1988[0m | module [1;35msky130_fd_sc_hd__buf_16[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2003:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2003[0m | module [1;35msky130_fd_sc_hd__buf_2[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2018:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2018[0m | module [1;35msky130_fd_sc_hd__buf_4[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2033:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2033[0m | module [1;35msky130_fd_sc_hd__buf_6[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2048:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2048[0m | module [1;35msky130_fd_sc_hd__buf_8[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2063:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2063[0m | module [1;35msky130_fd_sc_hd__bufbuf_16[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2078:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2078[0m | module [1;35msky130_fd_sc_hd__bufbuf_8[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2093:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2093[0m | module [1;35msky130_fd_sc_hd__bufinv_16[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2108:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2108[0m | module [1;35msky130_fd_sc_hd__bufinv_8[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2123:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2123[0m | module [1;35msky130_fd_sc_hd__clkbuf_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2138:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2138[0m | module [1;35msky130_fd_sc_hd__clkbuf_16[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2153:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2153[0m | module [1;35msky130_fd_sc_hd__clkbuf_2[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2168:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2168[0m | module [1;35msky130_fd_sc_hd__clkbuf_4[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2183:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2183[0m | module [1;35msky130_fd_sc_hd__clkbuf_8[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2198:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2198[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s15_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2213:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2213[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s15_2[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2228:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2228[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s18_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2243:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2243[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s18_2[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2258:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2258[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s25_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2273:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2273[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s25_2[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2288:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2288[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s50_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2303:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2303[0m | module [1;35msky130_fd_sc_hd__clkdlybuf4s50_2[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2318:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2318[0m | module [1;35msky130_fd_sc_hd__clkinv_1[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2333:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2333[0m | module [1;35msky130_fd_sc_hd__clkinv_16[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2348:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2348[0m | module [1;35msky130_fd_sc_hd__clkinv_2[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2363:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2363[0m | module [1;35msky130_fd_sc_hd__clkinv_4[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2378:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2378[0m | module [1;35msky130_fd_sc_hd__clkinv_8[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2393:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2393[0m | module [1;35msky130_fd_sc_hd__clkinvlp_2[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2408:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2408[0m | module [1;35msky130_fd_sc_hd__clkinvlp_4[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2423:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2423[0m | module [1;35msky130_fd_sc_hd__conb_1[0m[1m([0mHI, LO, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2438:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2438[0m | module [1;35msky130_fd_sc_hd__decap_12[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2449:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2449[0m | module [1;35msky130_fd_sc_hd__decap_3[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2460:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2460[0m | module [1;35msky130_fd_sc_hd__decap_4[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2471:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m2471[0m | module [1;35msky130_fd_sc_hd__decap_6[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2482:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:03[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2482[0m | module [1;35msky130_fd_sc_hd__decap_8[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2493:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2493[0m | module [1;35msky130_fd_sc_hd__dfbbn_1[0m[1m([0mQ, Q_N, D, CLK_N, SET_B, RESET_B, VPWR,  
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2516:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2516[0m | module [1;35msky130_fd_sc_hd__dfbbn_2[0m[1m([0mQ, Q_N, D, CLK_N, SET_B, RESET_B, VPWR,  
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2539:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2539[0m | module [1;35msky130_fd_sc_hd__dfbbp_1[0m[1m([0mQ, Q_N, D, CLK, SET_B, RESET_B, VPWR,    
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2562:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2562[0m | module [1;35msky130_fd_sc_hd__dfrbp_1[0m[1m([0mQ, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2583:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2583[0m | module [1;35msky130_fd_sc_hd__dfrbp_2[0m[1m([0mQ, Q_N, CLK, D, RESET_B, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2604:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2604[0m | module [1;35msky130_fd_sc_hd__dfrtn_1[0m[1m([0mQ, CLK_N, D, RESET_B, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2623:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2623[0m | module [1;35msky130_fd_sc_hd__dfrtp_1[0m[1m([0mQ, CLK, D, RESET_B, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2642:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2642[0m | module [1;35msky130_fd_sc_hd__dfrtp_2[0m[1m([0mQ, CLK, D, RESET_B, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2661:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2661[0m | module [1;35msky130_fd_sc_hd__dfrtp_4[0m[1m([0mQ, CLK, D, RESET_B, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2680:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2680[0m | module [1;35msky130_fd_sc_hd__dfsbp_1[0m[1m([0mQ, Q_N, CLK, D, SET_B, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2701:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2701[0m | module [1;35msky130_fd_sc_hd__dfsbp_2[0m[1m([0mQ, Q_N, CLK, D, SET_B, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2722:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2722[0m | module [1;35msky130_fd_sc_hd__dfstp_1[0m[1m([0mQ, CLK, D, SET_B, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2741:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2741[0m | module [1;35msky130_fd_sc_hd__dfstp_2[0m[1m([0mQ, CLK, D, SET_B, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2760:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2760[0m | module [1;35msky130_fd_sc_hd__dfstp_4[0m[1m([0mQ, CLK, D, SET_B, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2779:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2779[0m | module [1;35msky130_fd_sc_hd__dfxbp_1[0m[1m([0mQ, Q_N, CLK, D, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2798:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2798[0m | module [1;35msky130_fd_sc_hd__dfxbp_2[0m[1m([0mQ, Q_N, CLK, D, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2817:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2817[0m | module [1;35msky130_fd_sc_hd__dfxtp_1[0m[1m([0mQ, CLK, D, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2834:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2834[0m | module [1;35msky130_fd_sc_hd__dfxtp_2[0m[1m([0mQ, CLK, D, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2851:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2851[0m | module [1;35msky130_fd_sc_hd__dfxtp_4[0m[1m([0mQ, CLK, D, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2868:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2868[0m | module [1;35msky130_fd_sc_hd__diode_2[0m[1m([0mDIODE, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2881:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2881[0m | module [1;35msky130_fd_sc_hd__dlclkp_1[0m[1m([0mGCLK, GATE, CLK, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2898:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2898[0m | module [1;35msky130_fd_sc_hd__dlclkp_2[0m[1m([0mGCLK, GATE, CLK, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2915:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2915[0m | module [1;35msky130_fd_sc_hd__dlclkp_4[0m[1m([0mGCLK, GATE, CLK, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2932:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2932[0m | module [1;35msky130_fd_sc_hd__dlrbn_1[0m[1m([0mQ, Q_N, RESET_B, D, GATE_N, VPWR, VGND,  
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2953:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2953[0m | module [1;35msky130_fd_sc_hd__dlrbn_2[0m[1m([0mQ, Q_N, RESET_B, D, GATE_N, VPWR, VGND,  
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2974:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2974[0m | module [1;35msky130_fd_sc_hd__dlrbp_1[0m[1m([0mQ, Q_N, RESET_B, D, GATE, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m2995:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m2995[0m | module [1;35msky130_fd_sc_hd__dlrbp_2[0m[1m([0mQ, Q_N, RESET_B, D, GATE, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3016:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3016[0m | module [1;35msky130_fd_sc_hd__dlrtn_1[0m[1m([0mQ, RESET_B, D, GATE_N, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3035:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3035[0m | module [1;35msky130_fd_sc_hd__dlrtn_2[0m[1m([0mQ, RESET_B, D, GATE_N, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3054:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3054[0m | module [1;35msky130_fd_sc_hd__dlrtn_4[0m[1m([0mQ, RESET_B, D, GATE_N, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3073:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3073[0m | module [1;35msky130_fd_sc_hd__dlrtp_1[0m[1m([0mQ, RESET_B, D, GATE, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3092:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3092[0m | module [1;35msky130_fd_sc_hd__dlrtp_2[0m[1m([0mQ, RESET_B, D, GATE, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3111:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3111[0m | module [1;35msky130_fd_sc_hd__dlrtp_4[0m[1m([0mQ, RESET_B, D, GATE, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3130:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3130[0m | module [1;35msky130_fd_sc_hd__dlxbn_1[0m[1m([0mQ, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3149:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3149[0m | module [1;35msky130_fd_sc_hd__dlxbn_2[0m[1m([0mQ, Q_N, D, GATE_N, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3168:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3168[0m | module [1;35msky130_fd_sc_hd__dlxbp_1[0m[1m([0mQ, Q_N, D, GATE, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3187:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3187[0m | module [1;35msky130_fd_sc_hd__dlxtn_1[0m[1m([0mQ, D, GATE_N, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3204:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3204[0m | module [1;35msky130_fd_sc_hd__dlxtn_2[0m[1m([0mQ, D, GATE_N, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3221:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3221[0m | module [1;35msky130_fd_sc_hd__dlxtn_4[0m[1m([0mQ, D, GATE_N, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3238:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3238[0m | module [1;35msky130_fd_sc_hd__dlxtp_1[0m[1m([0mQ, D, GATE, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3255:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3255[0m | module [1;35msky130_fd_sc_hd__dlygate4sd1_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3270:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3270[0m | module [1;35msky130_fd_sc_hd__dlygate4sd2_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3285:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3285[0m | module [1;35msky130_fd_sc_hd__dlygate4sd3_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3300:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3300[0m | module [1;35msky130_fd_sc_hd__dlymetal6s2s_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3315:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3315[0m | module [1;35msky130_fd_sc_hd__dlymetal6s4s_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3330:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3330[0m | module [1;35msky130_fd_sc_hd__dlymetal6s6s_1[0m[1m([0mX, A, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3345:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3345[0m | module [1;35msky130_fd_sc_hd__ebufn_1[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3362:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3362[0m | module [1;35msky130_fd_sc_hd__ebufn_2[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3379:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3379[0m | module [1;35msky130_fd_sc_hd__ebufn_4[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3396:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3396[0m | module [1;35msky130_fd_sc_hd__ebufn_8[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3413:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3413[0m | module [1;35msky130_fd_sc_hd__edfxbp_1[0m[1m([0mQ, Q_N, CLK, D, DE, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3434:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3434[0m | module [1;35msky130_fd_sc_hd__edfxtp_1[0m[1m([0mQ, CLK, D, DE, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3453:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3453[0m | module [1;35msky130_fd_sc_hd__einvn_0[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3470:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3470[0m | module [1;35msky130_fd_sc_hd__einvn_1[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3487:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3487[0m | module [1;35msky130_fd_sc_hd__einvn_2[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3504:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3504[0m | module [1;35msky130_fd_sc_hd__einvn_4[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3521:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3521[0m | module [1;35msky130_fd_sc_hd__einvn_8[0m[1m([0mZ, A, TE_B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3538:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3538[0m | module [1;35msky130_fd_sc_hd__einvp_1[0m[1m([0mZ, A, TE, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3555:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3555[0m | module [1;35msky130_fd_sc_hd__einvp_2[0m[1m([0mZ, A, TE, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3572:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3572[0m | module [1;35msky130_fd_sc_hd__einvp_4[0m[1m([0mZ, A, TE, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3589:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3589[0m | module [1;35msky130_fd_sc_hd__einvp_8[0m[1m([0mZ, A, TE, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3606:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3606[0m | module [1;35msky130_fd_sc_hd__fa_1[0m[1m([0mCOUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3627:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3627[0m | module [1;35msky130_fd_sc_hd__fa_2[0m[1m([0mCOUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3648:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3648[0m | module [1;35msky130_fd_sc_hd__fa_4[0m[1m([0mCOUT, SUM, A, B, CIN, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3669:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3669[0m | module [1;35msky130_fd_sc_hd__fah_1[0m[1m([0mCOUT, SUM, A, B, CI, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3690:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3690[0m | module [1;35msky130_fd_sc_hd__fahcin_1[0m[1m([0mCOUT, SUM, A, B, CIN, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3711:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3711[0m | module [1;35msky130_fd_sc_hd__fahcon_1[0m[1m([0mCOUT_N, SUM, A, B, CI, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3732:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3732[0m | module [1;35msky130_fd_sc_hd__fill_1[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3743:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3743[0m | module [1;35msky130_fd_sc_hd__fill_2[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3754:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3754[0m | module [1;35msky130_fd_sc_hd__fill_4[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3765:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3765[0m | module [1;35msky130_fd_sc_hd__fill_8[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3776:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3776[0m | module [1;35msky130_fd_sc_hd__ha_1[0m[1m([0mCOUT, SUM, A, B, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3795:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3795[0m | module [1;35msky130_fd_sc_hd__ha_2[0m[1m([0mCOUT, SUM, A, B, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3814:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3814[0m | module [1;35msky130_fd_sc_hd__ha_4[0m[1m([0mCOUT, SUM, A, B, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3833:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3833[0m | module [1;35msky130_fd_sc_hd__inv_1[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3848:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3848[0m | module [1;35msky130_fd_sc_hd__inv_12[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3863:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3863[0m | module [1;35msky130_fd_sc_hd__inv_16[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3878:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3878[0m | module [1;35msky130_fd_sc_hd__inv_2[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3893:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3893[0m | module [1;35msky130_fd_sc_hd__inv_4[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3908:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3908[0m | module [1;35msky130_fd_sc_hd__inv_6[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3923:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3923[0m | module [1;35msky130_fd_sc_hd__inv_8[0m[1m([0mY, A, VPWR, VGND, VPB, VNB[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3938:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3938[0m | module [1;35msky130_fd_sc_hd__lpflow_bleeder_1[0m[1m([0mSHORT, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3951:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3951[0m | module [1;35msky130_fd_sc_hd__lpflow_clkbufkapwr_1[0m[1m([0mX, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3968:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3968[0m | module [1;35msky130_fd_sc_hd__lpflow_clkbufkapwr_16[0m[1m([0mX, A, KAPWR, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m3985:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3985[0m | module [1;35msky130_fd_sc_hd__lpflow_clkbufkapwr_2[0m[1m([0mX, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4002:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4002[0m | module [1;35msky130_fd_sc_hd__lpflow_clkbufkapwr_4[0m[1m([0mX, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4019:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4019[0m | module [1;35msky130_fd_sc_hd__lpflow_clkbufkapwr_8[0m[1m([0mX, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4036:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4036[0m | module [1;35msky130_fd_sc_hd__lpflow_clkinvkapwr_1[0m[1m([0mY, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4053:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4053[0m | module [1;35msky130_fd_sc_hd__lpflow_clkinvkapwr_16[0m[1m([0mY, A, KAPWR, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4070:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4070[0m | module [1;35msky130_fd_sc_hd__lpflow_clkinvkapwr_2[0m[1m([0mY, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4087:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4087[0m | module [1;35msky130_fd_sc_hd__lpflow_clkinvkapwr_4[0m[1m([0mY, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4104:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4104[0m | module [1;35msky130_fd_sc_hd__lpflow_clkinvkapwr_8[0m[1m([0mY, A, KAPWR, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4121:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4121[0m | module [1;35msky130_fd_sc_hd__lpflow_decapkapwr_12[0m[1m([0mVPWR, KAPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4134:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4134[0m | module [1;35msky130_fd_sc_hd__lpflow_decapkapwr_3[0m[1m([0mVPWR, KAPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4147:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4147[0m | module [1;35msky130_fd_sc_hd__lpflow_decapkapwr_4[0m[1m([0mVPWR, KAPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4160:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4160[0m | module [1;35msky130_fd_sc_hd__lpflow_decapkapwr_6[0m[1m([0mVPWR, KAPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4173:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4173[0m | module [1;35msky130_fd_sc_hd__lpflow_decapkapwr_8[0m[1m([0mVPWR, KAPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4186:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4186[0m | module [1;35msky130_fd_sc_hd__lpflow_inputiso0n_1[0m[1m([0mX, A, SLEEP_B, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4203:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4203[0m | module [1;35msky130_fd_sc_hd__lpflow_inputiso0p_1[0m[1m([0mX, A, SLEEP, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4220:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4220[0m | module [1;35msky130_fd_sc_hd__lpflow_inputiso1n_1[0m[1m([0mX, A, SLEEP_B, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4237:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4237[0m | module [1;35msky130_fd_sc_hd__lpflow_inputiso1p_1[0m[1m([0mX, A, SLEEP, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4254:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4254[0m | module [1;35msky130_fd_sc_hd__lpflow_inputisolatch_1[0m[1m([0mQ, D, SLEEP_B, VPWR, VGND,
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4271:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4271[0m | module [1;35msky130_fd_sc_hd__lpflow_isobufsrc_1[0m[1m([0mX, SLEEP, A, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4288:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4288[0m | module [1;35msky130_fd_sc_hd__lpflow_isobufsrc_16[0m[1m([0mX, SLEEP, A, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4305:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m4305[0m | module [1;35msky130_fd_sc_hd__lpflow_isobufsrc_2[0m[1m([0mX, SLEEP, A, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:04[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4322:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4322[0m | module [1;35msky130_fd_sc_hd__lpflow_isobufsrc_4[0m[1m([0mX, SLEEP, A, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4339:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4339[0m | module [1;35msky130_fd_sc_hd__lpflow_isobufsrc_8[0m[1m([0mX, SLEEP, A, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4356:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4356[0m | module [1;35msky130_fd_sc_hd__lpflow_isobufsrckapwr_16[0m[1m([0mX, SLEEP, A, KAPWR,     
VPWR, VGND, VPB, VNB[1m)[0m;                                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4375:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4375[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1[0m[1m([0mX, A, VPWRIN,   
VPWR, VGND, VPB[1m)[0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4390:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4390[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2[0m[1m([0mX, A, VPWRIN,   
VPWR, VGND, VPB[1m)[0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4405:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4405[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4[0m[1m([0mX, A, VPWRIN,   
VPWR, VGND, VPB[1m)[0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4420:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4420[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4[0m[1m([0mX, A, LOWLVPWR, VPWR,  
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4437:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4437[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1[0m[1m([0mX, A, LOWLVPWR,    
VPWR, VGND, VPB[1m)[0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4452:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4452[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2[0m[1m([0mX, A, LOWLVPWR,    
VPWR, VGND, VPB[1m)[0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4467:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4467[0m | module [1;35msky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4[0m[1m([0mX, A, LOWLVPWR,    
VPWR, VGND, VPB[1m)[0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4482:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4482[0m | module [1;35msky130_fd_sc_hd__macro_sparecell[0m[1m([0mLO, VGND, VNB, VPB, VPWR[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4495:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4495[0m | module [1;35msky130_fd_sc_hd__maj3_1[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4514:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4514[0m | module [1;35msky130_fd_sc_hd__maj3_2[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4533:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4533[0m | module [1;35msky130_fd_sc_hd__maj3_4[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4552:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4552[0m | module [1;35msky130_fd_sc_hd__mux2_1[0m[1m([0mX, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4571:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4571[0m | module [1;35msky130_fd_sc_hd__mux2_2[0m[1m([0mX, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4590:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4590[0m | module [1;35msky130_fd_sc_hd__mux2_4[0m[1m([0mX, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4609:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4609[0m | module [1;35msky130_fd_sc_hd__mux2_8[0m[1m([0mX, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4628:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4628[0m | module [1;35msky130_fd_sc_hd__mux2i_1[0m[1m([0mY, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4647:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4647[0m | module [1;35msky130_fd_sc_hd__mux2i_2[0m[1m([0mY, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4666:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4666[0m | module [1;35msky130_fd_sc_hd__mux2i_4[0m[1m([0mY, A0, A1, S, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4685:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4685[0m | module [1;35msky130_fd_sc_hd__mux4_1[0m[1m([0mX, A0, A1, A2, A3, S0, S1, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4710:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4710[0m | module [1;35msky130_fd_sc_hd__mux4_2[0m[1m([0mX, A0, A1, A2, A3, S0, S1, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4735:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4735[0m | module [1;35msky130_fd_sc_hd__mux4_4[0m[1m([0mX, A0, A1, A2, A3, S0, S1, VPWR, VGND,    
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4760:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4760[0m | module [1;35msky130_fd_sc_hd__nand2_1[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4777:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4777[0m | module [1;35msky130_fd_sc_hd__nand2_2[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4794:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4794[0m | module [1;35msky130_fd_sc_hd__nand2_4[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4811:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4811[0m | module [1;35msky130_fd_sc_hd__nand2_8[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4828:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4828[0m | module [1;35msky130_fd_sc_hd__nand2b_1[0m[1m([0mY, A_N, B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4845:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4845[0m | module [1;35msky130_fd_sc_hd__nand2b_2[0m[1m([0mY, A_N, B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4862:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4862[0m | module [1;35msky130_fd_sc_hd__nand2b_4[0m[1m([0mY, A_N, B, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4879:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4879[0m | module [1;35msky130_fd_sc_hd__nand3_1[0m[1m([0mY, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4898:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4898[0m | module [1;35msky130_fd_sc_hd__nand3_2[0m[1m([0mY, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4917:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4917[0m | module [1;35msky130_fd_sc_hd__nand3_4[0m[1m([0mY, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4936:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4936[0m | module [1;35msky130_fd_sc_hd__nand3b_1[0m[1m([0mY, A_N, B, C, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4955:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4955[0m | module [1;35msky130_fd_sc_hd__nand3b_2[0m[1m([0mY, A_N, B, C, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4974:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4974[0m | module [1;35msky130_fd_sc_hd__nand3b_4[0m[1m([0mY, A_N, B, C, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m4993:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m4993[0m | module [1;35msky130_fd_sc_hd__nand4_1[0m[1m([0mY, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5014:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5014[0m | module [1;35msky130_fd_sc_hd__nand4_2[0m[1m([0mY, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5035:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5035[0m | module [1;35msky130_fd_sc_hd__nand4_4[0m[1m([0mY, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5056:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5056[0m | module [1;35msky130_fd_sc_hd__nand4b_1[0m[1m([0mY, A_N, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5077:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5077[0m | module [1;35msky130_fd_sc_hd__nand4b_2[0m[1m([0mY, A_N, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5098:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5098[0m | module [1;35msky130_fd_sc_hd__nand4b_4[0m[1m([0mY, A_N, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5119:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5119[0m | module [1;35msky130_fd_sc_hd__nand4bb_1[0m[1m([0mY, A_N, B_N, C, D, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5140:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5140[0m | module [1;35msky130_fd_sc_hd__nand4bb_2[0m[1m([0mY, A_N, B_N, C, D, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5161:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5161[0m | module [1;35msky130_fd_sc_hd__nand4bb_4[0m[1m([0mY, A_N, B_N, C, D, VPWR, VGND, VPB,    
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5182:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5182[0m | module [1;35msky130_fd_sc_hd__nor2_1[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5199:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5199[0m | module [1;35msky130_fd_sc_hd__nor2_2[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5216:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5216[0m | module [1;35msky130_fd_sc_hd__nor2_4[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5233:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5233[0m | module [1;35msky130_fd_sc_hd__nor2_8[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5250:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5250[0m | module [1;35msky130_fd_sc_hd__nor2b_1[0m[1m([0mY, A, B_N, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5267:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5267[0m | module [1;35msky130_fd_sc_hd__nor2b_2[0m[1m([0mY, A, B_N, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5284:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5284[0m | module [1;35msky130_fd_sc_hd__nor2b_4[0m[1m([0mY, A, B_N, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5301:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5301[0m | module [1;35msky130_fd_sc_hd__nor3_1[0m[1m([0mY, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5320:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5320[0m | module [1;35msky130_fd_sc_hd__nor3_2[0m[1m([0mY, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5339:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5339[0m | module [1;35msky130_fd_sc_hd__nor3_4[0m[1m([0mY, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5358:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5358[0m | module [1;35msky130_fd_sc_hd__nor3b_1[0m[1m([0mY, A, B, C_N, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5377:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5377[0m | module [1;35msky130_fd_sc_hd__nor3b_2[0m[1m([0mY, A, B, C_N, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5396:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5396[0m | module [1;35msky130_fd_sc_hd__nor3b_4[0m[1m([0mY, A, B, C_N, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5415:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5415[0m | module [1;35msky130_fd_sc_hd__nor4_1[0m[1m([0mY, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5436:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5436[0m | module [1;35msky130_fd_sc_hd__nor4_2[0m[1m([0mY, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5457:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5457[0m | module [1;35msky130_fd_sc_hd__nor4_4[0m[1m([0mY, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5478:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5478[0m | module [1;35msky130_fd_sc_hd__nor4b_1[0m[1m([0mY, A, B, C, D_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5499:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5499[0m | module [1;35msky130_fd_sc_hd__nor4b_2[0m[1m([0mY, A, B, C, D_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5520:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5520[0m | module [1;35msky130_fd_sc_hd__nor4b_4[0m[1m([0mY, A, B, C, D_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5541:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5541[0m | module [1;35msky130_fd_sc_hd__nor4bb_1[0m[1m([0mY, A, B, C_N, D_N, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5562:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5562[0m | module [1;35msky130_fd_sc_hd__nor4bb_2[0m[1m([0mY, A, B, C_N, D_N, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5583:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5583[0m | module [1;35msky130_fd_sc_hd__nor4bb_4[0m[1m([0mY, A, B, C_N, D_N, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5604:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5604[0m | module [1;35msky130_fd_sc_hd__o2111a_1[0m[1m([0mX, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5627:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5627[0m | module [1;35msky130_fd_sc_hd__o2111a_2[0m[1m([0mX, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5650:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5650[0m | module [1;35msky130_fd_sc_hd__o2111a_4[0m[1m([0mX, A1, A2, B1, C1, D1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5673:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5673[0m | module [1;35msky130_fd_sc_hd__o2111ai_1[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5696:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5696[0m | module [1;35msky130_fd_sc_hd__o2111ai_2[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5719:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5719[0m | module [1;35msky130_fd_sc_hd__o2111ai_4[0m[1m([0mY, A1, A2, B1, C1, D1, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5742:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5742[0m | module [1;35msky130_fd_sc_hd__o211a_1[0m[1m([0mX, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5763:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5763[0m | module [1;35msky130_fd_sc_hd__o211a_2[0m[1m([0mX, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5784:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5784[0m | module [1;35msky130_fd_sc_hd__o211a_4[0m[1m([0mX, A1, A2, B1, C1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5805:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5805[0m | module [1;35msky130_fd_sc_hd__o211ai_1[0m[1m([0mY, A1, A2, B1, C1, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5826:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5826[0m | module [1;35msky130_fd_sc_hd__o211ai_2[0m[1m([0mY, A1, A2, B1, C1, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5847:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5847[0m | module [1;35msky130_fd_sc_hd__o211ai_4[0m[1m([0mY, A1, A2, B1, C1, VPWR, VGND, VPB,     
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5868:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5868[0m | module [1;35msky130_fd_sc_hd__o21a_1[0m[1m([0mX, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5887:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5887[0m | module [1;35msky130_fd_sc_hd__o21a_2[0m[1m([0mX, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5906:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5906[0m | module [1;35msky130_fd_sc_hd__o21a_4[0m[1m([0mX, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5925:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5925[0m | module [1;35msky130_fd_sc_hd__o21ai_0[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5944:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5944[0m | module [1;35msky130_fd_sc_hd__o21ai_1[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5963:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5963[0m | module [1;35msky130_fd_sc_hd__o21ai_2[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m5982:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m5982[0m | module [1;35msky130_fd_sc_hd__o21ai_4[0m[1m([0mY, A1, A2, B1, VPWR, VGND, VPB, VNB[1m)[0m;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6001:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6001[0m | module [1;35msky130_fd_sc_hd__o21ba_1[0m[1m([0mX, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6020:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6020[0m | module [1;35msky130_fd_sc_hd__o21ba_2[0m[1m([0mX, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6039:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6039[0m | module [1;35msky130_fd_sc_hd__o21ba_4[0m[1m([0mX, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m;  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6058:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6058[0m | module [1;35msky130_fd_sc_hd__o21bai_1[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6077:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6077[0m | module [1;35msky130_fd_sc_hd__o21bai_2[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6096:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6096[0m | module [1;35msky130_fd_sc_hd__o21bai_4[0m[1m([0mY, A1, A2, B1_N, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6115:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6115[0m | module [1;35msky130_fd_sc_hd__o221a_1[0m[1m([0mX, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6138:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6138[0m | module [1;35msky130_fd_sc_hd__o221a_2[0m[1m([0mX, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6161:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6161[0m | module [1;35msky130_fd_sc_hd__o221a_4[0m[1m([0mX, A1, A2, B1, B2, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6184:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6184[0m | module [1;35msky130_fd_sc_hd__o221ai_1[0m[1m([0mY, A1, A2, B1, B2, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6207:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6207[0m | module [1;35msky130_fd_sc_hd__o221ai_2[0m[1m([0mY, A1, A2, B1, B2, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6230:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6230[0m | module [1;35msky130_fd_sc_hd__o221ai_4[0m[1m([0mY, A1, A2, B1, B2, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6253:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[1;36m6253[0m | module [1;35msky130_fd_sc_hd__o22a_1[0m[1m([0mX, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:05[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6274:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6274[0m | module [1;35msky130_fd_sc_hd__o22a_2[0m[1m([0mX, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6295:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6295[0m | module [1;35msky130_fd_sc_hd__o22a_4[0m[1m([0mX, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6316:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6316[0m | module [1;35msky130_fd_sc_hd__o22ai_1[0m[1m([0mY, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6337:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6337[0m | module [1;35msky130_fd_sc_hd__o22ai_2[0m[1m([0mY, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6358:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6358[0m | module [1;35msky130_fd_sc_hd__o22ai_4[0m[1m([0mY, A1, A2, B1, B2, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6379:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6379[0m | module [1;35msky130_fd_sc_hd__o2bb2a_1[0m[1m([0mX, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6400:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6400[0m | module [1;35msky130_fd_sc_hd__o2bb2a_2[0m[1m([0mX, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6421:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6421[0m | module [1;35msky130_fd_sc_hd__o2bb2a_4[0m[1m([0mX, A1_N, A2_N, B1, B2, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6442:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6442[0m | module [1;35msky130_fd_sc_hd__o2bb2ai_1[0m[1m([0mY, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6463:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6463[0m | module [1;35msky130_fd_sc_hd__o2bb2ai_2[0m[1m([0mY, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6484:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6484[0m | module [1;35msky130_fd_sc_hd__o2bb2ai_4[0m[1m([0mY, A1_N, A2_N, B1, B2, VPWR, VGND, VPB,
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6505:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6505[0m | module [1;35msky130_fd_sc_hd__o311a_1[0m[1m([0mX, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6528:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6528[0m | module [1;35msky130_fd_sc_hd__o311a_2[0m[1m([0mX, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6551:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6551[0m | module [1;35msky130_fd_sc_hd__o311a_4[0m[1m([0mX, A1, A2, A3, B1, C1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6574:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6574[0m | module [1;35msky130_fd_sc_hd__o311ai_0[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6597:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6597[0m | module [1;35msky130_fd_sc_hd__o311ai_1[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6620:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6620[0m | module [1;35msky130_fd_sc_hd__o311ai_2[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6643:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6643[0m | module [1;35msky130_fd_sc_hd__o311ai_4[0m[1m([0mY, A1, A2, A3, B1, C1, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6666:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6666[0m | module [1;35msky130_fd_sc_hd__o31a_1[0m[1m([0mX, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6687:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6687[0m | module [1;35msky130_fd_sc_hd__o31a_2[0m[1m([0mX, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6708:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6708[0m | module [1;35msky130_fd_sc_hd__o31a_4[0m[1m([0mX, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m; 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6729:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6729[0m | module [1;35msky130_fd_sc_hd__o31ai_1[0m[1m([0mY, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6750:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6750[0m | module [1;35msky130_fd_sc_hd__o31ai_2[0m[1m([0mY, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6771:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6771[0m | module [1;35msky130_fd_sc_hd__o31ai_4[0m[1m([0mY, A1, A2, A3, B1, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6792:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6792[0m | module [1;35msky130_fd_sc_hd__o32a_1[0m[1m([0mX, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6815:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6815[0m | module [1;35msky130_fd_sc_hd__o32a_2[0m[1m([0mX, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6838:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6838[0m | module [1;35msky130_fd_sc_hd__o32a_4[0m[1m([0mX, A1, A2, A3, B1, B2, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6861:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6861[0m | module [1;35msky130_fd_sc_hd__o32ai_1[0m[1m([0mY, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6884:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6884[0m | module [1;35msky130_fd_sc_hd__o32ai_2[0m[1m([0mY, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6907:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6907[0m | module [1;35msky130_fd_sc_hd__o32ai_4[0m[1m([0mY, A1, A2, A3, B1, B2, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6930:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6930[0m | module [1;35msky130_fd_sc_hd__o41a_1[0m[1m([0mX, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6953:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6953[0m | module [1;35msky130_fd_sc_hd__o41a_2[0m[1m([0mX, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6976:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6976[0m | module [1;35msky130_fd_sc_hd__o41a_4[0m[1m([0mX, A1, A2, A3, A4, B1, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m6999:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m6999[0m | module [1;35msky130_fd_sc_hd__o41ai_1[0m[1m([0mY, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7022:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7022[0m | module [1;35msky130_fd_sc_hd__o41ai_2[0m[1m([0mY, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7045:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7045[0m | module [1;35msky130_fd_sc_hd__o41ai_4[0m[1m([0mY, A1, A2, A3, A4, B1, VPWR, VGND, VPB,  
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7068:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7068[0m | module [1;35msky130_fd_sc_hd__or2_0[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7085:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7085[0m | module [1;35msky130_fd_sc_hd__or2_1[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7102:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7102[0m | module [1;35msky130_fd_sc_hd__or2_2[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7119:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7119[0m | module [1;35msky130_fd_sc_hd__or2_4[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7136:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7136[0m | module [1;35msky130_fd_sc_hd__or2b_1[0m[1m([0mX, A, B_N, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7153:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7153[0m | module [1;35msky130_fd_sc_hd__or2b_2[0m[1m([0mX, A, B_N, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7170:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7170[0m | module [1;35msky130_fd_sc_hd__or2b_4[0m[1m([0mX, A, B_N, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7187:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7187[0m | module [1;35msky130_fd_sc_hd__or3_1[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7206:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7206[0m | module [1;35msky130_fd_sc_hd__or3_2[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7225:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7225[0m | module [1;35msky130_fd_sc_hd__or3_4[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7244:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7244[0m | module [1;35msky130_fd_sc_hd__or3b_1[0m[1m([0mX, A, B, C_N, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7263:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7263[0m | module [1;35msky130_fd_sc_hd__or3b_2[0m[1m([0mX, A, B, C_N, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7282:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7282[0m | module [1;35msky130_fd_sc_hd__or3b_4[0m[1m([0mX, A, B, C_N, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7301:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7301[0m | module [1;35msky130_fd_sc_hd__or4_1[0m[1m([0mX, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7322:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7322[0m | module [1;35msky130_fd_sc_hd__or4_2[0m[1m([0mX, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7343:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7343[0m | module [1;35msky130_fd_sc_hd__or4_4[0m[1m([0mX, A, B, C, D, VPWR, VGND, VPB, VNB[1m)[0m;      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7364:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7364[0m | module [1;35msky130_fd_sc_hd__or4b_1[0m[1m([0mX, A, B, C, D_N, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7385:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7385[0m | module [1;35msky130_fd_sc_hd__or4b_2[0m[1m([0mX, A, B, C, D_N, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7406:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7406[0m | module [1;35msky130_fd_sc_hd__or4b_4[0m[1m([0mX, A, B, C, D_N, VPWR, VGND, VPB, VNB[1m)[0m;   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7427:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7427[0m | module [1;35msky130_fd_sc_hd__or4bb_1[0m[1m([0mX, A, B, C_N, D_N, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7448:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7448[0m | module [1;35msky130_fd_sc_hd__or4bb_2[0m[1m([0mX, A, B, C_N, D_N, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7469:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7469[0m | module [1;35msky130_fd_sc_hd__or4bb_4[0m[1m([0mX, A, B, C_N, D_N, VPWR, VGND, VPB, VNB[1m)[0m;
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7490:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7490[0m | module [1;35msky130_fd_sc_hd__probe_p_8[0m[1m([0mX, A, VGND, VNB, VPB, VPWR[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7505:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7505[0m | module [1;35msky130_fd_sc_hd__probec_p_8[0m[1m([0mX, A, VGND, VNB, VPB, VPWR[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7520:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7520[0m | module [1;35msky130_fd_sc_hd__sdfbbn_1[0m[1m([0mQ, Q_N, D, SCD, SCE, CLK_N, SET_B,      
RESET_B, VPWR, VGND, VPB, VNB[1m)[0m;                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7547:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7547[0m | module [1;35msky130_fd_sc_hd__sdfbbn_2[0m[1m([0mQ, Q_N, D, SCD, SCE, CLK_N, SET_B,      
RESET_B, VPWR, VGND, VPB, VNB[1m)[0m;                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7574:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7574[0m | module [1;35msky130_fd_sc_hd__sdfbbp_1[0m[1m([0mQ, Q_N, D, SCD, SCE, CLK, SET_B,        
RESET_B, VPWR, VGND, VPB, VNB[1m)[0m;                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7601:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7601[0m | module [1;35msky130_fd_sc_hd__sdfrbp_1[0m[1m([0mQ, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR,
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7626:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7626[0m | module [1;35msky130_fd_sc_hd__sdfrbp_2[0m[1m([0mQ, Q_N, CLK, D, SCD, SCE, RESET_B, VPWR,
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7651:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7651[0m | module [1;35msky130_fd_sc_hd__sdfrtn_1[0m[1m([0mQ, CLK_N, D, SCD, SCE, RESET_B, VPWR,   
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7674:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7674[0m | module [1;35msky130_fd_sc_hd__sdfrtp_1[0m[1m([0mQ, CLK, D, SCD, SCE, RESET_B, VPWR,     
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7697:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7697[0m | module [1;35msky130_fd_sc_hd__sdfrtp_2[0m[1m([0mQ, CLK, D, SCD, SCE, RESET_B, VPWR,     
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7720:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7720[0m | module [1;35msky130_fd_sc_hd__sdfrtp_4[0m[1m([0mQ, CLK, D, SCD, SCE, RESET_B, VPWR,     
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7743:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7743[0m | module [1;35msky130_fd_sc_hd__sdfsbp_1[0m[1m([0mQ, Q_N, CLK, D, SCD, SCE, SET_B, VPWR,  
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7768:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7768[0m | module [1;35msky130_fd_sc_hd__sdfsbp_2[0m[1m([0mQ, Q_N, CLK, D, SCD, SCE, SET_B, VPWR,  
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7793:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7793[0m | module [1;35msky130_fd_sc_hd__sdfstp_1[0m[1m([0mQ, CLK, D, SCD, SCE, SET_B, VPWR, VGND, 
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7816:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7816[0m | module [1;35msky130_fd_sc_hd__sdfstp_2[0m[1m([0mQ, CLK, D, SCD, SCE, SET_B, VPWR, VGND, 
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7839:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7839[0m | module [1;35msky130_fd_sc_hd__sdfstp_4[0m[1m([0mQ, CLK, D, SCD, SCE, SET_B, VPWR, VGND, 
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7862:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7862[0m | module [1;35msky130_fd_sc_hd__sdfxbp_1[0m[1m([0mQ, Q_N, CLK, D, SCD, SCE, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7885:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7885[0m | module [1;35msky130_fd_sc_hd__sdfxbp_2[0m[1m([0mQ, Q_N, CLK, D, SCD, SCE, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7908:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7908[0m | module [1;35msky130_fd_sc_hd__sdfxtp_1[0m[1m([0mQ, CLK, D, SCD, SCE, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7929:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7929[0m | module [1;35msky130_fd_sc_hd__sdfxtp_2[0m[1m([0mQ, CLK, D, SCD, SCE, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7950:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7950[0m | module [1;35msky130_fd_sc_hd__sdfxtp_4[0m[1m([0mQ, CLK, D, SCD, SCE, VPWR, VGND, VPB,   
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7971:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7971[0m | module [1;35msky130_fd_sc_hd__sdlclkp_1[0m[1m([0mGCLK, SCE, GATE, CLK, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m7990:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m7990[0m | module [1;35msky130_fd_sc_hd__sdlclkp_2[0m[1m([0mGCLK, SCE, GATE, CLK, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8009:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8009[0m | module [1;35msky130_fd_sc_hd__sdlclkp_4[0m[1m([0mGCLK, SCE, GATE, CLK, VPWR, VGND, VPB, 
VNB[1m)[0m;                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8028:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8028[0m | module [1;35msky130_fd_sc_hd__sedfxbp_1[0m[1m([0mQ, Q_N, CLK, D, DE, SCD, SCE, VPWR,    
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8053:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8053[0m | module [1;35msky130_fd_sc_hd__sedfxbp_2[0m[1m([0mQ, Q_N, CLK, D, DE, SCD, SCE, VPWR,    
VGND, VPB, VNB[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8078:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8078[0m | module [1;35msky130_fd_sc_hd__sedfxtp_1[0m[1m([0mQ, CLK, D, DE, SCD, SCE, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8101:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8101[0m | module [1;35msky130_fd_sc_hd__sedfxtp_2[0m[1m([0mQ, CLK, D, DE, SCD, SCE, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8124:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8124[0m | module [1;35msky130_fd_sc_hd__sedfxtp_4[0m[1m([0mQ, CLK, D, DE, SCD, SCE, VPWR, VGND,   
VPB, VNB[1m)[0m;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8147:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8147[0m | module [1;35msky130_fd_sc_hd__tap_1[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8158:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8158[0m | module [1;35msky130_fd_sc_hd__tap_2[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8169:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8169[0m | module [1;35msky130_fd_sc_hd__tapvgnd2_1[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8180:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8180[0m | module [1;35msky130_fd_sc_hd__tapvgnd_1[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8191:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8191[0m | module [1;35msky130_fd_sc_hd__tapvpwrvgnd_1[0m[1m([0mVPWR, VGND, VPB, VNB[1m)[0m;             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8202:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8202[0m | module [1;35msky130_fd_sc_hd__xnor2_1[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8219:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8219[0m | module [1;35msky130_fd_sc_hd__xnor2_2[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8236:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m8236[0m | module [1;35msky130_fd_sc_hd__xnor2_4[0m[1m([0mY, A, B, VPWR, VGND, VPB, VNB[1m)[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:06[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8253:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8253[0m | module [1;35msky130_fd_sc_hd__xnor3_1[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8272:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8272[0m | module [1;35msky130_fd_sc_hd__xnor3_2[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8291:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8291[0m | module [1;35msky130_fd_sc_hd__xnor3_4[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~~                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8310:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8310[0m | module [1;35msky130_fd_sc_hd__xor2_1[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8327:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8327[0m | module [1;35msky130_fd_sc_hd__xor2_2[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8344:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8344[0m | module [1;35msky130_fd_sc_hd__xor2_4[0m[1m([0mX, A, B, VPWR, VGND, VPB, VNB[1m)[0m;           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8361:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8361[0m | module [1;35msky130_fd_sc_hd__xor3_1[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8380:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8380[0m | module [1;35msky130_fd_sc_hd__xor3_2[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m:[1;92m8399:8[0m: Timescale missing on this      
module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8399[0m | module [1;35msky130_fd_sc_hd__xor3_4[0m[1m([0mX, A, B, C, VPWR, VGND, VPB, VNB[1m)[0m;        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mCompressor32.v[0m:[1;92m2:8[0m:       
Timescale missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m       
[1;92m3.14.2.3[0m[1m)[0m                                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m2[0m | module Compressor32 #[1m([0m                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mCompressor42.v[0m:[1;92m2:8[0m:       
Timescale missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m       
[1;92m3.14.2.3[0m[1m)[0m                                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m2[0m | module Compressor42 #[1m([0m                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mDotProductEngine.v[0m:[1;92m1:8[0m:   
Timescale missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m       
[1;92m3.14.2.3[0m[1m)[0m                                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m1[0m | module DotProductEngine #[1m([0m                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mEACAdder.v[0m:[1;92m2:8[0m: Timescale 
missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m2[0m | module EACAdder #[1m([0m                                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mFullAdder.v[0m:[1;92m2:8[0m: Timescale
missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m2[0m | module [1;35mFullAdder[0m[1m([0m                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mLeadingOneDetector_Top.v[0m:[1;92m2[0m
[1;92m:8[0m: Timescale missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m   
[1;92m3.14.2.3[0m[1m)[0m                                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m2[0m | module LeadingOneDetector_Top #[1m([0m                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~~~~~~~~                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m1:8[0m: Timescale
missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m [1;92m3.14.2.3[0m[1m)[0m       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m1[0m | module MAC32_top #[1m([0m                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-TIMESCALEMOD:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m:[1;92m2:8[0m:     
Timescale missing on this module as other modules have it [1m([0mIEEE [1;36m1800[0m-[1;36m2017[0m       
[1;92m3.14.2.3[0m[1m)[0m                                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m2[0m | module MSBIncrementer #[1m([0m                                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m3:8[0m: [33m...[0m
Location of module with timescale                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m3[0m | module MatrixMulEngine #[1m([0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|        ^~~~~~~~~~~~~~~                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHTRUNC:                                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m101:34[0m: Operator
ASSIGN expects [1;36m24[0m bits on the Assign RHS, but Assign RHS's REPLICATE generates  
[1;36m25[0m bits.                                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m101[0m |                 Mant_result_norm = [1m{[0m[1;36m1[0m'b0, Rs_Mant_i[1m[[0m[1;36m3[0m*PARM_MANT + [1;36m6[0m :     
[1;36m2[0m*PARM_MANT + [1;36m6[0m[1m][0m[1m}[0m;                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                  ^                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m116:35[0m: Operator
ASSIGN expects [1;36m24[0m bits on the Assign RHS, but Assign RHS's SEL generates [1;36m23[0m     
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m116[0m |                 Mant_result_norm  = Mant_norm_i [1m[[0m[1;36m3[0m*PARM_MANT + [1;36m2[0m :        
[1;36m2[0m*PARM_MANT + [1;36m3[0m[1m][0m;                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                   ^                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m175:68[0m: Operator
ADD expects [1;36m25[0m bits on the RHS, but RHS's VARREF [32m'Mant_roundup'[0m generates [1;36m1[0m     
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m175[0m |     wire [1m[[0mPARM_MANT + [1;36m1[0m : [1;36m0[0m[1m][0m Mant_upper_rounded = Mant_result_norm +      
Mant_roundup;                                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                                    ^          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m188:40[0m: Operator
ADD expects [1;36m8[0m bits on the RHS, but RHS's VARREF [32m'Mant_renormalize'[0m generates [1;36m1[0m  
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m188[0m |         Exp_result_o = Exp_result_norm + Mant_renormalize;                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                        ^                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mR4Booth.v[0m:[1;92m62:46[0m: Operator 
ASSIGN expects [1;36m25[0m bits on the Assign RHS, but Assign RHS's VARREF [32m'MantA_i'[0m     
generates [1;36m24[0m bits.                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.R4Booth'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m62[0m |             [1;35mif[0m[1m([0mmul1x[1m[[0midx[1m][0m[1m)[0m booth_PP_tmp[1m[[0midx[1m][0m = MantA_i;                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                              ^                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mR4Booth.v[0m:[1;92m63:61[0m: Operator 
SHIFTL expects [1;36m25[0m bits on the LHS, but LHS's VARREF [32m'MantA_i'[0m generates [1;36m24[0m bits.
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.R4Booth'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m63[0m |             else [1;35mif[0m[1m([0mmul2x[1m[[0midx[1m][0m[1m)[0m booth_PP_tmp[1m[[0midx[1m][0m = MantA_i << [1;36m1[0m;          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                             ^~                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mPreNormalizer.v[0m:[1;92m33:43[0m:    
Operator COND expects [1;36m32[0m or [1;36m10[0m bits on the Conditional [3;92mTrue[0m, but Conditional    
[3;92mTrue[0m's VARREF [32m'A_Exp_i'[0m generates [1;36m8[0m bits.                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'[0m      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m33[0m |     assign Exp_aligned_o = [1m([0mExp_mv_sign_i[1m)[0m? A_Exp_i : [1m([0mB_Exp_i + C_Exp_i - 
PARM_BIAS + [1;36m27[0m[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                           ^                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mPreNormalizer.v[0m:[1;92m33:64[0m:    
Operator ADD expects [1;36m32[0m or [1;36m10[0m bits on the LHS, but LHS's VARREF [32m'B_Exp_i'[0m       
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'[0m      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m33[0m |     assign Exp_aligned_o = [1m([0mExp_mv_sign_i[1m)[0m? A_Exp_i : [1m([0mB_Exp_i + C_Exp_i - 
PARM_BIAS + [1;36m27[0m[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                                ^              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mPreNormalizer.v[0m:[1;92m33:64[0m:    
Operator ADD expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'C_Exp_i'[0m       
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'[0m      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m33[0m |     assign Exp_aligned_o = [1m([0mExp_mv_sign_i[1m)[0m? A_Exp_i : [1m([0mB_Exp_i + C_Exp_i - 
PARM_BIAS + [1;36m27[0m[1m)[0m;                                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                                ^              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mPreNormalizer.v[0m:[1;92m38:42[0m:    
Operator SHIFTL expects [1;36m75[0m bits on the LHS, but LHS's VARREF [32m'A_Mant_i'[0m         
generates [1;36m24[0m bits.                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.PreNormalizer'[0m      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m38[0m |             A_Mant_aligned_o = [1m([0mA_Mant_i << [1;36m50[0m[1m)[0m;                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                          ^~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mNormalizer.v[0m:[1;92m28:22[0m:       
Operator ASSIGN expects [1;36m9[0m bits on the Assign RHS, but Assign RHS's VARREF       
[32m'Shift_num'[0m generates [1;36m7[0m bits.                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'[0m         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m28[0m |             norm_amt = Shift_num;                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                      ^                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mNormalizer.v[0m:[1;92m27:23[0m:       
Operator GT expects [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'Shift_num'[0m generates [1;36m7[0m
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'[0m         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m27[0m |         else [1;35mif[0m[1m([0mExp_i > Shift_num[1m)[0m                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                       ^                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mNormalizer.v[0m:[1;92m40:32[0m:       
Operator SUB expects [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'Shift_num'[0m generates 
[1;36m7[0m bits.                                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'[0m         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m40[0m |             Exp_norm_o = Exp_i - Shift_num;                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                ^                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mNormalizer.v[0m:[1;92m39:23[0m:       
Operator GT expects [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'Shift_num'[0m generates [1;36m7[0m
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'[0m         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m39[0m |         else [1;35mif[0m[1m([0mExp_i > Shift_num[1m)[0m                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                       ^                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mNormalizer.v[0m:[1;92m45:36[0m:       
Operator SUB expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'Shift_num'[0m     
generates [1;36m7[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Normalizer'[0m         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m45[0m |     assign Exp_norm_mone_o = Exp_i - Shift_num - [1;36m1[0m;                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                    ^                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m:[1;92m15:52[0m:   
Operator COND expects [1;36m32[0m or [1;36m28[0m bits on the Conditional [3;91mFalse[0m, but Conditional   
[3;91mFalse[0m's VARREF [32m'A_Mant_aligned_high_i'[0m generates [1;36m27[0m bits.                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'[0m     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m15[0m |     assign [1m{[0mhigh_carry, high_sum_o[1m}[0m = [1m([0mlow_carry_i[1m)[0m? A_Mant_aligned_high_i 
+ [1;36m1[0m : A_Mant_aligned_high_i;                                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                    ^                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m:[1;92m16:66[0m:   
Operator NOT expects [1;36m32[0m or [1;36m28[0m bits on the LHS, but LHS's VARREF                 
[32m'A_Mant_aligned_high_i'[0m generates [1;36m27[0m bits.                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'[0m     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m16[0m |     assign [1m{[0mhigh_carry_inv, high_sum_inv_o[1m}[0m = [1m([0mlow_carry_inv_i[1m)[0m?           
~A_Mant_aligned_high_i : ~A_Mant_aligned_high_i - [1;36m1[0m;                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                                  ^            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m:[1;92m16:91[0m:   
Operator NOT expects [1;36m32[0m or [1;36m28[0m bits on the LHS, but LHS's VARREF                 
[32m'A_Mant_aligned_high_i'[0m generates [1;36m27[0m bits.                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'[0m     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m16[0m |     assign [1m{[0mhigh_carry_inv, high_sum_inv_o[1m}[0m = [1m([0mlow_carry_inv_i[1m)[0m?           
~A_Mant_aligned_high_i : ~A_Mant_aligned_high_i - [1;36m1[0m;                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                                               
^                                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mEACAdder.v[0m:[1;92m18:53[0m: Operator
ADD expects [1;36m49[0m bits on the LHS, but LHS's CONST [32m'2'[0mh2' generates [1;36m2[0m bits.        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.EACAdder'[0m           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m18[0m |     assign [1m{[0mlow_carry_inv_o, low_sum_inv_o[1m}[0m = [1;36m2[0m'b10 + [1m{[0m[1;36m1[0m'b1, ~CSA_sum_i[1m}[0m + 
[1m{[0m~Carry_postcor_i, ~CSA_carry_i[1m[[0m[1;36m2[0m*PARM_MANT : [1;36m0[0m[1m][0m, ~end_round_carry[1m}[0m;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                     ^                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m138:41[0m:       
Operator SUB expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'A_Exp'[0m         
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m138[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv = [1;36m27[0m - A_Exp + B_Exp + C_Exp -         
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                         ^                                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m138:49[0m:       
Operator ADD expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'B_Exp'[0m         
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m138[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv = [1;36m27[0m - A_Exp + B_Exp + C_Exp -         
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                 ^                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m138:57[0m:       
Operator ADD expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'C_Exp'[0m         
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m138[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv = [1;36m27[0m - A_Exp + B_Exp + C_Exp -         
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                         ^                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m139:46[0m:       
Operator ADD expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'A_Exp'[0m         
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m139[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv_neg = [1;36m-27[0m + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                              ^                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m139:54[0m:       
Operator SUB expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'B_Exp'[0m         
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m139[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv_neg = [1;36m-27[0m + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                      ^                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m139:62[0m:       
Operator SUB expects [1;36m32[0m or [1;36m10[0m bits on the RHS, but RHS's VARREF [32m'C_Exp'[0m         
generates [1;36m8[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m139[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv_neg = [1;36m-27[0m + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                              ^                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m246:90[0m:       
Operator SUB expects [1;36m27[0m bits on the RHS, but RHS's VARREF [32m'bc_not_strange'[0m      
generates [1;36m1[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m246[0m |     wire [1m[[0m[1;36m3[0m*PARM_MANT + [1;36m4[0m : [1;36m0[0m[1m][0m sub_minus =                                
[1m{[0m[1m{[0mA_Mant_aligned_high[1m[[0mPARM_MANT+[1;36m2[0m : [1;36m0[0m[1m][0m, [1;36m1[0m'b0[1m}[0m - bc_not_strange, [1;36m47[0m'd0[1m}[0m;         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                                               
^                                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m44:54[0m:  
Operator ADD expects [1;36m7[0m bits on the RHS, but RHS's VARREF [32m'dpe_patch_addr'[0m       
generates [1;36m4[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m44[0m |     wire [1m[[0mADDR_A_BITS-[1;92m1:0[0m[1m][0m a_index = row_idx * K_val + dpe_patch_addr;     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                      ^                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m45:62[0m:  
Operator ADD expects [1;36m7[0m bits on the RHS, but RHS's VARREF [32m'col_idx'[0m generates [1;36m4[0m  
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m45[0m |     wire [1m[[0mADDR_B_BITS-[1;92m1:0[0m[1m][0m b_index = dpe_filter_addr * N_val + col_idx;    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                              ^                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m46:54[0m:  
Operator ADD expects [1;36m7[0m bits on the RHS, but RHS's VARREF [32m'col_idx'[0m generates [1;36m4[0m  
bits.                                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m46[0m |     wire [1m[[0mADDR_C_BITS-[1;92m1:0[0m[1m][0m c_index = row_idx * N_val + col_idx;            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                                      ^                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHTRUNC:                                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m48:39[0m:  
Operator ASSIGNW expects [1;36m4[0m bits on the Assign RHS, but Assign RHS's VARREF      
[32m'K_val'[0m generates [1;36m5[0m bits.                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m48[0m |     wire [1m[[0mADDR_WIDTH-[1;92m1:0[0m[1m][0m vec_len_ext = K_val;                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                       ^                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m100:42[0m: 
Operator LT expects [1;36m32[0m or [1;36m5[0m bits on the LHS, but LHS's VARREF [32m'row_idx'[0m         
generates [1;36m4[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m100[0m |                     end else if [1m([0mrow_idx < M_val - [1;36m1[0m[1m)[0m begin               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                          ^                                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHEXPAND:                                                           
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m96:33[0m:  
Operator LT expects [1;36m32[0m or [1;36m5[0m bits on the LHS, but LHS's VARREF [32m'col_idx'[0m         
generates [1;36m4[0m bits.                                                               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m96[0m |                     if [1m([0mcol_idx < N_val - [1;36m1[0m[1m)[0m begin                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                 ^                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHTRUNC:                                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_loader.v[0m:[1;92m100:37[0m
: Bit extraction of array[1m[[0m[1;92m99:0[0m[1m][0m requires [1;36m7[0m bit index, not [1;36m16[0m bits.              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_loader'[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m100[0m |                             matrix_A[1m[[0mload_count[1m][0m <= rx_data;              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                     ^                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-WIDTHTRUNC:                                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_loader.v[0m:[1;92m102:37[0m
: Bit extraction of array[1m[[0m[1;92m99:0[0m[1m][0m requires [1;36m7[0m bit index, not [1;36m16[0m bits.              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_loader'[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m102[0m |                             matrix_B[1m[[0mload_count[1m][0m <= rx_data;              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                     ^                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_sender.v[0m:[1;92m24:17[0m:
Signal is not used: [32m'rx_data'[0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_sender'[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m24[0m |     wire [1m[[0m[1;92m31:0[0m[1m][0m rx_data;                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                 ^~~~~~~                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_sender.v[0m:[1;92m25:17[0m:
Signal is not used: [32m'rx_valid'[0m                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_sender'[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m25[0m |     wire        rx_valid;                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                 ^~~~~~~~                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_loader.v[0m:[1;92m26:16[0m:
Signal is not used: [32m'rx_data_d'[0m                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_loader'[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m26[0m |     reg [1m[[0m[1;92m31:0[0m[1m][0m rx_data_d;                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                ^~~~~~~~~                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_loader.v[0m:[1;92m32:17[0m:
Signal is not used: [32m'tx_ready'[0m                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_loader'[0m                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m32[0m |     wire        tx_ready;                                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                 ^~~~~~~~                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m34:13[0m:  
Signal is not driven, nor used: [32m'i'[0m                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul'[0m                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m34[0m |     integer i;                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|             ^                                                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_slave.v[0m:[1;92m13:23[0m: Signal 
is not used: [32m'rx_ready'[0m                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_sender.spi_inst'[0m                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m13[0m |     input  wire       rx_ready,                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                       ^~~~~~~~                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_slave.v[0m:[1;92m24:9[0m: Signal  
is not used: [32m'captured'[0m                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_sender.spi_inst'[0m                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m24[0m |     reg captured;                                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|         ^~~~~~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_slave.v[0m:[1;92m27:10[0m: Signal 
is not used: [32m'sclk_falling'[0m                                                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.spi_sender.spi_inst'[0m                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m27[0m |     wire sclk_falling = [1m([0msclk == [1;36m1[0m'b0 && sclk_prev == [1;36m1[0m'b1[1m)[0m;               
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|          ^~~~~~~~~~~~                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m139:29[0m: Signal
is not used: [32m'Exp_mv_neg'[0m                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m139[0m |     wire [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_mv_neg = [1;36m-27[0m + A_Exp - B_Exp - C_Exp +    
PARM_BIAS;                                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                             ^~~~~~~~~~                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m:[1;92m232:30[0m: Bits  
of signal are not used: [32m'high_sum_inv'[0m[1m[[0m[1;36m26[0m[1m][0m                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac'[0m                    
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m232[0m |     wire [1m[[0mPARM_MANT + [1;36m3[0m : [1;36m0[0m[1m][0m high_sum_inv;                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                              ^~~~~~~~~~~~                                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mEACAdder.v[0m:[1;92m6:33[0m: Bits of  
signal are not used: [32m'CSA_carry_i'[0m[1m[[0m[1;36m47[0m[1m][0m                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.EACAdder'[0m           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m6[0m |     input [1m[[0m[1;36m2[0m*PARM_MANT + [1;36m1[0m : [1;36m0[0m[1m][0m CSA_carry_i,                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                 ^~~~~~~~~~~                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mLeadingOneDetector_Top.v[0m:[1;92m6[0m
[1;92m:28[0m: Bits of signal are not used: [32m'data_i'[0m[1m[[0m[1;36m73[0m[1m][0m                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.LeadingOneDetector'[0m 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m6[0m |     input  [1m[[0mX_LEN - [1;36m1[0m : [1;36m0[0m[1m][0m data_i,                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                            ^~~~~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m:[1;92m12:10[0m:   
Signal is not used: [32m'high_carry'[0m                                                
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'[0m     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m12[0m |     wire high_carry;                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|          ^~~~~~~~~~                                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m:[1;92m13:10[0m:   
Signal is not used: [32m'high_carry_inv'[0m                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.MSBIncrementer'[0m     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m13[0m |     wire high_carry_inv;                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|          ^~~~~~~~~~~~~~                                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m13:11[0m: Signal is
not used: [32m'Sub_Sign_i'[0m                                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m13[0m |     input Sub_Sign_i,                                                      
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|           ^~~~~~~~~~                                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m20:11[0m: Signal is
not used: [32m'A_DeN_i'[0m                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m20[0m |     input A_DeN_i,                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m24:11[0m: Signal is
not used: [32m'A_Zero_i'[0m                                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m24[0m |     input A_Zero_i,                                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|           ^~~~~~~~                                                            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m27:11[0m: Signal is
not used: [32m'A_NaN_i'[0m                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m27[0m |     input A_NaN_i,                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m28:11[0m: Signal is
not used: [32m'B_NaN_i'[0m                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m28[0m |     input B_NaN_i,                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m29:11[0m: Signal is
not used: [32m'C_NaN_i'[0m                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m29[0m |     input C_NaN_i,                                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|           ^~~~~~~                                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m36:30[0m: Bits of  
signal are not used: [32m'Exp_norm_mone_i'[0m[1m[[0m[1;92m9:8[0m[1m][0m                                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m36[0m |     input [1m[[0mPARM_EXP + [1;36m1[0m : [1;36m0[0m[1m][0m Exp_norm_mone_i,                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                              ^~~~~~~~~~~~~~~                                  
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mRounder.v[0m:[1;92m38:33[0m: Bits of  
signal are not used: [32m'Rs_Mant_i'[0m[1m[[0m[1;92m1:0[0m[1m][0m                                           
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.Rounder'[0m            
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m38[0m |     input [1m[[0m[1;36m3[0m*PARM_MANT + [1;36m6[0m : [1;36m0[0m[1m][0m Rs_Mant_i,                                 
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                                 ^~~~~~~~~                                     
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mSpecialCaseDetector.v[0m:[1;92m8:31[0m
: Bits of signal are not used: [32m'A_i'[0m[1m[[0m[1;36m31[0m[1m][0m                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.SpecialCaseDetector'[0m
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m8[0m |     input [1m[[0mPARM_XLEN - [1;36m1[0m : [1;36m0[0m[1m][0m A_i,                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                               ^~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mSpecialCaseDetector.v[0m:[1;92m9:31[0m
: Bits of signal are not used: [32m'B_i'[0m[1m[[0m[1;36m31[0m[1m][0m                                        
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.SpecialCaseDetector'[0m
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m9[0m |     input [1m[[0mPARM_XLEN - [1;36m1[0m : [1;36m0[0m[1m][0m B_i,                                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                               ^~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-UNUSEDSIGNAL:                                                          
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mSpecialCaseDetector.v[0m:[1;92m10:3[0m
[1;92m1[0m: Bits of signal are not used: [32m'C_i'[0m[1m[[0m[1;36m31[0m[1m][0m                                       
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K: [33m...[0m note: In instance [32m'MatrixMul_top.m_mul.dpe_inst.u_mac.SpecialCaseDetector'[0m
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m10[0m |     input [1m[[0mPARM_XLEN - [1;36m1[0m : [1;36m0[0m[1m][0m C_i,                                         
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|                               ^~~                                             
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-CASEINCOMPLETE:                                                        
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;92m76:13[0m:  
Case values incompletely covered [1m([0mexample pattern [1;36m0x3[0m[1m)[0m                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m76[0m |             case [1m([0mstate[1m)[0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|             ^~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K%Warning-CASEINCOMPLETE:                                                        
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mspi_matrix_sender.v[0m:[1;92m68:13[0m:
Case values incompletely covered [1m([0mexample pattern [1;36m0x6[0m[1m)[0m                          
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[1;36m68[0m |             case [1m([0mstate[1m)[0m                                                   
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K|             ^~~~                                                              
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[92mâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [0mLint Timing Errors Checker[92m â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[0m
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0mVERBOSE  Running [32m'Checker.LintTimingConstructs'[0m at       ]8;id=344066;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=700120;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1122\[2m1122[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/02-checker-lintti[0m [2m            [0m
[2;36m           [0m         [32mmingconstructs'[0mâ€¦                                [2m            [0m
Classic - Stage 1 - Verilator Lint [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 0/78[0m [33m0:00:07[0m[2KClassic - Stage 2 - Lint Timing Error Checker [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 1/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0m[34mINFO    [0m Check for Lint Timing Errors clear.           ]8;id=551431;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/checker.py\[2mchecker.py[0m]8;;\[2m:[0m]8;id=401438;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/checker.py#404\[2m404[0m]8;;\
Classic - Stage 2 - Lint Timing Error Checker [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 1/78[0m [33m0:00:07[0m[2K[92mâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [0mLint Errors Checker[92m â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[0m
Classic - Stage 2 - Lint Timing Error Checker [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 1/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0mVERBOSE  Running [32m'Checker.LintErrors'[0m at                 ]8;id=164579;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=448609;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1122\[2m1122[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/03-checker-linter[0m [2m            [0m
[2;36m           [0m         [32mrors'[0mâ€¦                                          [2m            [0m
Classic - Stage 2 - Lint Timing Error Checker [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 1/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0m[34mINFO    [0m Check for Lint errors clear.                  ]8;id=561218;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/checker.py\[2mchecker.py[0m]8;;\[2m:[0m]8;id=939759;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/checker.py#132\[2m132[0m]8;;\
Classic - Stage 2 - Lint Timing Error Checker [90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 1/78[0m [33m0:00:07[0m[2KClassic - Stage 3 - Lint Errors Checker [91mâ•¸[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 2/78[0m [33m0:00:07[0m[2K[92mâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [0mLint Warnings Checker[92m â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[0m
Classic - Stage 3 - Lint Errors Checker [91mâ•¸[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 2/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0mVERBOSE  Running [32m'Checker.LintWarnings'[0m at               ]8;id=330515;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=222993;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1122\[2m1122[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/04-checker-lintwa[0m [2m            [0m
[2;36m           [0m         [32mrnings'[0mâ€¦                                        [2m            [0m
Classic - Stage 3 - Lint Errors Checker [91mâ•¸[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 2/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0m[31mWARNING [0m [1;36m512[0m[33m Lint warnings found.[0m                      ]8;id=117073;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/checker.py\[2mchecker.py[0m]8;;\[2m:[0m]8;id=755801;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/checker.py#123\[2m123[0m]8;;\
Classic - Stage 3 - Lint Errors Checker [91mâ•¸[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 2/78[0m [33m0:00:07[0m[2KClassic - Stage 4 - Lint Warnings Checker [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:07[0m[2K[92mâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ [0mGenerate JSON Header[92m â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[0m
Classic - Stage 4 - Lint Warnings Checker [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:07[0m[2K[2;36m[21:09:56][0m[2;36m [0mVERBOSE  Running [32m'Yosys.JsonHeader'[0m at                   ]8;id=432219;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=684250;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1122\[2m1122[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/05-yosys-jsonhead[0m [2m            [0m
[2;36m           [0m         [32mer'[0mâ€¦                                            [2m            [0m
Classic - Stage 4 - Lint Warnings Checker [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:07[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2K[2;36m[21:09:57][0m[2;36m [0mVERBOSE  Logging subprocess to                           ]8;id=143780;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=918373;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1318\[2m1318[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/05-yosys-jsonhead[0m [2m            [0m
[2;36m           [0m         [32mer/yosys-jsonheader.log'[0mâ€¦                       [2m            [0m
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:08[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K[35m/[0m[95m----------------------------------------------------------------------------[0m\  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K|  yosys -- Yosys Open SYnthesis Suite                                       |  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K|  Copyright [1m([0mC[1m)[0m [1;36m2012[0m - [1;36m2024[0m  Claire Xenia Wolf [1m<[0m[1;95mclaire[0m[39m@yosyshq.com[0m[1m>[0m         |  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K|  Distributed under an ISC-like license, type [32m"license"[0m to see terms        |  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K\----------------------------------------------------------------------------[35m/[0m  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KYosys [1;36m0.46[0m [1m([0mgit sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ [1;36m17.0[0m.[1;36m6[0m   
-fPIC -O3[1m)[0m                                                                      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KLoaded SDC plugin                                                               
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2K[1;36m1[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/t[0m
[35mmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/runs/RUN_2025-06-12_21-09-48/[0m
[35mtmp/[0m[95m89b2047d7fca452cb9d5ca3d3cdc1add.bb.v[0m' to AST representation.               
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:09[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KGenerating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m2[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mCompressor32.v[0m            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mCompressor32.v[0m' to AST   
representation.                                                                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\Compressor32'.                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m3[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mCompressor42.v[0m            
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mCompressor42.v[0m' to AST   
representation.                                                                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\Compressor42'.                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m4[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mDotProductEngine.v[0m        
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mDotProductEngine.v[0m' to   
AST representation.                                                             
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\DotProductEngine'.             
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m5[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mEACAdder.v[0m                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mEACAdder.v[0m' to AST       
representation.                                                                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\EACAdder'.                     
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m6[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mFullAdder.v[0m               
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mFullAdder.v[0m' to AST      
representation.                                                                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\FullAdder'.                    
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m7[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mLeadingOneDetector_Top.v[0m  
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mLeadingOneDetector_Top.v[0m'
to AST representation.                                                          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\LeadingOneDetector_Top'.       
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m8[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m               
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMAC32_top.v[0m' to AST      
representation.                                                                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\MAC32_top'.                    
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m9[0m. Executing Verilog-[1;36m2005[0m frontend:                                             
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m          
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KParsing SystemVerilog input from                                                
`[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMSBIncrementer.v[0m' to AST 
representation.                                                                 
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KStoring AST representation for module `$abstract\MSBIncrementer'.               
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KSuccessfully finished Verilog frontend.                                         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K                                                                                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[1;36m10[0m. Executing Verilog-[1;36m2005[0m frontend:                                            
[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m         
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_v1/rtl/[0m[95mMatrixMulEngine.v[0m:[1;36m24[0m:     
ERROR: syntax error, unexpected [32m'[0m[32m[[0m[32m'[0m, expecting [32m','[0m or [32m'='[0m or [32m'[0m[32m)[0m[32m'[0m                
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[2;36m[21:09:58][0m[2;36m [0m[1;31mERROR   [0m [31mSubprocess had a non-zero exit.[0m                 ]8;id=532252;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=725814;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1364\[2m1364[0m]8;;\
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[2;36m[21:09:58][0m[2;36m [0m[1;31mERROR   [0m [31mLast [0m[1;36m10[0m[31m [0m[1;35mline[0m[1;31m([0m[31ms[0m[1;31m)[0m[31m:[0m                                ]8;id=469196;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=55202;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1369\[2m1369[0m]8;;\
[2;36m           [0m         [31mStoring AST representation for module [0m          [2m            [0m
[2;36m           [0m         [31m`$abstract\MAC32_top'.[0m                          [2m            [0m
[2;36m           [0m         [31mSuccessfully finished Verilog frontend.[0m         [2m            [0m
[2;36m           [0m                                                         [2m            [0m
[2;36m           [0m         [1;36m9[0m[31m. Executing Verilog-[0m[1;36m2005[0m[31m frontend: [0m            [2m            [0m
[2;36m           [0m         [35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_[0m [2m            [0m
[2;36m           [0m         [35mv1/rtl/[0m[95mMSBIncrementer.v[0m                         [2m            [0m
[2;36m           [0m         [31mParsing SystemVerilog input from [0m               [2m            [0m
[2;36m           [0m         [31m`[0m[35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project[0m [2m            [0m
[2;36m           [0m         [35m_v1/rtl/[0m[95mMSBIncrementer.v[0m[31m' to AST [0m               [2m            [0m
[2;36m           [0m         [31mrepresentation.[0m                                 [2m            [0m
[2;36m           [0m         [31mStoring AST representation for module [0m          [2m            [0m
[2;36m           [0m         [31m`$abstract\MSBIncrementer'.[0m                     [2m            [0m
[2;36m           [0m         [31mSuccessfully finished Verilog frontend.[0m         [2m            [0m
[2;36m           [0m                                                         [2m            [0m
[2;36m           [0m         [1;36m10[0m[31m. Executing Verilog-[0m[1;36m2005[0m[31m frontend: [0m           [2m            [0m
[2;36m           [0m         [35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_[0m [2m            [0m
[2;36m           [0m         [35mv1/rtl/[0m[95mMatrixMulEngine.v[0m                        [2m            [0m
[2;36m           [0m         [35m/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Project_[0m [2m            [0m
[2;36m           [0m         [35mv1/rtl/[0m[95mMatrixMulEngine.v[0m[31m:[0m[1;36m24[0m[31m: ERROR: syntax [0m     [2m            [0m
[2;36m           [0m         [31merror, unexpected [0m[32m'[0m[32m[[0m[32m'[0m[31m, expecting [0m[32m','[0m[31m or [0m[32m'='[0m[31m or [0m [2m            [0m
[2;36m           [0m         [32m'[0m[32m)[0m[32m'[0m                                             [2m            [0m
[2;36m           [0m                                                         [2m            [0m
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2K[2;36m[21:09:58][0m[2;36m [0m[1;31mERROR   [0m [31mFull log file: [0m                                 ]8;id=280125;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py\[2mstep.py[0m]8;;\[2m:[0m]8;id=103368;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/steps/step.py#1372\[2m1372[0m]8;;\
[2;36m           [0m         [32m'runs/RUN_2025-06-12_21-09-48/05-yosys-jsonhead[0m [2m            [0m
[2;36m           [0m         [32mer/yosys-jsonheader.log'[0m                        [2m            [0m
Classic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m[2KClassic - Stage 5 - Generate JSON Header [91mâ”[0m[90mâ•º[0m[90mâ”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”[0m [32m 4/78[0m [33m0:00:10[0m
[?25h[2;36m[21:09:58][0m[2;36m [0m[31mWARNING [0m [33mThe following warnings were generated by the [0m    ]8;id=475136;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/flow.py\[2mflow.py[0m]8;;\[2m:[0m]8;id=991257;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/flow.py#673\[2m673[0m]8;;\
[2;36m           [0m         [33mflow:[0m                                            [2m           [0m
[2;36m[21:09:58][0m[2;36m [0m[31mWARNING [0m [1;33m[[0m[33mChecker.LintWarnings[0m[1;33m][0m[33m [0m[1;36m512[0m[33m Lint warnings found.[0m  ]8;id=481959;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/flow.py\[2mflow.py[0m]8;;\[2m:[0m]8;id=570703;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/flows/flow.py#675\[2m675[0m]8;;\
[2;36m[21:09:58][0m[2;36m [0m[1;31mERROR   [0m [31mThe following error was encountered while [0m   ]8;id=327410;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/__main__.py\[2m__main__.py[0m]8;;\[2m:[0m]8;id=741375;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/__main__.py#187\[2m187[0m]8;;\
[2;36m           [0m         [31mrunning the flow:[0m                            [2m               [0m
[2;36m           [0m         [31mGenerate JSON Header: subprocess [0m[1;31m([0m[1;36m1[0m[31m, [0m        [2m               [0m
[2;36m           [0m         [1;31m[[0m[32m'yosys'[0m[31m, [0m[32m'-y'[0m[31m, [0m                             [2m               [0m
[2;36m           [0m         [32m'/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n[0m [2m               [0m
[2;36m           [0m         [32m-python3-3.11.9-env/lib/python3.11/site-pack[0m [2m               [0m
[2;36m           [0m         [32mages/openlane/scripts/pyosys/json_header.py'[0m [2m               [0m
[2;36m           [0m         [31m, [0m[32m'--'[0m[31m, [0m[32m'--config-in'[0m[31m, [0m                      [2m               [0m
[2;36m           [0m         [32m'/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Proj[0m [2m               [0m
[2;36m           [0m         [32mect_v1/runs/RUN_2025-06-12_21-09-48/05-yosys[0m [2m               [0m
[2;36m           [0m         [32m-jsonheader/config.json'[0m[31m, [0m[32m'--extra-in'[0m[31m, [0m     [2m               [0m
[2;36m           [0m         [32m'/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Proj[0m [2m               [0m
[2;36m           [0m         [32mect_v1/runs/RUN_2025-06-12_21-09-48/05-yosys[0m [2m               [0m
[2;36m           [0m         [32m-jsonheader/extra.json'[0m[31m, [0m[32m'--output'[0m[31m, [0m        [2m               [0m
[2;36m           [0m         [32m'/mnt/d/PSU/HW_For_AI_teuscher/OpenLane_Proj[0m [2m               [0m
[2;36m           [0m         [32mect_v1/runs/RUN_2025-06-12_21-09-48/05-yosys[0m [2m               [0m
[2;36m           [0m         [32m-jsonheader/MatrixMul_top.h.json'[0m[1;31m][0m[1;31m)[0m[31m failed[0m   [2m               [0m
[2;36m[21:09:58][0m[2;36m [0m[1;31mERROR   [0m [31mOpenLane will now quit.[0m                      ]8;id=992005;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/__main__.py\[2m__main__.py[0m]8;;\[2m:[0m]8;id=577591;file:///nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/__main__.py#188\[2m188[0m]8;;\
[?25h