

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Fri Feb 21 05:02:47 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |         Modules         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |          |             |            |     |
    |         & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |      FF     |     LUT    | URAM|
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+
    |+ atax                   |     -|  0.40|     6643|  3.322e+04|         -|     6644|     -|        no|     -|  320 (3%)|   35932 (1%)|  30501 (2%)|    -|
    | + atax_Pipeline_lprd_1  |     -|  1.31|     2050|  1.025e+04|         -|     2050|     -|        no|     -|         -|     56 (~0%)|  1293 (~0%)|    -|
    |  o lprd_1               |    II|  3.65|     2048|  1.024e+04|        33|       32|    64|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_lp1     |     -|  0.63|      390|  1.950e+03|         -|      390|     -|        no|     -|  151 (1%)|  18924 (~0%)|  14469 (1%)|    -|
    |  o lp1                  |     -|  3.65|      388|  1.940e+03|       326|        1|    64|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_lp3     |     -|  0.40|     4098|  2.049e+04|         -|     4098|     -|        no|     -|         -|   4424 (~0%)|  1531 (~0%)|    -|
    |  o lp3                  |    II|  3.65|     4096|  2.048e+04|        64|       64|    64|       yes|     -|         -|            -|           -|    -|
    | + atax_Pipeline_lpwr_1  |     -|  2.25|       66|    330.000|         -|       66|     -|        no|     -|         -|     17 (~0%)|    63 (~0%)|    -|
    |  o lpwr_1               |     -|  3.65|       64|    320.000|         2|        1|    64|       yes|     -|         -|            -|           -|    -|
    +-------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----------+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 12       |
| A_address1     | 12       |
| A_q0           | 32       |
| A_q1           | 32       |
| x_address0     | 6        |
| x_q0           | 32       |
| y_out_address0 | 6        |
| y_out_d0       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | out       | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_q0           | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_q1           | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_q0           | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                   | DSP | Pragma | Variable | Op   | Impl    | Latency |
+----------------------------------------+-----+--------+----------+------+---------+---------+
| + atax                                 | 320 |        |          |      |         |         |
|  + atax_Pipeline_lprd_1                | 0   |        |          |      |         |         |
|    add_ln11_fu_1731_p2                 | -   |        | add_ln11 | add  | fabric  | 0       |
|  + atax_Pipeline_lp1                   | 151 |        |          |      |         |         |
|    add_ln20_fu_2113_p2                 | -   |        | add_ln20 | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U72  | 2   |        | add_2    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U73  | 2   |        | add_3    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U74  | 2   |        | add_4    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U75  | 2   |        | add_5    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U76  | 2   |        | add_6    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U77  | 2   |        | add_7    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U78  | 2   |        | add_8    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U79  | 2   |        | add_9    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U80  | 2   |        | add_s    | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U81  | 2   |        | add_10   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U82  | 2   |        | add_11   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U83  | 2   |        | add_12   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U84  | 2   |        | add_13   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U85  | 2   |        | add_14   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U86  | 2   |        | add_15   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U87  | 2   |        | add_16   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U88  | 2   |        | add_17   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U89  | 2   |        | add_18   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U90  | 2   |        | add_19   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U91  | 2   |        | add_20   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U92  | 2   |        | add_21   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U93  | 2   |        | add_22   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U94  | 2   |        | add_23   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U95  | 2   |        | add_24   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U96  | 2   |        | add_25   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U97  | 2   |        | add_26   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U98  | 2   |        | add_27   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U99  | 2   |        | add_28   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U100 | 2   |        | add_29   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U101 | 2   |        | add_30   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U102 | 2   |        | add_31   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U103 | 2   |        | add_32   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U104 | 2   |        | add_33   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U105 | 2   |        | add_34   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U106 | 2   |        | add_35   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U107 | 2   |        | add_36   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U108 | 2   |        | add_37   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U109 | 2   |        | add_38   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U110 | 2   |        | add_39   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U111 | 2   |        | add_40   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U112 | 2   |        | add_41   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U113 | 2   |        | add_42   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U114 | 2   |        | add_43   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U115 | 2   |        | add_44   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U116 | 2   |        | add_45   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U117 | 2   |        | add_46   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U118 | 2   |        | add_47   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U119 | 2   |        | add_48   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U120 | 2   |        | add_49   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U121 | 2   |        | add_50   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U122 | 2   |        | add_51   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U123 | 2   |        | add_52   | fadd | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U124 | 2   |        | add_53   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U189  | 3   |        | mul_54   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U125 | 2   |        | add_54   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U190  | 3   |        | mul_55   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U126 | 2   |        | add_55   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U191  | 3   |        | mul_56   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U127 | 2   |        | add_56   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U192  | 3   |        | mul_57   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U128 | 2   |        | add_57   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U193  | 3   |        | mul_58   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U129 | 2   |        | add_58   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U194  | 3   |        | mul_59   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U130 | 2   |        | add_59   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U195  | 3   |        | mul_60   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U131 | 2   |        | add_60   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U196  | 3   |        | mul_61   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U132 | 2   |        | add_61   | fadd | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U197  | 3   |        | mul_62   | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U133 | 2   |        | add_62   | fadd | fulldsp | 4       |
|  + atax_Pipeline_lp3                   | 0   |        |          |      |         |         |
|    add_ln26_fu_2178_p2                 | -   |        | add_ln26 | add  | fabric  | 0       |
|  + atax_Pipeline_lpwr_1                | 0   |        |          |      |         |         |
|    add_ln32_fu_80_p2                   | -   |        | add_ln32 | add  | fabric  | 0       |
+----------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+----------------+------+------+--------+------------+---------+------+---------+
| Name           | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+----------------+------+------+--------+------------+---------+------+---------+
| + atax         | 0    | 0    |        |            |         |      |         |
|   buff_A_0_U   | -    | -    |        | buff_A_0   | ram_1p  | auto | 1       |
|   buff_A_1_U   | -    | -    |        | buff_A_1   | ram_1p  | auto | 1       |
|   buff_A_2_U   | -    | -    |        | buff_A_2   | ram_1p  | auto | 1       |
|   buff_A_3_U   | -    | -    |        | buff_A_3   | ram_1p  | auto | 1       |
|   buff_A_4_U   | -    | -    |        | buff_A_4   | ram_1p  | auto | 1       |
|   buff_A_5_U   | -    | -    |        | buff_A_5   | ram_1p  | auto | 1       |
|   buff_A_6_U   | -    | -    |        | buff_A_6   | ram_1p  | auto | 1       |
|   buff_A_7_U   | -    | -    |        | buff_A_7   | ram_1p  | auto | 1       |
|   buff_A_8_U   | -    | -    |        | buff_A_8   | ram_1p  | auto | 1       |
|   buff_A_9_U   | -    | -    |        | buff_A_9   | ram_1p  | auto | 1       |
|   buff_A_10_U  | -    | -    |        | buff_A_10  | ram_1p  | auto | 1       |
|   buff_A_11_U  | -    | -    |        | buff_A_11  | ram_1p  | auto | 1       |
|   buff_A_12_U  | -    | -    |        | buff_A_12  | ram_1p  | auto | 1       |
|   buff_A_13_U  | -    | -    |        | buff_A_13  | ram_1p  | auto | 1       |
|   buff_A_14_U  | -    | -    |        | buff_A_14  | ram_1p  | auto | 1       |
|   buff_A_15_U  | -    | -    |        | buff_A_15  | ram_1p  | auto | 1       |
|   buff_A_16_U  | -    | -    |        | buff_A_16  | ram_1p  | auto | 1       |
|   buff_A_17_U  | -    | -    |        | buff_A_17  | ram_1p  | auto | 1       |
|   buff_A_18_U  | -    | -    |        | buff_A_18  | ram_1p  | auto | 1       |
|   buff_A_19_U  | -    | -    |        | buff_A_19  | ram_1p  | auto | 1       |
|   buff_A_20_U  | -    | -    |        | buff_A_20  | ram_1p  | auto | 1       |
|   buff_A_21_U  | -    | -    |        | buff_A_21  | ram_1p  | auto | 1       |
|   buff_A_22_U  | -    | -    |        | buff_A_22  | ram_1p  | auto | 1       |
|   buff_A_23_U  | -    | -    |        | buff_A_23  | ram_1p  | auto | 1       |
|   buff_A_24_U  | -    | -    |        | buff_A_24  | ram_1p  | auto | 1       |
|   buff_A_25_U  | -    | -    |        | buff_A_25  | ram_1p  | auto | 1       |
|   buff_A_26_U  | -    | -    |        | buff_A_26  | ram_1p  | auto | 1       |
|   buff_A_27_U  | -    | -    |        | buff_A_27  | ram_1p  | auto | 1       |
|   buff_A_28_U  | -    | -    |        | buff_A_28  | ram_1p  | auto | 1       |
|   buff_A_29_U  | -    | -    |        | buff_A_29  | ram_1p  | auto | 1       |
|   buff_A_30_U  | -    | -    |        | buff_A_30  | ram_1p  | auto | 1       |
|   buff_A_31_U  | -    | -    |        | buff_A_31  | ram_1p  | auto | 1       |
|   buff_A_32_U  | -    | -    |        | buff_A_32  | ram_1p  | auto | 1       |
|   buff_A_33_U  | -    | -    |        | buff_A_33  | ram_1p  | auto | 1       |
|   buff_A_34_U  | -    | -    |        | buff_A_34  | ram_1p  | auto | 1       |
|   buff_A_35_U  | -    | -    |        | buff_A_35  | ram_1p  | auto | 1       |
|   buff_A_36_U  | -    | -    |        | buff_A_36  | ram_1p  | auto | 1       |
|   buff_A_37_U  | -    | -    |        | buff_A_37  | ram_1p  | auto | 1       |
|   buff_A_38_U  | -    | -    |        | buff_A_38  | ram_1p  | auto | 1       |
|   buff_A_39_U  | -    | -    |        | buff_A_39  | ram_1p  | auto | 1       |
|   buff_A_40_U  | -    | -    |        | buff_A_40  | ram_1p  | auto | 1       |
|   buff_A_41_U  | -    | -    |        | buff_A_41  | ram_1p  | auto | 1       |
|   buff_A_42_U  | -    | -    |        | buff_A_42  | ram_1p  | auto | 1       |
|   buff_A_43_U  | -    | -    |        | buff_A_43  | ram_1p  | auto | 1       |
|   buff_A_44_U  | -    | -    |        | buff_A_44  | ram_1p  | auto | 1       |
|   buff_A_45_U  | -    | -    |        | buff_A_45  | ram_1p  | auto | 1       |
|   buff_A_46_U  | -    | -    |        | buff_A_46  | ram_1p  | auto | 1       |
|   buff_A_47_U  | -    | -    |        | buff_A_47  | ram_1p  | auto | 1       |
|   buff_A_48_U  | -    | -    |        | buff_A_48  | ram_1p  | auto | 1       |
|   buff_A_49_U  | -    | -    |        | buff_A_49  | ram_1p  | auto | 1       |
|   buff_A_50_U  | -    | -    |        | buff_A_50  | ram_1p  | auto | 1       |
|   buff_A_51_U  | -    | -    |        | buff_A_51  | ram_1p  | auto | 1       |
|   buff_A_52_U  | -    | -    |        | buff_A_52  | ram_1p  | auto | 1       |
|   buff_A_53_U  | -    | -    |        | buff_A_53  | ram_1p  | auto | 1       |
|   buff_A_54_U  | -    | -    |        | buff_A_54  | ram_1p  | auto | 1       |
|   buff_A_55_U  | -    | -    |        | buff_A_55  | ram_1p  | auto | 1       |
|   buff_A_56_U  | -    | -    |        | buff_A_56  | ram_1p  | auto | 1       |
|   buff_A_57_U  | -    | -    |        | buff_A_57  | ram_1p  | auto | 1       |
|   buff_A_58_U  | -    | -    |        | buff_A_58  | ram_1p  | auto | 1       |
|   buff_A_59_U  | -    | -    |        | buff_A_59  | ram_1p  | auto | 1       |
|   buff_A_60_U  | -    | -    |        | buff_A_60  | ram_1p  | auto | 1       |
|   buff_A_61_U  | -    | -    |        | buff_A_61  | ram_1p  | auto | 1       |
|   buff_A_62_U  | -    | -    |        | buff_A_62  | ram_1p  | auto | 1       |
|   buff_A_63_U  | -    | -    |        | buff_A_63  | ram_1p  | auto | 1       |
|   buff_x_U     | -    | -    |        | buff_x     | ram_s2p | auto | 1       |
|   buff_y_out_U | -    | -    |        | buff_y_out | ram_t2p | auto | 1       |
|   tmp1_U       | -    | -    |        | tmp1       | ram_s2p | auto | 1       |
+----------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

