{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1648497262801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1648497262802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 15:54:22 2022 " "Processing started: Mon Mar 28 15:54:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1648497262802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1648497262802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1648497262802 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Quartus II" 0 -1 1648497262995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32bit-behavior " "Found design unit 1: register32bit-behavior" {  } { { "register32bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263233 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32bit " "Found entity 1: register32bit" {  } { { "register32bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_alu-logic " "Found design unit 1: booth_alu-logic" {  } { { "booth_alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263234 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_alu " "Found entity 1: booth_alu" {  } { { "booth_alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-behavior " "Found design unit 1: encoder32to5-behavior" {  } { { "encoder32to5.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263235 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR-behavior " "Found design unit 1: MDR-behavior" {  } { { "MDR.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263236 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentlib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file componentlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentLib " "Found design unit 1: componentLib" {  } { { "componentLib.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/componentLib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft32-logic " "Found design unit 1: shiftleft32-logic" {  } { { "shiftleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263239 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft32 " "Found entity 1: shiftleft32" {  } { { "shiftleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftright32-logic " "Found design unit 1: shiftright32-logic" {  } { { "shiftright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263240 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftright32 " "Found entity 1: shiftright32" {  } { { "shiftright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negate32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate32-logic " "Found design unit 1: negate32-logic" {  } { { "negate32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263241 ""} { "Info" "ISGN_ENTITY_NAME" "1 negate32 " "Found entity 1: negate32" {  } { { "negate32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-logic " "Found design unit 1: not32-logic" {  } { { "not32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263242 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-logic " "Found design unit 1: or32-logic" {  } { { "or32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263243 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-logic " "Found design unit 1: and32-logic" {  } { { "and32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263244 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateleft32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotateleft32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateleft32-logic " "Found design unit 1: rotateleft32-logic" {  } { { "rotateleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263245 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateleft32 " "Found entity 1: rotateleft32" {  } { { "rotateleft32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotateright32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotateright32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateright32-logic " "Found design unit 1: rotateright32-logic" {  } { { "rotateright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263246 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateright32 " "Found entity 1: rotateright32" {  } { { "rotateright32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register64bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register64bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register64bit-behavior " "Found design unit 1: register64bit-behavior" {  } { { "register64bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263247 ""} { "Info" "ISGN_ENTITY_NAME" "1 register64bit " "Found entity 1: register64bit" {  } { { "register64bit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Found design unit 1: datapath-behavior" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263249 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1_bus-structural " "Found design unit 1: P1_bus-structural" {  } { { "P1_bus.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263250 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1_bus " "Found entity 1: P1_bus" {  } { { "P1_bus.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-behavior " "Found design unit 1: mux32to1-behavior" {  } { { "mux32to1.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263251 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263252 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_path-behavior " "Found design unit 1: alu_path-behavior" {  } { { "alu_path.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263253 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_path " "Found entity 1: alu_path" {  } { { "alu_path.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263254 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_add_sub0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lmp_add_sub0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lmp_add_sub0 " "Found entity 1: lmp_add_sub0" {  } { { "lmp_add_sub0.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lmp_add_sub0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263256 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lmp_divide0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lmp_divide0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lmp_divide0 " "Found entity 1: lmp_divide0" {  } { { "lmp_divide0.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lmp_divide0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "p1_datapath_add_tb.vhd " "Can't analyze file -- file p1_datapath_add_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1648497263258 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "p1_datapath_mul_tb.vhd " "Can't analyze file -- file p1_datapath_mul_tb.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1648497263260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerr0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerr0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerR0-logic " "Found design unit 1: registerR0-logic" {  } { { "registerR0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263261 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerR0 " "Found entity 1: registerR0" {  } { { "registerR0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sync_512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_sync_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_sync_512x32-logic " "Found design unit 1: RAM_sync_512x32-logic" {  } { { "RAM_sync_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/RAM_sync_512x32.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263262 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_sync_512x32 " "Found entity 1: RAM_sync_512x32" {  } { { "RAM_sync_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/RAM_sync_512x32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_and_encode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_and_encode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_and_encode-logic " "Found design unit 1: sel_and_encode-logic" {  } { { "sel_and_encode.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263263 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_and_encode " "Found entity 1: sel_and_encode" {  } { { "sel_and_encode.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conff_logic-logic " "Found design unit 1: conff_logic-logic" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263264 ""} { "Info" "ISGN_ENTITY_NAME" "1 conff_logic " "Found entity 1: conff_logic" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addi_tb.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addi_tb.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addi_tb " "Found entity 1: addi_tb" {  } { { "addi_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/addi_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_initilization.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ram_initilization.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_initialization " "Found design unit 1: ram_initialization" {  } { { "ram_initilization.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_initilization.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file phase2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 phase2 " "Found entity 1: phase2" {  } { { "phase2.bdf" "" { Schematic "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/phase2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_r1_85_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_r1_85_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_R1_85_tb-logic " "Found design unit 1: ld_R1_85_tb-logic" {  } { { "ld_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_85_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263268 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_R1_85_tb " "Found entity 1: ld_R1_85_tb" {  } { { "ld_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_85_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_r1_85_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_r1_85_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_R1_85_tb-logic " "Found design unit 1: ldi_R1_85_tb-logic" {  } { { "ldi_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_R1_85_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_R1_85_tb " "Found entity 1: ldi_R1_85_tb" {  } { { "ldi_R1_85_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_R1_85_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_function_512x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_function_512x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_function_512x32-SYN " "Found design unit 1: ram_function_512x32-SYN" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263271 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_function_512x32 " "Found entity 1: ram_function_512x32" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_r1_35_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ld_r1_35_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_R1_35_tb-logic " "Found design unit 1: ld_R1_35_tb-logic" {  } { { "ld_R1_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_35_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_R1_35_tb " "Found entity 1: ld_R1_35_tb" {  } { { "ld_R1_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ld_R1_35_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_r0_35r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ldi_r0_35r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldi_r0_35r1_tb-logic " "Found design unit 1: ldi_r0_35r1_tb-logic" {  } { { "ldi_r0_35r1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_r0_35r1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263273 ""} { "Info" "ISGN_ENTITY_NAME" "1 ldi_r0_35r1_tb " "Found entity 1: ldi_r0_35r1_tb" {  } { { "ldi_r0_35r1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ldi_r0_35r1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_st_90_r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_st_90_r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_st_90_R1_tb-logic " "Found design unit 1: P2_st_90_R1_tb-logic" {  } { { "P2_st_90_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90_R1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263275 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_st_90_R1_tb " "Found entity 1: P2_st_90_R1_tb" {  } { { "P2_st_90_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90_R1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_st_90r1_r1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_st_90r1_r1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_st_90R1_R1_tb-logic " "Found design unit 1: P2_st_90R1_R1_tb-logic" {  } { { "P2_st_90R1_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90R1_R1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263276 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_st_90R1_R1_tb " "Found entity 1: P2_st_90R1_R1_tb" {  } { { "P2_st_90R1_R1_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_st_90R1_R1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2_brzr_r2_35_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p2_brzr_r2_35_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P2_brzr_R2_35_tb-logic " "Found design unit 1: P2_brzr_R2_35_tb-logic" {  } { { "P2_brzr_R2_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_brzr_R2_35_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263277 ""} { "Info" "ISGN_ENTITY_NAME" "1 P2_brzr_R2_35_tb " "Found entity 1: P2_brzr_R2_35_tb" {  } { { "P2_brzr_R2_35_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P2_brzr_R2_35_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavior " "Found design unit 1: control_unit-behavior" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263278 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p3_controlunit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p3_controlunit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_controlUnit_tb-logic " "Found design unit 1: P3_controlUnit_tb-logic" {  } { { "P3_controlUnit_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P3_controlUnit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263280 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_controlUnit_tb " "Found entity 1: P3_controlUnit_tb" {  } { { "P3_controlUnit_tb.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P3_controlUnit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seven_Seg_Display-Behavior " "Found design unit 1: Seven_Seg_Display-Behavior" {  } { { "Seven_Seg_Display.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263281 ""} { "Info" "ISGN_ENTITY_NAME" "1 Seven_Seg_Display " "Found entity 1: Seven_Seg_Display" {  } { { "Seven_Seg_Display.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_interface-behavior " "Found design unit 1: DE0_interface-behavior" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263282 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_interface " "Found entity 1: DE0_interface" {  } { { "DE0_interface.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1648497263496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow datapath.vhd(95) " "Verilog HDL or VHDL warning at datapath.vhd(95): object \"overflow\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1648497263499 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerR0 registerR0:R0 " "Elaborating entity \"registerR0\" for hierarchy \"registerR0:R0\"" {  } { { "datapath.vhd" "R0" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32bit register32bit:R1 " "Elaborating entity \"register32bit\" for hierarchy \"register32bit:R1\"" {  } { { "datapath.vhd" "R1" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR_register " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR_register\"" {  } { { "datapath.vhd" "MDR_register" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_path alu_path:alu_datapath " "Elaborating entity \"alu_path\" for hierarchy \"alu_path:alu_datapath\"" {  } { { "datapath.vhd" "alu_datapath" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu_path:alu_datapath\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\"" {  } { { "alu_path.vhd" "alu_unit" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_alu alu_path:alu_datapath\|alu:alu_unit\|booth_alu:aluMul " "Elaborating entity \"booth_alu\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|booth_alu:aluMul\"" {  } { { "alu.vhd" "aluMul" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv " "Elaborating entity \"lpm_divide0\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\"" {  } { { "alu.vhd" "aluDiv" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "LPM_DIVIDE_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263535 ""}  } { { "lpm_divide0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648497263535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hjp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hjp " "Found entity 1: lpm_divide_hjp" {  } { { "db/lpm_divide_hjp.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_hjp alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated " "Elaborating entity \"lpm_divide_hjp\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_39h " "Found entity 1: sign_div_unsign_39h" {  } { { "db/sign_div_unsign_39h.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_39h alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider " "Elaborating entity \"sign_div_unsign_39h\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\"" {  } { { "db/lpm_divide_hjp.tdf" "divider" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_t8f alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider " "Elaborating entity \"alt_u_div_t8f\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\"" {  } { { "db/sign_div_unsign_39h.tdf" "divider" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unc alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0 " "Elaborating entity \"add_sub_unc\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_unc:add_sub_0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_0" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vnc alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1 " "Elaborating entity \"add_sub_vnc\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_divide0:aluDiv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_hjp:auto_generated\|sign_div_unsign_39h:divider\|alt_u_div_t8f:divider\|add_sub_vnc:add_sub_1\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_1" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\"" {  } { { "alu.vhd" "aluAddSub" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497263741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263741 ""}  } { { "lpm_add_sub0.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648497263741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ich.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ich.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ich " "Found entity 1: add_sub_ich" {  } { { "db/add_sub_ich.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_ich.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ich alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated " "Elaborating entity \"add_sub_ich\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|lpm_add_sub0:aluAddSub\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ich:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft32 alu_path:alu_datapath\|alu:alu_unit\|shiftleft32:aluShl " "Elaborating entity \"shiftleft32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|shiftleft32:aluShl\"" {  } { { "alu.vhd" "aluShl" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftright32 alu_path:alu_datapath\|alu:alu_unit\|shiftright32:aluShr " "Elaborating entity \"shiftright32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|shiftright32:aluShr\"" {  } { { "alu.vhd" "aluShr" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate32 alu_path:alu_datapath\|alu:alu_unit\|negate32:aluNeg " "Elaborating entity \"negate32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|negate32:aluNeg\"" {  } { { "alu.vhd" "aluNeg" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 alu_path:alu_datapath\|alu:alu_unit\|not32:aluNot " "Elaborating entity \"not32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|not32:aluNot\"" {  } { { "alu.vhd" "aluNot" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 alu_path:alu_datapath\|alu:alu_unit\|or32:aluOr " "Elaborating entity \"or32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|or32:aluOr\"" {  } { { "alu.vhd" "aluOr" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 alu_path:alu_datapath\|alu:alu_unit\|and32:aluAnd " "Elaborating entity \"and32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|and32:aluAnd\"" {  } { { "alu.vhd" "aluAnd" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateleft32 alu_path:alu_datapath\|alu:alu_unit\|rotateleft32:aluRol " "Elaborating entity \"rotateleft32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|rotateleft32:aluRol\"" {  } { { "alu.vhd" "aluRol" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotateright32 alu_path:alu_datapath\|alu:alu_unit\|rotateright32:aluRor " "Elaborating entity \"rotateright32\" for hierarchy \"alu_path:alu_datapath\|alu:alu_unit\|rotateright32:aluRor\"" {  } { { "alu.vhd" "aluRor" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register64bit alu_path:alu_datapath\|register64bit:register_Z " "Elaborating entity \"register64bit\" for hierarchy \"alu_path:alu_datapath\|register64bit:register_Z\"" {  } { { "alu_path.vhd" "register_Z" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Seg_Display Seven_Seg_Display:sevenSegDiplay_port " "Elaborating entity \"Seven_Seg_Display\" for hierarchy \"Seven_Seg_Display:sevenSegDiplay_port\"" {  } { { "datapath.vhd" "sevenSegDiplay_port" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conff_logic conff_logic:conff " "Elaborating entity \"conff_logic\" for hierarchy \"conff_logic:conff\"" {  } { { "datapath.vhd" "conff" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263789 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[0\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[0\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648497263789 "|datapath|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[1\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[1\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648497263789 "|datapath|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[2\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[2\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648497263789 "|datapath|conff_logic:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_out\[3\] conff_logic.vhd(26) " "Inferred latch for \"decoder_out\[3\]\" at conff_logic.vhd(26)" {  } { { "conff_logic.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648497263789 "|datapath|conff_logic:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_and_encode sel_and_encode:select_and_encode " "Elaborating entity \"sel_and_encode\" for hierarchy \"sel_and_encode:select_and_encode\"" {  } { { "datapath.vhd" "select_and_encode" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_function_512x32 ram_function_512x32:Ram " "Elaborating entity \"ram_function_512x32\" for hierarchy \"ram_function_512x32:Ram\"" {  } { { "datapath.vhd" "Ram" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_function_512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "ram_function_512x32.vhd" "altsyncram_component" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_function_512x32:Ram\|altsyncram:altsyncram_component\"" {  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_function_512x32:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_function_512x32:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file phase2_ram_init.mif " "Parameter \"init_file\" = \"phase2_ram_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263838 ""}  } { { "ram_function_512x32.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1648497263838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jss3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jss3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jss3 " "Found entity 1: altsyncram_jss3" {  } { { "db/altsyncram_jss3.tdf" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/altsyncram_jss3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1648497263879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1648497263879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jss3 ram_function_512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_jss3:auto_generated " "Elaborating entity \"altsyncram_jss3\" for hierarchy \"ram_function_512x32:Ram\|altsyncram:altsyncram_component\|altsyncram_jss3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/software_work/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:Control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:Control\"" {  } { { "datapath.vhd" "Control" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263882 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_ff control_unit.vhd(667) " "VHDL Process Statement warning at control_unit.vhd(667): signal \"con_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1648497263885 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clear control_unit.vhd(390) " "VHDL Process Statement warning at control_unit.vhd(390): inferring latch(es) for signal or variable \"clear\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 390 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648497263885 "|datapath|control_unit:Control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "run control_unit.vhd(390) " "VHDL Process Statement warning at control_unit.vhd(390): inferring latch(es) for signal or variable \"run\", which holds its previous value in one or more paths through the process" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 390 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1648497263885 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "run control_unit.vhd(390) " "Inferred latch for \"run\" at control_unit.vhd(390)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648497263885 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear control_unit.vhd(390) " "Inferred latch for \"clear\" at control_unit.vhd(390)" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 390 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1648497263885 "|datapath|control_unit:Control"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "present_state " "Can't recognize finite state machine \"present_state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1648497263885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1_bus P1_bus:datapathBus " "Elaborating entity \"P1_bus\" for hierarchy \"P1_bus:datapathBus\"" {  } { { "datapath.vhd" "datapathBus" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 P1_bus:datapathBus\|encoder32to5:Bus_encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"P1_bus:datapathBus\|encoder32to5:Bus_encoder\"" {  } { { "P1_bus.vhd" "Bus_encoder" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 P1_bus:datapathBus\|mux32to1:Bus_Mux " "Elaborating entity \"mux32to1\" for hierarchy \"P1_bus:datapathBus\|mux32to1:Bus_Mux\"" {  } { { "P1_bus.vhd" "Bus_Mux" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1648497263890 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:Control\|present_state.halt control_unit:Control\|present_state.halt~_emulated control_unit:Control\|present_state.halt~1 " "Register \"control_unit:Control\|present_state.halt\" is converted into an equivalent circuit using register \"control_unit:Control\|present_state.halt~_emulated\" and latch \"control_unit:Control\|present_state.halt~1\"" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1648497271239 "|datapath|control_unit:Control|present_state.halt"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control_unit:Control\|present_state.reset_state0 control_unit:Control\|present_state.reset_state0~_emulated control_unit:Control\|present_state.reset_state0~1 " "Register \"control_unit:Control\|present_state.reset_state0\" is converted into an equivalent circuit using register \"control_unit:Control\|present_state.reset_state0~_emulated\" and latch \"control_unit:Control\|present_state.reset_state0~1\"" {  } { { "control_unit.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd" 74 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1648497271239 "|datapath|control_unit:Control|present_state.reset_state0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1648497271239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[7\] VCC " "Pin \"seven_segment_out\[7\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648497274013 "|datapath|seven_segment_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[15\] VCC " "Pin \"seven_segment_out\[15\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648497274013 "|datapath|seven_segment_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[23\] VCC " "Pin \"seven_segment_out\[23\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648497274013 "|datapath|seven_segment_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seven_segment_out\[31\] VCC " "Pin \"seven_segment_out\[31\]\" is stuck at VCC" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1648497274013 "|datapath|seven_segment_out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1648497274013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1648497274279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1648497277493 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277493 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[0\] " "No output dependent on input pin \"in_port\[0\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[1\] " "No output dependent on input pin \"in_port\[1\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[2\] " "No output dependent on input pin \"in_port\[2\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[3\] " "No output dependent on input pin \"in_port\[3\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[4\] " "No output dependent on input pin \"in_port\[4\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[5\] " "No output dependent on input pin \"in_port\[5\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[6\] " "No output dependent on input pin \"in_port\[6\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[7\] " "No output dependent on input pin \"in_port\[7\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[8\] " "No output dependent on input pin \"in_port\[8\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[9\] " "No output dependent on input pin \"in_port\[9\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[10\] " "No output dependent on input pin \"in_port\[10\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[11\] " "No output dependent on input pin \"in_port\[11\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[12\] " "No output dependent on input pin \"in_port\[12\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[13\] " "No output dependent on input pin \"in_port\[13\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[14\] " "No output dependent on input pin \"in_port\[14\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[15\] " "No output dependent on input pin \"in_port\[15\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[16\] " "No output dependent on input pin \"in_port\[16\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[17\] " "No output dependent on input pin \"in_port\[17\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[18\] " "No output dependent on input pin \"in_port\[18\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[19\] " "No output dependent on input pin \"in_port\[19\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[20\] " "No output dependent on input pin \"in_port\[20\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[21\] " "No output dependent on input pin \"in_port\[21\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[22\] " "No output dependent on input pin \"in_port\[22\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[23\] " "No output dependent on input pin \"in_port\[23\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[24\] " "No output dependent on input pin \"in_port\[24\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[25\] " "No output dependent on input pin \"in_port\[25\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[26\] " "No output dependent on input pin \"in_port\[26\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[27\] " "No output dependent on input pin \"in_port\[27\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[28\] " "No output dependent on input pin \"in_port\[28\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[29\] " "No output dependent on input pin \"in_port\[29\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[30\] " "No output dependent on input pin \"in_port\[30\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_port\[31\] " "No output dependent on input pin \"in_port\[31\]\"" {  } { { "datapath.vhd" "" { Text "D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1648497277989 "|datapath|in_port[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1648497277989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7951 " "Implemented 7951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1648497277990 ""} { "Info" "ICUT_CUT_TM_OPINS" "897 " "Implemented 897 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1648497277990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6987 " "Implemented 6987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1648497277990 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1648497277990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1648497277990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1648497278018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 15:54:38 2022 " "Processing ended: Mon Mar 28 15:54:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1648497278018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1648497278018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1648497278018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1648497278018 ""}
