[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   2161       tick       3303701       1519566       1465572       3303701 
      2   2161       tick       4651411       2248364       2231701       4651411 
      3   2161       tick       4663389       2254868       2235510       4663389 
      4   2161       tick       4648818       2246280       2222994       4648818 
      5   2161       tick       4661814       2253855       2235512       4661814 
      6   2161       tick       4645685       2245497       2228112       4645685 
      7   2161       tick       4663788       2254111       2225530       4663788 
      8   2161       tick       4664067       2255206       2220576       4664067 
      9   2161       tick       4656920       2252337       2219886       4656920 
     10   2161       tick       4662944       2254247       2235985       4662944 
     11   2161       tick       4643348       2245871       2226113       4643348 
     12   2161       tick       4657565       2251374       2235029       4657565 
     13   2161       tick       4648358       2246943       2230220       4648358 
     14   2161       tick       4640609       2244362       2225727       4640609 
     15   2161       tick       4662602       2253583       2235190       4662602 
     16   2161       tick       4654910       2249495       2230647       4654910 
     17   2161       tick       4659659       2252183       2232758       4659659 
     18   2161       tick       4646217       2247470       2223023       4646217 
     19   2161       exit       3975112       1921845       1891410       3975112 
