{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669364040145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669364040146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 15:13:59 2022 " "Processing started: Fri Nov 25 15:13:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669364040146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364040146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_4to1_5bit -c mux_4to1_5bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_4to1_5bit -c mux_4to1_5bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364040146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669364040742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669364040742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1_5bit-arch " "Found design unit 1: mux_4to1_5bit-arch" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669364052315 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_5bit " "Found entity 1: mux_4to1_5bit" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669364052315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364052315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_4to1_5bit " "Elaborating entity \"mux_4to1_5bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669364052364 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y mux_4to1_5bit.vhd(21) " "VHDL Process Statement warning at mux_4to1_5bit.vhd(21): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669364052368 "|mux_4to1_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] mux_4to1_5bit.vhd(21) " "Inferred latch for \"Y\[0\]\" at mux_4to1_5bit.vhd(21)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364052369 "|mux_4to1_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] mux_4to1_5bit.vhd(21) " "Inferred latch for \"Y\[1\]\" at mux_4to1_5bit.vhd(21)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364052369 "|mux_4to1_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] mux_4to1_5bit.vhd(21) " "Inferred latch for \"Y\[2\]\" at mux_4to1_5bit.vhd(21)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364052369 "|mux_4to1_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] mux_4to1_5bit.vhd(21) " "Inferred latch for \"Y\[3\]\" at mux_4to1_5bit.vhd(21)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364052369 "|mux_4to1_5bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] mux_4to1_5bit.vhd(21) " "Inferred latch for \"Y\[4\]\" at mux_4to1_5bit.vhd(21)" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364052369 "|mux_4to1_5bit"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y\[0\]\$latch " "LATCH primitive \"Y\[0\]\$latch\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669364052828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y\[1\]\$latch " "LATCH primitive \"Y\[1\]\$latch\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669364052828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y\[2\]\$latch " "LATCH primitive \"Y\[2\]\$latch\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669364052828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y\[3\]\$latch " "LATCH primitive \"Y\[3\]\$latch\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669364052828 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y\[4\]\$latch " "LATCH primitive \"Y\[4\]\$latch\" is permanently enabled" {  } { { "mux_4to1_5bit.vhd" "" { Text "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_4_20221111_13220034/0_Prelab/code/tp_3/mux_4to1_5bit.vhd" 21 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669364052828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669364053172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669364053661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669364053661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669364053765 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669364053765 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669364053765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669364053765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669364053781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 15:14:13 2022 " "Processing ended: Fri Nov 25 15:14:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669364053781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669364053781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669364053781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669364053781 ""}
