Design Entry;SmartDesign Check||(null)||'simple_dip_switch' was generated successfully||Open datasheet;liberoaction://open_report/file/simple_dip_switch_DataSheet.xml||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:simple_dip_switch
Implementation;Synthesis||null||@N: Running in 64-bit mode||simple_dip_switch.srr(11);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||simple_dip_switch.srr(15);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/15||null;null
Implementation;Synthesis|| CD720 ||@N: Setting time resolution to ps||simple_dip_switch.srr(18);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/18||std.vhd(146);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd'/linenumber/146
Implementation;Synthesis||null||@N: Top entity is set to simple_dip_switch.||simple_dip_switch.srr(19);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/19||simple_dip_switch.vhd(17);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\component\work\simple_dip_switch\simple_dip_switch.vhd'/linenumber/17
Implementation;Synthesis|| CD231 ||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||simple_dip_switch.srr(21);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/21||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis|| CD630 ||@N: Synthesizing work.simple_dip_switch.rtl.||simple_dip_switch.srr(22);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/22||simple_dip_switch.vhd(17);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\component\work\simple_dip_switch\simple_dip_switch.vhd'/linenumber/17
Implementation;Synthesis||null||@N: Running in 64-bit mode||simple_dip_switch.srr(34);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/34||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||simple_dip_switch.srr(55);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/55||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||simple_dip_switch.srr(78);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/78||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||simple_dip_switch.srr(79);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/79||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.sap.||simple_dip_switch.srr(100);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/100||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||simple_dip_switch.srr(127);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/127||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||simple_dip_switch.srr(128);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/128||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||simple_dip_switch.srr(230);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/230||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||simple_dip_switch.srr(232);liberoaction://cross_probe/hdl/file/'W:\OneDrive - Hanoi University of Science and Technology\TaiLieuMonHoc\IT4251_ThietKeIC\ThucHanh\Actel ProASIC3 LC Starter Kit\LabAssignments\01_dip_switch_actel\synthesis\simple_dip_switch.srr'/linenumber/232||null;null
Implementation;Compile;RootName:simple_dip_switch
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||simple_dip_switch_compile_log.rpt;liberoaction://open_report/file/simple_dip_switch_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:simple_dip_switch
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||simple_dip_switch_placeroute_log.rpt;liberoaction://open_report/file/simple_dip_switch_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:simple_dip_switch
