<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HardwareDebug.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Hardware_TL.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="Hardware_TL.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Hardware_TL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Hardware_TL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="Hardware_TL.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Hardware_TL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hardware_TL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Hardware_TL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Hardware_TL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Hardware_TL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Hardware_TL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Hardware_TL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Hardware_TL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hardware_TL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Hardware_TL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hardware_TL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Hardware_TL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Hardware_TL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Hardware_TL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Hardware_TL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Hardware_TL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Hardware_TL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Hardware_TL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hardware_TL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Hardware_TL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hardware_TL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Hardware_TL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Hardware_TL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Hardware_TL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hardware_TL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hardware_TL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Hardware_TL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Hardware_TL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hardware_TL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Hardware_TL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Hardware_TL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Hardware_TL_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hardware_TL_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Hardware_TL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProjLab01.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProjLab01.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ProjLab01.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevel_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevel_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fetch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="fetch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="fetch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461355772" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461355772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461524856" xil_pn:in_ck="1541961959395495354" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461524856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/ALU_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/DCCTL_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/TopLevel_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/fetch_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ALU_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/DATA_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/DCCTL_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/DC_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Dispatch.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/EXTERNAL_MEMORY.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/EX_MEM_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Fetch_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Fetch_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/IMSEL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Instruction_Memory.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/PipelineRegisters.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ProjLab01.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/REG_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/RegisterBank.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Shadow_IMM_Add.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Shadow_Register_Bank.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/TopLevel_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/alu_toplevel.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/arith_unit.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/fetch_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/DATAMEM.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/EXTERNAL_MEMORY.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/Instr_Mem.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/Instruction_Memory.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/logical_unit.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/programCounter.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/shift_unit.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/word_unit.vhd"/>
      <outfile xil_pn:name="Hardware_TL.vhd"/>
      <outfile xil_pn:name="SevenSeg.vhd"/>
      <outfile xil_pn:name="SevenSeg_toplevel.vhd"/>
      <outfile xil_pn:name="button_controller.vhd"/>
      <outfile xil_pn:name="clk2Hz.vhd"/>
      <outfile xil_pn:name="clk4Hz.vhd"/>
      <outfile xil_pn:name="counter_toplevel.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461524856" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6417879768481499082" xil_pn:start_ts="1461524856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461524856" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4527772937859024968" xil_pn:start_ts="1461524856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461524856" xil_pn:in_ck="-5797213000575073208" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1802377015841337816" xil_pn:start_ts="1461524856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461524856" xil_pn:in_ck="1541961959395495354" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461524856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/ALU_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/DCCTL_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/TopLevel_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab1/Poject_Lab01/Project1/fetch_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ALU_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/DATA_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/DCCTL_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/DC_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Dispatch.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/EXTERNAL_MEMORY.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/EX_MEM_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Fetch_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Fetch_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/IMSEL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Instruction_Memory.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Instruction_Memory_TL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/PipelineRegisters.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ProjLab01.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/REG_CTL.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/RegisterBank.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Shadow_IMM_Add.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/Shadow_Register_Bank.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/TopLevel_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/alu_toplevel.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/arith_unit.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/fetch_tb.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/DATAMEM.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/EXTERNAL_MEMORY.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/Instr_Mem.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/ipcore_dir/Instruction_Memory.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/logical_unit.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/programCounter.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/shift_unit.vhd"/>
      <outfile xil_pn:name="../ProjectLab2/NewCombined/word_unit.vhd"/>
      <outfile xil_pn:name="Hardware_TL.vhd"/>
      <outfile xil_pn:name="SevenSeg.vhd"/>
      <outfile xil_pn:name="SevenSeg_toplevel.vhd"/>
      <outfile xil_pn:name="button_controller.vhd"/>
      <outfile xil_pn:name="clk2Hz.vhd"/>
      <outfile xil_pn:name="clk4Hz.vhd"/>
      <outfile xil_pn:name="counter_toplevel.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461524861" xil_pn:in_ck="1541961959395495354" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3158204554956819122" xil_pn:start_ts="1461524856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_tb_beh.prj"/>
      <outfile xil_pn:name="TopLevel_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461524861" xil_pn:in_ck="-12933083403777137" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3165499859492085445" xil_pn:start_ts="1461524861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevel_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1461341692" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1461341692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461341692" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="885909997614273202" xil_pn:start_ts="1461341692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461524298" xil_pn:in_ck="-5797213000575073208" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1802377015841337816" xil_pn:start_ts="1461524298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461341692" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1461341692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461341692" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9142161642521522384" xil_pn:start_ts="1461341692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461341692" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1461341692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461341692" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3641893485922335710" xil_pn:start_ts="1461341692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461525276" xil_pn:in_ck="2967931967316700633" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-633283044683343371" xil_pn:start_ts="1461525253">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Hardware_TL.lso"/>
      <outfile xil_pn:name="Hardware_TL.ngc"/>
      <outfile xil_pn:name="Hardware_TL.ngr"/>
      <outfile xil_pn:name="Hardware_TL.prj"/>
      <outfile xil_pn:name="Hardware_TL.stx"/>
      <outfile xil_pn:name="Hardware_TL.syr"/>
      <outfile xil_pn:name="Hardware_TL.xst"/>
      <outfile xil_pn:name="Hardware_TL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1461350718" xil_pn:in_ck="7230386435741818007" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1913091303743485595" xil_pn:start_ts="1461350718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461525281" xil_pn:in_ck="-3061715180753583284" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8831871039280450523" xil_pn:start_ts="1461525276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hardware_TL.bld"/>
      <outfile xil_pn:name="Hardware_TL.ngd"/>
      <outfile xil_pn:name="Hardware_TL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461525288" xil_pn:in_ck="9071098028980773739" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1461525281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hardware_TL.pcf"/>
      <outfile xil_pn:name="Hardware_TL_map.map"/>
      <outfile xil_pn:name="Hardware_TL_map.mrp"/>
      <outfile xil_pn:name="Hardware_TL_map.ncd"/>
      <outfile xil_pn:name="Hardware_TL_map.ngm"/>
      <outfile xil_pn:name="Hardware_TL_map.xrpt"/>
      <outfile xil_pn:name="Hardware_TL_summary.xml"/>
      <outfile xil_pn:name="Hardware_TL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461525331" xil_pn:in_ck="-2891187099479175324" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1461525288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hardware_TL.ncd"/>
      <outfile xil_pn:name="Hardware_TL.pad"/>
      <outfile xil_pn:name="Hardware_TL.par"/>
      <outfile xil_pn:name="Hardware_TL.ptwx"/>
      <outfile xil_pn:name="Hardware_TL.unroutes"/>
      <outfile xil_pn:name="Hardware_TL.xpi"/>
      <outfile xil_pn:name="Hardware_TL_pad.csv"/>
      <outfile xil_pn:name="Hardware_TL_pad.txt"/>
      <outfile xil_pn:name="Hardware_TL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1461525339" xil_pn:in_ck="7184005088633174224" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1461525331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hardware_TL.bgn"/>
      <outfile xil_pn:name="Hardware_TL.bit"/>
      <outfile xil_pn:name="Hardware_TL.drc"/>
      <outfile xil_pn:name="Hardware_TL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1461436022" xil_pn:in_ck="7184005088633161370" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1461436018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1461525331" xil_pn:in_ck="5925670336124001127" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1461525327">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hardware_TL.twr"/>
      <outfile xil_pn:name="Hardware_TL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
