{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512085601899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512085601901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 17:46:41 2017 " "Processing started: Thu Nov 30 17:46:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512085601901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512085601901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniS08 -c MiniS08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512085601902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512085602699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "11_20_floatingpoint_postings/fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file 11_20_floatingpoint_postings/fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085602754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085602754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s08rom.v 1 1 " "Found 1 design units, including 1 entities, in source file s08rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 S08rom " "Found entity 1: S08rom" {  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085602763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085602763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s08ram.v 1 1 " "Found 1 design units, including 1 entities, in source file s08ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 S08ram " "Found entity 1: S08ram" {  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085602771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085602771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ldA lda MiniS08.v(12) " "Verilog HDL Declaration information at MiniS08.v(12): object \"ldA\" differs only in case from object \"lda\" in the same scope" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512085602790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10_22_postings/minis08.v 2 2 " "Found 2 design units, including 2 entities, in source file 10_22_postings/minis08.v" { { "Info" "ISGN_ENTITY_NAME" "1 MiniS08 " "Found entity 1: MiniS08" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085602791 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085602791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085602791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "10_22_postings/sci.v 1 1 " "Found 1 design units, including 1 entities, in source file 10_22_postings/sci.v" { { "Info" "ISGN_ENTITY_NAME" "1 sci " "Found entity 1: sci" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085602803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085602803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniS08 " "Elaborating entity \"MiniS08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512085602932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MiniS08.v(55) " "Verilog HDL assignment warning at MiniS08.v(55): truncated value with size 32 to match size of target (28)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(69) " "Verilog HDL assignment warning at MiniS08.v(69): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(73) " "Verilog HDL assignment warning at MiniS08.v(73): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MiniS08.v(87) " "Verilog HDL assignment warning at MiniS08.v(87): truncated value with size 32 to match size of target (3)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(131) " "Verilog HDL assignment warning at MiniS08.v(131): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MiniS08.v(135) " "Verilog HDL assignment warning at MiniS08.v(135): truncated value with size 32 to match size of target (10)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MiniS08.v(140) " "Verilog HDL assignment warning at MiniS08.v(140): truncated value with size 32 to match size of target (8)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602943 "|MiniS08"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:A2 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:A2\"" {  } { { "10_22_Postings/MiniS08.v" "A2" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085602950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 MiniS08.v(276) " "Verilog HDL assignment warning at MiniS08.v(276): truncated value with size 32 to match size of target (7)" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602954 "|MiniS08|sevenseg:A2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sci sci:S08sci " "Elaborating entity \"sci\" for hierarchy \"sci:S08sci\"" {  } { { "10_22_Postings/MiniS08.v" "S08sci" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085602988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sci.v(27) " "Verilog HDL assignment warning at sci.v(27): truncated value with size 32 to match size of target (8)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602998 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 sci.v(33) " "Verilog HDL assignment warning at sci.v(33): truncated value with size 32 to match size of target (13)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602998 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(39) " "Verilog HDL assignment warning at sci.v(39): truncated value with size 32 to match size of target (1)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602998 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(40) " "Verilog HDL assignment warning at sci.v(40): truncated value with size 32 to match size of target (1)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602998 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sci.v(41) " "Verilog HDL assignment warning at sci.v(41): truncated value with size 32 to match size of target (1)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602998 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(47) " "Verilog HDL assignment warning at sci.v(47): truncated value with size 32 to match size of target (3)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602998 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sci.v(49) " "Verilog HDL assignment warning at sci.v(49): truncated value with size 32 to match size of target (3)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602999 "|MiniS08|sci:S08sci"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sci.v(57) " "Verilog HDL assignment warning at sci.v(57): truncated value with size 32 to match size of target (4)" {  } { { "10_22_Postings/sci.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/sci.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085602999 "|MiniS08|sci:S08sci"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU FPU:S08fpu " "Elaborating entity \"FPU\" for hierarchy \"FPU:S08fpu\"" {  } { { "10_22_Postings/MiniS08.v" "S08fpu" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 FPU.v(27) " "Verilog HDL assignment warning at FPU.v(27): truncated value with size 32 to match size of target (3)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603020 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FPU.v(28) " "Verilog HDL assignment warning at FPU.v(28): truncated value with size 32 to match size of target (2)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603020 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(30) " "Verilog HDL assignment warning at FPU.v(30): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(31) " "Verilog HDL assignment warning at FPU.v(31): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(32) " "Verilog HDL assignment warning at FPU.v(32): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(34) " "Verilog HDL assignment warning at FPU.v(34): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(35) " "Verilog HDL assignment warning at FPU.v(35): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(36) " "Verilog HDL assignment warning at FPU.v(36): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(40) " "Verilog HDL assignment warning at FPU.v(40): truncated value with size 32 to match size of target (8)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603021 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(69) " "Verilog HDL assignment warning at FPU.v(69): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPU.v(85) " "Verilog HDL assignment warning at FPU.v(85): truncated value with size 32 to match size of target (10)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(130) " "Verilog HDL assignment warning at FPU.v(130): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FPU.v(143) " "Verilog HDL assignment warning at FPU.v(143): truncated value with size 32 to match size of target (10)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 FPU.v(150) " "Verilog HDL assignment warning at FPU.v(150): truncated value with size 32 to match size of target (25)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(158) " "Verilog HDL assignment warning at FPU.v(158): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(162) " "Verilog HDL assignment warning at FPU.v(162): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FPU.v(165) " "Verilog HDL assignment warning at FPU.v(165): truncated value with size 32 to match size of target (1)" {  } { { "11_20_FloatingPoint_Postings/FPU.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/11_20_FloatingPoint_Postings/FPU.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512085603022 "|MiniS08|FPU:S08fpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S08ram S08ram:ram " "Elaborating entity \"S08ram\" for hierarchy \"S08ram:ram\"" {  } { { "10_22_Postings/MiniS08.v" "ram" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S08ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S08ram:ram\|altsyncram:altsyncram_component\"" {  } { { "S08ram.v" "altsyncram_component" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S08ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S08ram:ram\|altsyncram:altsyncram_component\"" {  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512085603102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S08ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"S08ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603104 ""}  } { { "S08ram.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512085603104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085603180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085603180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 S08ram:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"S08ram:ram\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S08rom S08rom:rom " "Elaborating entity \"S08rom\" for hierarchy \"S08rom:rom\"" {  } { { "10_22_Postings/MiniS08.v" "rom" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram S08rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"S08rom:rom\|altsyncram:altsyncram_component\"" {  } { { "S08rom.v" "altsyncram_component" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "S08rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"S08rom:rom\|altsyncram:altsyncram_component\"" {  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "S08rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"S08rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../11_20_FloatingPoint_Postings/MiniS08FPU.mif " "Parameter \"init_file\" = \"../11_20_FloatingPoint_Postings/MiniS08FPU.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603221 ""}  } { { "S08rom.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/S08rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512085603221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_14b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14b1 " "Found entity 1: altsyncram_14b1" {  } { { "db/altsyncram_14b1.tdf" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/db/altsyncram_14b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512085603296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512085603296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_14b1 S08rom:rom\|altsyncram:altsyncram_component\|altsyncram_14b1:auto_generated " "Elaborating entity \"altsyncram_14b1\" for hierarchy \"S08rom:rom\|altsyncram:altsyncram_component\|altsyncram_14b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512085603300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512085605815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr\[19\] GND " "Pin \"addr\[19\]\" is stuck at GND" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512085606480 "|MiniS08|addr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debugOut GND " "Pin \"debugOut\" is stuck at GND" {  } { { "10_22_Postings/MiniS08.v" "" { Text "H:/ECE 643/MiniS08/MiniS08_verilog/10_22_Postings/MiniS08.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512085606480 "|MiniS08|debugOut"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512085606480 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512085607352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/ECE 643/MiniS08/MiniS08_verilog/output_files/MiniS08.map.smsg " "Generated suppressed messages file H:/ECE 643/MiniS08/MiniS08_verilog/output_files/MiniS08.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512085607509 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512085608054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512085608054 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1296 " "Implemented 1296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512085608289 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512085608289 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1214 " "Implemented 1214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512085608289 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512085608289 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512085608289 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512085608371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 17:46:48 2017 " "Processing ended: Thu Nov 30 17:46:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512085608371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512085608371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512085608371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512085608371 ""}
