

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Fri Nov  3 04:18:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  202763521|  202811512|  2.028 sec|  2.028 sec|  202763522|  202811513|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |                  |       |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |     Instance     | Module|    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_conv1_fu_312  |conv1  |  90620660|  90643508|  0.906 sec|  0.906 sec|  90620660|  90643508|       no|
        |grp_conv2_fu_346  |conv2  |  94884906|  94909386|  0.949 sec|  0.949 sec|  94884906|  94909386|       no|
        |grp_conv3_fu_454  |conv3  |  17257942|  17258605|  0.173 sec|  0.173 sec|  17257942|  17258605|       no|
        +------------------+-------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      428|  305|   35630|  69073|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    352|    -|
|Register         |        -|    -|     672|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      428|  305|   36302|  69425|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       99|   84|      25|     98|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+-----+-------+-------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------+---------------+---------+-----+-------+-------+-----+
    |control_s_axi_U   |control_s_axi  |        0|    0|    736|   1320|    0|
    |grp_conv1_fu_312  |conv1          |       38|  259|  12919|  19710|    0|
    |grp_conv2_fu_346  |conv2          |      151|   30|   8264|  24123|    0|
    |grp_conv3_fu_454  |conv3          |      149|   16|   6915|  17910|    0|
    |gmem_m_axi_U      |gmem_m_axi     |        2|    0|    855|    791|    0|
    |i1_m_axi_U        |i1_m_axi       |        8|    0|    863|    801|    0|
    |i2_m_axi_U        |i2_m_axi       |        8|    0|    863|    801|    0|
    |i3_m_axi_U        |i3_m_axi       |       16|    0|    838|    704|    0|
    |o_m_axi_U         |o_m_axi        |       16|    0|    838|    704|    0|
    |w1_m_axi_U        |w1_m_axi       |        8|    0|    863|    801|    0|
    |w2_m_axi_U        |w2_m_axi       |       16|    0|    838|    704|    0|
    |w3_m_axi_U        |w3_m_axi       |       16|    0|    838|    704|    0|
    +------------------+---------------+---------+-----+-------+-------+-----+
    |Total             |               |      428|  305|  35630|  69073|    0|
    +------------------+---------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  65|         15|    1|         15|
    |gmem_ARADDR    |  20|          4|   64|        256|
    |gmem_ARLEN     |  20|          4|   32|        128|
    |gmem_ARVALID   |  20|          4|    1|          4|
    |gmem_RREADY    |  20|          4|    1|          4|
    |gmem_blk_n_AR  |   9|          2|    1|          2|
    |gmem_blk_n_R   |   9|          2|    1|          2|
    |i1_ARVALID     |   9|          2|    1|          2|
    |i1_RREADY      |   9|          2|    1|          2|
    |i2_ARVALID     |   9|          2|    1|          2|
    |i2_AWVALID     |   9|          2|    1|          2|
    |i2_BREADY      |   9|          2|    1|          2|
    |i2_RREADY      |   9|          2|    1|          2|
    |i2_WVALID      |   9|          2|    1|          2|
    |i3_ARVALID     |   9|          2|    1|          2|
    |i3_AWVALID     |   9|          2|    1|          2|
    |i3_BREADY      |   9|          2|    1|          2|
    |i3_RREADY      |   9|          2|    1|          2|
    |i3_WVALID      |   9|          2|    1|          2|
    |o_AWVALID      |   9|          2|    1|          2|
    |o_BREADY       |   9|          2|    1|          2|
    |o_WVALID       |   9|          2|    1|          2|
    |w1_ARVALID     |   9|          2|    1|          2|
    |w1_RREADY      |   9|          2|    1|          2|
    |w2_ARVALID     |   9|          2|    1|          2|
    |w2_RREADY      |   9|          2|    1|          2|
    |w3_ARVALID     |   9|          2|    1|          2|
    |w3_RREADY      |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 352|         77|  122|        453|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  14|   0|   14|          0|
    |conv1_biases_read_reg_535        |  64|   0|   64|          0|
    |conv1_output_ftmap_read_reg_529  |  64|   0|   64|          0|
    |conv1_weights_read_reg_540       |  64|   0|   64|          0|
    |conv2_biases_read_reg_519        |  64|   0|   64|          0|
    |conv2_output_ftmap_read_reg_513  |  64|   0|   64|          0|
    |conv2_weights_read_reg_524       |  64|   0|   64|          0|
    |conv3_weights_read_reg_508       |  64|   0|   64|          0|
    |empty_reg_556                    |  15|   0|   15|          0|
    |gmem_addr_reg_550                |  64|   0|   64|          0|
    |grp_conv1_fu_312_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv2_fu_346_ap_start_reg    |   1|   0|    1|          0|
    |grp_conv3_fu_454_ap_start_reg    |   1|   0|    1|          0|
    |input_ftmap_read_reg_545         |  64|   0|   64|          0|
    |output_ftmap_read_reg_503        |  64|   0|   64|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 672|   0|  672|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|         srcnn|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|         srcnn|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|            i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_AWLEN         |  out|    8|       m_axi|            i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|            i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|            i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_ARLEN         |  out|    8|       m_axi|            i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|            i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|            i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|            i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|            i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|            i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|            i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|            i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|            i1|       pointer|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|            w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_AWLEN         |  out|    8|       m_axi|            w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|            w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|            w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_ARLEN         |  out|    8|       m_axi|            w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|            w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|            w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|            w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|            w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|            w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|            w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|            w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|            w1|       pointer|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|            i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_AWLEN         |  out|    8|       m_axi|            i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|            i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|            i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_ARLEN         |  out|    8|       m_axi|            i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|            i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|            i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|            i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|            i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|            i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|            i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|            i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|            i2|       pointer|
|m_axi_w2_AWVALID       |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWREADY       |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWADDR        |  out|   64|       m_axi|            w2|       pointer|
|m_axi_w2_AWID          |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_AWLEN         |  out|    8|       m_axi|            w2|       pointer|
|m_axi_w2_AWSIZE        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_AWBURST       |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_AWLOCK        |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_AWCACHE       |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWPROT        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_AWQOS         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWREGION      |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_AWUSER        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WVALID        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WREADY        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WDATA         |  out|   32|       m_axi|            w2|       pointer|
|m_axi_w2_WSTRB         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_WLAST         |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WID           |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_WUSER         |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARVALID       |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARREADY       |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARADDR        |  out|   64|       m_axi|            w2|       pointer|
|m_axi_w2_ARID          |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_ARLEN         |  out|    8|       m_axi|            w2|       pointer|
|m_axi_w2_ARSIZE        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_ARBURST       |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_ARLOCK        |  out|    2|       m_axi|            w2|       pointer|
|m_axi_w2_ARCACHE       |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARPROT        |  out|    3|       m_axi|            w2|       pointer|
|m_axi_w2_ARQOS         |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARREGION      |  out|    4|       m_axi|            w2|       pointer|
|m_axi_w2_ARUSER        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RVALID        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RREADY        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RDATA         |   in|   32|       m_axi|            w2|       pointer|
|m_axi_w2_RLAST         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RID           |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RUSER         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_RRESP         |   in|    2|       m_axi|            w2|       pointer|
|m_axi_w2_BVALID        |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BREADY        |  out|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BRESP         |   in|    2|       m_axi|            w2|       pointer|
|m_axi_w2_BID           |   in|    1|       m_axi|            w2|       pointer|
|m_axi_w2_BUSER         |   in|    1|       m_axi|            w2|       pointer|
|m_axi_i3_AWVALID       |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWREADY       |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWADDR        |  out|   64|       m_axi|            i3|       pointer|
|m_axi_i3_AWID          |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_AWLEN         |  out|    8|       m_axi|            i3|       pointer|
|m_axi_i3_AWSIZE        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_AWBURST       |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_AWLOCK        |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_AWCACHE       |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWPROT        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_AWQOS         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWREGION      |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_AWUSER        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WVALID        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WREADY        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WDATA         |  out|   32|       m_axi|            i3|       pointer|
|m_axi_i3_WSTRB         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_WLAST         |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WID           |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_WUSER         |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARVALID       |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARREADY       |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARADDR        |  out|   64|       m_axi|            i3|       pointer|
|m_axi_i3_ARID          |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_ARLEN         |  out|    8|       m_axi|            i3|       pointer|
|m_axi_i3_ARSIZE        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_ARBURST       |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_ARLOCK        |  out|    2|       m_axi|            i3|       pointer|
|m_axi_i3_ARCACHE       |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARPROT        |  out|    3|       m_axi|            i3|       pointer|
|m_axi_i3_ARQOS         |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARREGION      |  out|    4|       m_axi|            i3|       pointer|
|m_axi_i3_ARUSER        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RVALID        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RREADY        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RDATA         |   in|   32|       m_axi|            i3|       pointer|
|m_axi_i3_RLAST         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RID           |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RUSER         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_RRESP         |   in|    2|       m_axi|            i3|       pointer|
|m_axi_i3_BVALID        |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BREADY        |  out|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BRESP         |   in|    2|       m_axi|            i3|       pointer|
|m_axi_i3_BID           |   in|    1|       m_axi|            i3|       pointer|
|m_axi_i3_BUSER         |   in|    1|       m_axi|            i3|       pointer|
|m_axi_w3_AWVALID       |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWREADY       |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWADDR        |  out|   64|       m_axi|            w3|       pointer|
|m_axi_w3_AWID          |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_AWLEN         |  out|    8|       m_axi|            w3|       pointer|
|m_axi_w3_AWSIZE        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_AWBURST       |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_AWLOCK        |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_AWCACHE       |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWPROT        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_AWQOS         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWREGION      |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_AWUSER        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WVALID        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WREADY        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WDATA         |  out|   32|       m_axi|            w3|       pointer|
|m_axi_w3_WSTRB         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_WLAST         |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WID           |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_WUSER         |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARVALID       |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARREADY       |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARADDR        |  out|   64|       m_axi|            w3|       pointer|
|m_axi_w3_ARID          |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_ARLEN         |  out|    8|       m_axi|            w3|       pointer|
|m_axi_w3_ARSIZE        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_ARBURST       |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_ARLOCK        |  out|    2|       m_axi|            w3|       pointer|
|m_axi_w3_ARCACHE       |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARPROT        |  out|    3|       m_axi|            w3|       pointer|
|m_axi_w3_ARQOS         |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARREGION      |  out|    4|       m_axi|            w3|       pointer|
|m_axi_w3_ARUSER        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RVALID        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RREADY        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RDATA         |   in|   32|       m_axi|            w3|       pointer|
|m_axi_w3_RLAST         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RID           |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RUSER         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_RRESP         |   in|    2|       m_axi|            w3|       pointer|
|m_axi_w3_BVALID        |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BREADY        |  out|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BRESP         |   in|    2|       m_axi|            w3|       pointer|
|m_axi_w3_BID           |   in|    1|       m_axi|            w3|       pointer|
|m_axi_w3_BUSER         |   in|    1|       m_axi|            w3|       pointer|
|m_axi_o_AWVALID        |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_AWREADY        |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_AWADDR         |  out|   64|       m_axi|             o|       pointer|
|m_axi_o_AWID           |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_AWLEN          |  out|    8|       m_axi|             o|       pointer|
|m_axi_o_AWSIZE         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_AWBURST        |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_AWLOCK         |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_AWCACHE        |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWPROT         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_AWQOS          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWREGION       |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_AWUSER         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WVALID         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WREADY         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_WDATA          |  out|   32|       m_axi|             o|       pointer|
|m_axi_o_WSTRB          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_WLAST          |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WID            |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_WUSER          |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARVALID        |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARREADY        |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_ARADDR         |  out|   64|       m_axi|             o|       pointer|
|m_axi_o_ARID           |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_ARLEN          |  out|    8|       m_axi|             o|       pointer|
|m_axi_o_ARSIZE         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_ARBURST        |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_ARLOCK         |  out|    2|       m_axi|             o|       pointer|
|m_axi_o_ARCACHE        |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARPROT         |  out|    3|       m_axi|             o|       pointer|
|m_axi_o_ARQOS          |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARREGION       |  out|    4|       m_axi|             o|       pointer|
|m_axi_o_ARUSER         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_RVALID         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RREADY         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_RDATA          |   in|   32|       m_axi|             o|       pointer|
|m_axi_o_RLAST          |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RID            |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RUSER          |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_RRESP          |   in|    2|       m_axi|             o|       pointer|
|m_axi_o_BVALID         |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_BREADY         |  out|    1|       m_axi|             o|       pointer|
|m_axi_o_BRESP          |   in|    2|       m_axi|             o|       pointer|
|m_axi_o_BID            |   in|    1|       m_axi|             o|       pointer|
|m_axi_o_BUSER          |   in|    1|       m_axi|             o|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:10]   --->   Operation 15 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:10]   --->   Operation 16 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:10]   --->   Operation 17 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv2_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_output_ftmap" [src/srcnn.cpp:10]   --->   Operation 18 'read' 'conv2_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:10]   --->   Operation 19 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:10]   --->   Operation 20 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%conv1_output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_output_ftmap" [src/srcnn.cpp:10]   --->   Operation 21 'read' 'conv1_output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:10]   --->   Operation 22 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:10]   --->   Operation 23 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:10]   --->   Operation 24 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln44 = call void @conv1, i16 %i1, i64 %input_ftmap_read, i16 %w1, i64 %conv1_weights_read, i16 %gmem, i64 %conv1_biases_read, i16 %i2, i64 %conv1_output_ftmap_read, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/srcnn.cpp:44]   --->   Operation 25 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv3_biases_read, i32 1, i32 63" [src/srcnn.cpp:10]   --->   Operation 26 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast" [src/srcnn.cpp:10]   --->   Operation 27 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast" [src/srcnn.cpp:10]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln44 = call void @conv1, i16 %i1, i64 %input_ftmap_read, i16 %w1, i64 %conv1_weights_read, i16 %gmem, i64 %conv1_biases_read, i16 %i2, i64 %conv1_output_ftmap_read, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2, i12 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2" [src/srcnn.cpp:44]   --->   Operation 29 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln47 = call void @conv2, i16 %i2, i64 %conv1_output_ftmap_read, i32 %w2, i64 %conv2_weights_read, i16 %gmem, i64 %conv2_biases_read, i32 %i3, i64 %conv2_output_ftmap_read, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/srcnn.cpp:47]   --->   Operation 30 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln47 = call void @conv2, i16 %i2, i64 %conv1_output_ftmap_read, i32 %w2, i64 %conv2_weights_read, i16 %gmem, i64 %conv2_biases_read, i32 %i3, i64 %conv2_output_ftmap_read, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/srcnn.cpp:47]   --->   Operation 31 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 32 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 32 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 33 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 33 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 34 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 34 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 35 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 35 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 36 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 36 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 37 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 37 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 38 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 38 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 39 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1" [src/srcnn.cpp:10]   --->   Operation 39 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 40 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr" [src/srcnn.cpp:10]   --->   Operation 40 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i16 %gmem_addr_read" [src/srcnn.cpp:10]   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln50 = call void @conv3, i32 %i3, i64 %conv2_output_ftmap_read, i32 %w3, i64 %conv3_weights_read, i15 %empty, i32 %o, i64 %output_ftmap_read, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i18 %weight_buffer_0, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/srcnn.cpp:50]   --->   Operation 42 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_22" [src/srcnn.cpp:8]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_5, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i1"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_25, void @empty_15, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_27, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %i2"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_35, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w2"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_31, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %i3"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %w3"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_6, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_30, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %o"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_10, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_23, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_26, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_21, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_output_ftmap, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_12, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_4, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_8, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_output_ftmap, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_9, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_7, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_3, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_32, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_28, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 81 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln50 = call void @conv3, i32 %i3, i64 %conv2_output_ftmap_read, i32 %w3, i64 %conv3_weights_read, i15 %empty, i32 %o, i64 %output_ftmap_read, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3, i32 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2, i18 %weight_buffer_0, i24 %conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1, i24 %conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255" [src/srcnn.cpp:50]   --->   Operation 82 'call' 'call_ln50' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [src/srcnn.cpp:51]   --->   Operation 83 'ret' 'ret_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ weight_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ weight_buffer_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_read          (read                  ) [ 001111111111111]
conv3_biases_read          (read                  ) [ 000000000000000]
conv3_weights_read         (read                  ) [ 001111111111111]
conv2_output_ftmap_read    (read                  ) [ 001111111111111]
conv2_biases_read          (read                  ) [ 001110000000000]
conv2_weights_read         (read                  ) [ 001110000000000]
conv1_output_ftmap_read    (read                  ) [ 001110000000000]
conv1_biases_read          (read                  ) [ 001000000000000]
conv1_weights_read         (read                  ) [ 001000000000000]
input_ftmap_read           (read                  ) [ 001000000000000]
p_cast                     (partselect            ) [ 000000000000000]
p_cast_cast                (sext                  ) [ 000000000000000]
gmem_addr                  (getelementptr         ) [ 001111111111110]
call_ln44                  (call                  ) [ 000000000000000]
call_ln47                  (call                  ) [ 000000000000000]
gmem_load_req              (readreq               ) [ 000000000000000]
gmem_addr_read             (read                  ) [ 000000000000000]
empty                      (trunc                 ) [ 000000000000001]
spectopmodule_ln8          (spectopmodule         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbitsmap_ln0            (specbitsmap           ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specinterface_ln0          (specinterface         ) [ 000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000000000]
call_ln50                  (call                  ) [ 000000000000000]
ret_ln51                   (ret                   ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="i2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="o">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_ftmap">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_weights">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_biases">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_output_ftmap">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv2_weights">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv2_biases">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv2_output_ftmap">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv3_weights">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv3_biases">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_ftmap">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="weight_buffer">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="weight_buffer_0">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="240" class="1004" name="output_ftmap_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv3_biases_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv3_weights_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv2_output_ftmap_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="conv2_biases_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_biases_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv2_weights_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="conv1_output_ftmap_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv1_biases_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_biases_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="conv1_weights_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="input_ftmap_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="64" slack="0"/>
<pin id="296" dir="0" index="1" bw="64" slack="0"/>
<pin id="297" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_readreq_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="4"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="gmem_addr_read_read_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="12"/>
<pin id="310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_conv1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="64" slack="0"/>
<pin id="316" dir="0" index="3" bw="16" slack="0"/>
<pin id="317" dir="0" index="4" bw="64" slack="0"/>
<pin id="318" dir="0" index="5" bw="16" slack="0"/>
<pin id="319" dir="0" index="6" bw="64" slack="0"/>
<pin id="320" dir="0" index="7" bw="16" slack="0"/>
<pin id="321" dir="0" index="8" bw="64" slack="0"/>
<pin id="322" dir="0" index="9" bw="12" slack="0"/>
<pin id="323" dir="0" index="10" bw="12" slack="0"/>
<pin id="324" dir="0" index="11" bw="12" slack="0"/>
<pin id="325" dir="0" index="12" bw="12" slack="0"/>
<pin id="326" dir="0" index="13" bw="12" slack="0"/>
<pin id="327" dir="0" index="14" bw="16" slack="0"/>
<pin id="328" dir="0" index="15" bw="16" slack="0"/>
<pin id="329" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_conv2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="0" index="2" bw="64" slack="2"/>
<pin id="350" dir="0" index="3" bw="32" slack="0"/>
<pin id="351" dir="0" index="4" bw="64" slack="2"/>
<pin id="352" dir="0" index="5" bw="16" slack="0"/>
<pin id="353" dir="0" index="6" bw="64" slack="2"/>
<pin id="354" dir="0" index="7" bw="32" slack="0"/>
<pin id="355" dir="0" index="8" bw="64" slack="2"/>
<pin id="356" dir="0" index="9" bw="16" slack="0"/>
<pin id="357" dir="0" index="10" bw="16" slack="0"/>
<pin id="358" dir="0" index="11" bw="16" slack="0"/>
<pin id="359" dir="0" index="12" bw="16" slack="0"/>
<pin id="360" dir="0" index="13" bw="16" slack="0"/>
<pin id="361" dir="0" index="14" bw="16" slack="0"/>
<pin id="362" dir="0" index="15" bw="16" slack="0"/>
<pin id="363" dir="0" index="16" bw="16" slack="0"/>
<pin id="364" dir="0" index="17" bw="16" slack="0"/>
<pin id="365" dir="0" index="18" bw="16" slack="0"/>
<pin id="366" dir="0" index="19" bw="16" slack="0"/>
<pin id="367" dir="0" index="20" bw="16" slack="0"/>
<pin id="368" dir="0" index="21" bw="16" slack="0"/>
<pin id="369" dir="0" index="22" bw="16" slack="0"/>
<pin id="370" dir="0" index="23" bw="16" slack="0"/>
<pin id="371" dir="0" index="24" bw="16" slack="0"/>
<pin id="372" dir="0" index="25" bw="16" slack="0"/>
<pin id="373" dir="0" index="26" bw="16" slack="0"/>
<pin id="374" dir="0" index="27" bw="16" slack="0"/>
<pin id="375" dir="0" index="28" bw="16" slack="0"/>
<pin id="376" dir="0" index="29" bw="16" slack="0"/>
<pin id="377" dir="0" index="30" bw="16" slack="0"/>
<pin id="378" dir="0" index="31" bw="16" slack="0"/>
<pin id="379" dir="0" index="32" bw="16" slack="0"/>
<pin id="380" dir="0" index="33" bw="16" slack="0"/>
<pin id="381" dir="0" index="34" bw="16" slack="0"/>
<pin id="382" dir="0" index="35" bw="16" slack="0"/>
<pin id="383" dir="0" index="36" bw="16" slack="0"/>
<pin id="384" dir="0" index="37" bw="16" slack="0"/>
<pin id="385" dir="0" index="38" bw="16" slack="0"/>
<pin id="386" dir="0" index="39" bw="32" slack="0"/>
<pin id="387" dir="0" index="40" bw="32" slack="0"/>
<pin id="388" dir="0" index="41" bw="32" slack="0"/>
<pin id="389" dir="0" index="42" bw="32" slack="0"/>
<pin id="390" dir="0" index="43" bw="32" slack="0"/>
<pin id="391" dir="0" index="44" bw="32" slack="0"/>
<pin id="392" dir="0" index="45" bw="32" slack="0"/>
<pin id="393" dir="0" index="46" bw="32" slack="0"/>
<pin id="394" dir="0" index="47" bw="32" slack="0"/>
<pin id="395" dir="0" index="48" bw="32" slack="0"/>
<pin id="396" dir="0" index="49" bw="32" slack="0"/>
<pin id="397" dir="0" index="50" bw="32" slack="0"/>
<pin id="398" dir="0" index="51" bw="32" slack="0"/>
<pin id="399" dir="0" index="52" bw="32" slack="0"/>
<pin id="400" dir="0" index="53" bw="32" slack="0"/>
<pin id="401" dir="0" index="54" bw="32" slack="0"/>
<pin id="402" dir="1" index="55" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln47/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_conv3_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="32" slack="0"/>
<pin id="457" dir="0" index="2" bw="64" slack="12"/>
<pin id="458" dir="0" index="3" bw="32" slack="0"/>
<pin id="459" dir="0" index="4" bw="64" slack="12"/>
<pin id="460" dir="0" index="5" bw="15" slack="0"/>
<pin id="461" dir="0" index="6" bw="32" slack="0"/>
<pin id="462" dir="0" index="7" bw="64" slack="12"/>
<pin id="463" dir="0" index="8" bw="32" slack="0"/>
<pin id="464" dir="0" index="9" bw="32" slack="0"/>
<pin id="465" dir="0" index="10" bw="18" slack="0"/>
<pin id="466" dir="0" index="11" bw="24" slack="0"/>
<pin id="467" dir="0" index="12" bw="24" slack="0"/>
<pin id="468" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln50/13 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="63" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="0" index="3" bw="7" slack="0"/>
<pin id="483" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_cast_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="63" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="gmem_addr_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="empty_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="503" class="1005" name="output_ftmap_read_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="12"/>
<pin id="505" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="508" class="1005" name="conv3_weights_read_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="64" slack="12"/>
<pin id="510" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="513" class="1005" name="conv2_output_ftmap_read_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="64" slack="2"/>
<pin id="515" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_output_ftmap_read "/>
</bind>
</comp>

<comp id="519" class="1005" name="conv2_biases_read_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="2"/>
<pin id="521" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_biases_read "/>
</bind>
</comp>

<comp id="524" class="1005" name="conv2_weights_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="2"/>
<pin id="526" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="529" class="1005" name="conv1_output_ftmap_read_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="1"/>
<pin id="531" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_ftmap_read "/>
</bind>
</comp>

<comp id="535" class="1005" name="conv1_biases_read_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_read "/>
</bind>
</comp>

<comp id="540" class="1005" name="conv1_weights_read_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="1"/>
<pin id="542" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

<comp id="545" class="1005" name="input_ftmap_read_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="gmem_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="4"/>
<pin id="552" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="empty_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="1"/>
<pin id="558" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="244"><net_src comp="152" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="152" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="152" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="152" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="28" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="152" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="26" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="152" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="152" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="152" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="152" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="152" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="16" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="164" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="158" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="311"><net_src comp="166" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="330"><net_src comp="154" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="332"><net_src comp="294" pin="2"/><net_sink comp="312" pin=2"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="334"><net_src comp="288" pin="2"/><net_sink comp="312" pin=4"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="312" pin=5"/></net>

<net id="336"><net_src comp="282" pin="2"/><net_sink comp="312" pin=6"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="312" pin=7"/></net>

<net id="338"><net_src comp="276" pin="2"/><net_sink comp="312" pin=8"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="312" pin=9"/></net>

<net id="340"><net_src comp="38" pin="0"/><net_sink comp="312" pin=10"/></net>

<net id="341"><net_src comp="40" pin="0"/><net_sink comp="312" pin=11"/></net>

<net id="342"><net_src comp="42" pin="0"/><net_sink comp="312" pin=12"/></net>

<net id="343"><net_src comp="44" pin="0"/><net_sink comp="312" pin=13"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="312" pin=14"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="312" pin=15"/></net>

<net id="403"><net_src comp="162" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="405"><net_src comp="8" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="406"><net_src comp="4" pin="0"/><net_sink comp="346" pin=5"/></net>

<net id="407"><net_src comp="10" pin="0"/><net_sink comp="346" pin=7"/></net>

<net id="408"><net_src comp="50" pin="0"/><net_sink comp="346" pin=9"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="346" pin=10"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="346" pin=11"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="346" pin=12"/></net>

<net id="412"><net_src comp="58" pin="0"/><net_sink comp="346" pin=13"/></net>

<net id="413"><net_src comp="60" pin="0"/><net_sink comp="346" pin=14"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="346" pin=15"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="346" pin=16"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="346" pin=17"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="346" pin=18"/></net>

<net id="418"><net_src comp="70" pin="0"/><net_sink comp="346" pin=19"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="346" pin=20"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="346" pin=21"/></net>

<net id="421"><net_src comp="76" pin="0"/><net_sink comp="346" pin=22"/></net>

<net id="422"><net_src comp="78" pin="0"/><net_sink comp="346" pin=23"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="346" pin=24"/></net>

<net id="424"><net_src comp="82" pin="0"/><net_sink comp="346" pin=25"/></net>

<net id="425"><net_src comp="84" pin="0"/><net_sink comp="346" pin=26"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="346" pin=27"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="346" pin=28"/></net>

<net id="428"><net_src comp="90" pin="0"/><net_sink comp="346" pin=29"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="346" pin=30"/></net>

<net id="430"><net_src comp="94" pin="0"/><net_sink comp="346" pin=31"/></net>

<net id="431"><net_src comp="96" pin="0"/><net_sink comp="346" pin=32"/></net>

<net id="432"><net_src comp="98" pin="0"/><net_sink comp="346" pin=33"/></net>

<net id="433"><net_src comp="100" pin="0"/><net_sink comp="346" pin=34"/></net>

<net id="434"><net_src comp="102" pin="0"/><net_sink comp="346" pin=35"/></net>

<net id="435"><net_src comp="104" pin="0"/><net_sink comp="346" pin=36"/></net>

<net id="436"><net_src comp="106" pin="0"/><net_sink comp="346" pin=37"/></net>

<net id="437"><net_src comp="108" pin="0"/><net_sink comp="346" pin=38"/></net>

<net id="438"><net_src comp="110" pin="0"/><net_sink comp="346" pin=39"/></net>

<net id="439"><net_src comp="112" pin="0"/><net_sink comp="346" pin=40"/></net>

<net id="440"><net_src comp="114" pin="0"/><net_sink comp="346" pin=41"/></net>

<net id="441"><net_src comp="116" pin="0"/><net_sink comp="346" pin=42"/></net>

<net id="442"><net_src comp="118" pin="0"/><net_sink comp="346" pin=43"/></net>

<net id="443"><net_src comp="120" pin="0"/><net_sink comp="346" pin=44"/></net>

<net id="444"><net_src comp="122" pin="0"/><net_sink comp="346" pin=45"/></net>

<net id="445"><net_src comp="124" pin="0"/><net_sink comp="346" pin=46"/></net>

<net id="446"><net_src comp="126" pin="0"/><net_sink comp="346" pin=47"/></net>

<net id="447"><net_src comp="128" pin="0"/><net_sink comp="346" pin=48"/></net>

<net id="448"><net_src comp="130" pin="0"/><net_sink comp="346" pin=49"/></net>

<net id="449"><net_src comp="132" pin="0"/><net_sink comp="346" pin=50"/></net>

<net id="450"><net_src comp="134" pin="0"/><net_sink comp="346" pin=51"/></net>

<net id="451"><net_src comp="136" pin="0"/><net_sink comp="346" pin=52"/></net>

<net id="452"><net_src comp="138" pin="0"/><net_sink comp="346" pin=53"/></net>

<net id="453"><net_src comp="140" pin="0"/><net_sink comp="346" pin=54"/></net>

<net id="469"><net_src comp="168" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="470"><net_src comp="10" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="471"><net_src comp="12" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="472"><net_src comp="14" pin="0"/><net_sink comp="454" pin=6"/></net>

<net id="473"><net_src comp="142" pin="0"/><net_sink comp="454" pin=8"/></net>

<net id="474"><net_src comp="144" pin="0"/><net_sink comp="454" pin=9"/></net>

<net id="475"><net_src comp="146" pin="0"/><net_sink comp="454" pin=10"/></net>

<net id="476"><net_src comp="148" pin="0"/><net_sink comp="454" pin=11"/></net>

<net id="477"><net_src comp="150" pin="0"/><net_sink comp="454" pin=12"/></net>

<net id="484"><net_src comp="156" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="246" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="158" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="160" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="491"><net_src comp="478" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="4" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="488" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="307" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="454" pin=5"/></net>

<net id="506"><net_src comp="240" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="454" pin=7"/></net>

<net id="511"><net_src comp="252" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="516"><net_src comp="258" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="346" pin=8"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="522"><net_src comp="264" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="346" pin=6"/></net>

<net id="527"><net_src comp="270" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="346" pin=4"/></net>

<net id="532"><net_src comp="276" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="312" pin=8"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="538"><net_src comp="282" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="312" pin=6"/></net>

<net id="543"><net_src comp="288" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="548"><net_src comp="294" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="553"><net_src comp="492" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="559"><net_src comp="498" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="454" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {1 2 }
	Port: i3 | {3 4 }
	Port: o | {13 14 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 | {1 2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 | {1 2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1 | {1 2 }
	Port: p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s | {1 2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {1 2 }
	Port: conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {1 2 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13 | {3 4 }
	Port: weight_buffer | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {3 4 }
	Port: conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {3 4 }
	Port: conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {3 4 }
	Port: p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {3 4 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {13 14 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {13 14 }
	Port: weight_buffer_0 | {13 14 }
	Port: conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 }
	Port: conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 }
 - Input state : 
	Port: srcnn : i1 | {1 2 }
	Port: srcnn : w1 | {1 2 }
	Port: srcnn : gmem | {1 2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: srcnn : i2 | {3 4 }
	Port: srcnn : w2 | {3 4 }
	Port: srcnn : i3 | {13 14 }
	Port: srcnn : w3 | {13 14 }
	Port: srcnn : input_ftmap | {1 }
	Port: srcnn : conv1_weights | {1 }
	Port: srcnn : conv1_biases | {1 }
	Port: srcnn : conv1_output_ftmap | {1 }
	Port: srcnn : conv2_weights | {1 }
	Port: srcnn : conv2_biases | {1 }
	Port: srcnn : conv2_output_ftmap | {1 }
	Port: srcnn : conv3_weights | {1 }
	Port: srcnn : conv3_biases | {1 }
	Port: srcnn : output_ftmap | {1 }
	Port: srcnn : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4 | {1 2 }
	Port: srcnn : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2 | {1 2 }
	Port: srcnn : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1 | {1 2 }
	Port: srcnn : p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s | {1 2 }
	Port: srcnn : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1 | {1 2 }
	Port: srcnn : conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2 | {1 2 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13 | {3 4 }
	Port: srcnn : weight_buffer | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1 | {3 4 }
	Port: srcnn : conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7 | {3 4 }
	Port: srcnn : conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1 | {3 4 }
	Port: srcnn : p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 | {3 4 }
	Port: srcnn : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3 | {13 14 }
	Port: srcnn : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2 | {13 14 }
	Port: srcnn : weight_buffer_0 | {13 14 }
	Port: srcnn : conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1 | {13 14 }
	Port: srcnn : conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255 | {13 14 }
  - Chain level:
	State 1
		p_cast_cast : 1
		gmem_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		call_ln50 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           grp_conv1_fu_312          |   259   | 174.022 |  24374  |  23146  |
|   call   |           grp_conv2_fu_346          |    30   | 136.246 |  14659  |  17610  |
|          |           grp_conv3_fu_454          |    16   | 27.9857 |  14702  |  14833  |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |    output_ftmap_read_read_fu_240    |    0    |    0    |    0    |    0    |
|          |    conv3_biases_read_read_fu_246    |    0    |    0    |    0    |    0    |
|          |    conv3_weights_read_read_fu_252   |    0    |    0    |    0    |    0    |
|          | conv2_output_ftmap_read_read_fu_258 |    0    |    0    |    0    |    0    |
|          |    conv2_biases_read_read_fu_264    |    0    |    0    |    0    |    0    |
|   read   |    conv2_weights_read_read_fu_270   |    0    |    0    |    0    |    0    |
|          | conv1_output_ftmap_read_read_fu_276 |    0    |    0    |    0    |    0    |
|          |    conv1_biases_read_read_fu_282    |    0    |    0    |    0    |    0    |
|          |    conv1_weights_read_read_fu_288   |    0    |    0    |    0    |    0    |
|          |     input_ftmap_read_read_fu_294    |    0    |    0    |    0    |    0    |
|          |      gmem_addr_read_read_fu_307     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|  readreq |          grp_readreq_fu_300         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|partselect|            p_cast_fu_478            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |          p_cast_cast_fu_488         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   trunc  |             empty_fu_498            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |   305   | 338.254 |  53735  |  55589  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                                    |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------------------------------------------------------------------------+--------+--------+--------+--------+
|            conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2           |   16   |    0   |    0   |    -   |
|           conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1          |   16   |    0   |    0   |    -   |
|           conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2          |    2   |    0   |    0   |    0   |
|           conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3          |    2   |    0   |    0   |    0   |
|           conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4          |    2   |    0   |    0   |    0   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8           |    2   |    0   |    0   |    -   |
|           conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9           |    2   |    0   |    0   |    -   |
|      conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255      |    2   |    0   |    0   |    -   |
|           conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1           |    2   |    0   |    0   |    -   |
|           conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2           |   72   |    0   |    0   |    0   |
|           conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3           |   72   |    0   |    0   |    0   |
|      conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255      |    2   |    0   |    0   |    -   |
| p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1 |    -   |   24   |   61   |    -   |
| p_ZZ5conv1PA255_A255_8ap_fixedILi12ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s |    -   |   24   |   61   |    -   |
|  p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1 |    2   |    0   |    0   |    -   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1|    2   |    0   |    0   |    -   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_10|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_11|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_12|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_13|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_14|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_15|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_16|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_17|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_18|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_19|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2|    2   |    0   |    0   |    -   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_20|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_21|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_22|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_23|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_24|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_25|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_26|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_27|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_28|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_29|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3|    2   |    0   |    0   |    -   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_30|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_31|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_32|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_33|    4   |    0   |    0   |    0   |
|p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_34|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4|    2   |    0   |    0   |    -   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8|    4   |    0   |    0   |    0   |
| p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9|    4   |    0   |    0   |    0   |
|                                    weight_buffer                                   |    1   |    0   |    0   |    0   |
|                                   weight_buffer_0                                  |    1   |    0   |    0   |    0   |
+------------------------------------------------------------------------------------+--------+--------+--------+--------+
|                                        Total                                       |   338  |   48   |   122  |    0   |
+------------------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   conv1_biases_read_reg_535   |   64   |
|conv1_output_ftmap_read_reg_529|   64   |
|   conv1_weights_read_reg_540  |   64   |
|   conv2_biases_read_reg_519   |   64   |
|conv2_output_ftmap_read_reg_513|   64   |
|   conv2_weights_read_reg_524  |   64   |
|   conv3_weights_read_reg_508  |   64   |
|         empty_reg_556         |   15   |
|       gmem_addr_reg_550       |   16   |
|    input_ftmap_read_reg_545   |   64   |
|   output_ftmap_read_reg_503   |   64   |
+-------------------------------+--------+
|             Total             |   607  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_conv1_fu_312 |  p2  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_312 |  p4  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_312 |  p6  |   2  |  64  |   128  ||    9    |
| grp_conv1_fu_312 |  p8  |   2  |  64  |   128  ||    9    |
| grp_conv3_fu_454 |  p5  |   2  |  15  |   30   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   542  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   305  |   338  |  53735 |  55589 |    -   |
|   Memory  |   338  |    -   |    -   |   48   |   122  |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   45   |    -   |
|  Register |    -   |    -   |    -   |   607  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   338  |   305  |   340  |  54390 |  55756 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
