C51 COMPILER V8.08   DIGITAL_FILTER                                                        05/09/2019 14:05:23 PAGE 1   


C51 COMPILER V8.08, COMPILATION OF MODULE DIGITAL_FILTER
OBJECT MODULE PLACED IN Digital Filter.OBJ
COMPILER INVOKED BY: C:\SiLabs\MCU\IDEfiles\C51\BIN\C51.exe Digital Filter.c DB OE BR

line level    source

   1          #include <compiler_defs.h>
   2          #include <C8051F020_defs.h>
   3          
   4          
   5          void ADC0_function(void){
   6   1          // reference control reg
   7   1              REF0CN = 0x03;   //internal reference voltage + internal bias genertaor w b zero ba2y el register
   8   1      
   9   1              // configuration reg for ADC0
  10   1              ADC0CF = 0x00; // awel 3 bits equal zero to make gain=0, other 5 to make conv. clk= sys clk
  11   1      
  12   1          //mux 0 configuration
  13   1              AMX0CF = 0x00;                   // set zeros 3alshan independent
  14   1              // selection
  15   1              AMX0SL = 0x02;                   // 3alshan a5tar el AIN2
  16   1              ADC0CN = 0x81;                   // ADC Control // el 8 3alshan a5ly el mode TH=ta5od 8 bit w el TL = a5od 4 bit
  17   1      }
  18          
  19          void DAC0_function(void){
  20   1              DAC0CN = 0x84; // enable the 7th bit and data into high then low 
  21   1              
  22   1      }
  23          
  24          unsigned int input[3] = {0,0,0};
  25          
  26          
  27          void init_intClock(void)
  28          {
  29   1              OSCXCN = 0x00;
  30   1              OSCICN = 0x14; // should be put as 0x14 to make it work  but originally is it 0x04
  31   1              while (!(OSCICN & 0x10)); // Wait till IFRDY ( bit no 4 ) pin is set    , not working ,why if ^4 is 0
  32   1              /* Missing Clock Enable Bit(7) is 0 ( disabled) 
  33   1                bits [ 1 : 0] are 10 for 2MHz
  34   1                bit (2) is 1 to enable internal clock
  35   1                bit (3) is 0 to disable external clock
  36   1                */
  37   1      }
  38          
  39          
  40          void main(void){
  41   1      
  42   1      WDTCN = 0xde;
  43   1      WDTCN = 0xad;
  44   1      init_intClock();
  45   1      ADC0_function();
  46   1      DAC0_function();
  47   1      
  48   1      XBR2 = 0x40; // to take input from ADC0  
  49   1      
  50   1              while(1){
  51   2              AD0BUSY = 1; //start AD conversion
  52   2              while(!AD0INT);
  53   2              AD0INT = 0;  //clr flag
  54   2              input[0] = input[1];
  55   2              input[1] = input[2];
C51 COMPILER V8.08   DIGITAL_FILTER                                                        05/09/2019 14:05:23 PAGE 2   

  56   2              input[2]= ADC0;
  57   2              DAC0 = (input[2] + input[1]); // --> LPF
  58   2              //DAC0 = (input[2] + input [0]); --> Notch Filter
  59   2              //DAC0 = (input[2] - input [1]); --> HPF 
  60   2      
  61   2              }
  62   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =     89    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      6    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
