
*** Running vivado
    with args -log voter_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source voter_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source voter_wrapper.tcl -notrace
Command: link_design -top voter_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1126.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/constrs_1/new/clk_constraint.xdc]
Finished Parsing XDC File [C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.srcs/constrs_1/new/clk_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1126.723 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1126.723 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 511d81cb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1578.121 ; gain = 451.398

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 511d81cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 511d81cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b3077987

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b3077987

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b3077987

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b3077987

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1787.824 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c57ce646

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1787.824 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c57ce646

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1787.824 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c57ce646

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.824 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.824 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: c57ce646

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1787.824 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1787.824 ; gain = 661.102
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file voter_wrapper_drc_opted.rpt -pb voter_wrapper_drc_opted.pb -rpx voter_wrapper_drc_opted.rpx
Command: report_drc -file voter_wrapper_drc_opted.rpt -pb voter_wrapper_drc_opted.pb -rpx voter_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ea149b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1837.738 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f3a8ea4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b6afaa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b6afaa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b6afaa4c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1bc8a52f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.480 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 196094650

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.738 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: fda1126e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: ff42e380

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 2 Global Placement | Checksum: ff42e380

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12c3a262a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2339758ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e1543ec4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2792fd9fc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 242315dbe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20810caa3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a0f47f5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a0f47f5b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27bd00cb3

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.758 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 296ce8cfa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1837.738 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 22661a32f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27bd00cb3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.758. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 25711db26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25711db26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25711db26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 25711db26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1837.738 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1837.738 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22f7bc2cf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.738 ; gain = 0.000
Ending Placer Task | Checksum: 157efee44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1837.738 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1837.738 ; gain = 0.930
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1837.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file voter_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1837.738 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file voter_wrapper_utilization_placed.rpt -pb voter_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file voter_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1837.738 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1837.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8bdd1c4d ConstDB: 0 ShapeSum: cc12d1f7 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "voter_i[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[145]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[145]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[156]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[156]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[164]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[164]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[157]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[157]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[160]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[160]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[161]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[161]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[86]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[86]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[144]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[144]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[165]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[165]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[166]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[166]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[167]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[167]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[73]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[73]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[77]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[77]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[91]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[91]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[74]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[74]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[152]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[152]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[148]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[148]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[153]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[153]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[75]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[75]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[119]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[119]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[121]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[121]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[130]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[130]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[146]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[146]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[134]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[134]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[112]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[112]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[147]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[147]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[116]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[116]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[151]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[151]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[109]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[109]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[113]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[113]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[129]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[129]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "voter_i[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "voter_i[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 3d421e6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1875.914 ; gain = 33.051
Post Restoration Checksum: NetGraph: 286f7050 NumContArr: 14d2ae1e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3d421e6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3d421e6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3d421e6e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11faeb954

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.798  | TNS=0.000  | WHS=0.114  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1146196ce

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 287
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 287
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1146196ce

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887
Phase 3 Initial Routing | Checksum: 18e6c556a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.764  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f410488d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887
Phase 4 Rip-up And Reroute | Checksum: f410488d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f410488d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f410488d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887
Phase 5 Delay and Skew Optimization | Checksum: f410488d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bac62f3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.764  | TNS=0.000  | WHS=0.111  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bac62f3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887
Phase 6 Post Hold Fix | Checksum: bac62f3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0505349 %
  Global Horizontal Routing Utilization  = 0.0728401 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 192660072

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 192660072

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e2530dc3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.764  | TNS=0.000  | WHS=0.111  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e2530dc3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1896.750 ; gain = 53.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1896.750 ; gain = 59.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1896.852 ; gain = 0.102
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file voter_wrapper_drc_routed.rpt -pb voter_wrapper_drc_routed.pb -rpx voter_wrapper_drc_routed.rpx
Command: report_drc -file voter_wrapper_drc_routed.rpt -pb voter_wrapper_drc_routed.pb -rpx voter_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file voter_wrapper_methodology_drc_routed.rpt -pb voter_wrapper_methodology_drc_routed.pb -rpx voter_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file voter_wrapper_methodology_drc_routed.rpt -pb voter_wrapper_methodology_drc_routed.pb -rpx voter_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Dusan/Desktop/standby_sparing/standby_sparing.runs/impl_1/voter_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file voter_wrapper_power_routed.rpt -pb voter_wrapper_power_summary_routed.pb -rpx voter_wrapper_power_routed.rpx
Command: report_power -file voter_wrapper_power_routed.rpt -pb voter_wrapper_power_summary_routed.pb -rpx voter_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file voter_wrapper_route_status.rpt -pb voter_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file voter_wrapper_timing_summary_routed.rpt -pb voter_wrapper_timing_summary_routed.pb -rpx voter_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file voter_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file voter_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file voter_wrapper_bus_skew_routed.rpt -pb voter_wrapper_bus_skew_routed.pb -rpx voter_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Sep 18 18:05:20 2024...
