Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: SimpleCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SimpleCPU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SimpleCPU"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : SimpleCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VSCPU.v" in library work
Module <SimpleCPU> compiled
No errors in compilation
Analysis of file <"SimpleCPU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <SimpleCPU> in library <work> with parameters.
	ADDR_LEN = "00000000000000000000000000001110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <SimpleCPU>.
	ADDR_LEN = 32'sb00000000000000000000000000001110
WARNING:Xst:916 - "VSCPU.v" line 22: Delay is ignored for synthesis.
WARNING:Xst:916 - "VSCPU.v" line 23: Delay is ignored for synthesis.
WARNING:Xst:916 - "VSCPU.v" line 24: Delay is ignored for synthesis.
WARNING:Xst:916 - "VSCPU.v" line 25: Delay is ignored for synthesis.
WARNING:Xst:916 - "VSCPU.v" line 26: Delay is ignored for synthesis.
WARNING:Xst:915 - Message (916) is reported only 5 times for each module.
Module <SimpleCPU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SimpleCPU>.
    Related source file is "VSCPU.v".
WARNING:Xst:646 - Signal <num2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 14-bit register for signal <pCounter>.
    Found 32-bit adder for signal <data_toRAM$addsub0000>.
    Found 32-bit register for signal <num1>.
    Found 4-bit register for signal <opcode>.
    Found 14-bit register for signal <operand1>.
    Found 14-bit register for signal <operand2>.
    Found 14-bit adder for signal <pCounter$share0000> created at line 56.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  78 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <SimpleCPU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 5
 14-bit register                                       : 3
 32-bit register                                       : 1
 4-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 0000001
 001   | 0000010
 010   | 0000100
 011   | 0100000
 101   | 0010000
 110   | 0001000
 111   | 1000000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 32-bit adder                                          : 1
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <SimpleCPU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SimpleCPU, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : SimpleCPU.ngr
Top Level Output File Name         : SimpleCPU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 95

Cell Usage :
# BELS                             : 405
#      GND                         : 1
#      LUT2                        : 35
#      LUT2_D                      : 1
#      LUT3                        : 72
#      LUT3_D                      : 1
#      LUT4                        : 180
#      LUT4_D                      : 4
#      MULT_AND                    : 12
#      MUXCY                       : 52
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 85
#      FDR                         : 69
#      FDRS                        : 15
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 94
#      IBUF                        : 33
#      OBUF                        : 61
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      162  out of    960    16%  
 Number of Slice Flip Flops:             85  out of   1920     4%  
 Number of 4 input LUTs:                293  out of   1920    15%  
 Number of IOs:                          95
 Number of bonded IOBs:                  95  out of     83   114% (*) 
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.210ns (Maximum Frequency: 138.701MHz)
   Minimum input arrival time before clock: 7.873ns
   Maximum output required time after clock: 13.259ns
   Maximum combinational path delay: 11.752ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.210ns (frequency: 138.701MHz)
  Total number of paths / destination ports: 1081 / 100
-------------------------------------------------------------------------
Delay:               7.210ns (Levels of Logic = 17)
  Source:            state_FSM_FFd3 (FF)
  Destination:       pCounter_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd3 to pCounter_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             40   0.591   1.344  state_FSM_FFd3 (state_FSM_FFd3)
     LUT2:I1->O            1   0.704   0.424  pCounter_mux0001<0>1 (pCounter_mux0001<0>)
     LUT4:I3->O            1   0.704   0.000  Madd_pCounter_share0000_lut<0> (Madd_pCounter_share0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_pCounter_share0000_cy<0> (Madd_pCounter_share0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<1> (Madd_pCounter_share0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<2> (Madd_pCounter_share0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<3> (Madd_pCounter_share0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<4> (Madd_pCounter_share0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<5> (Madd_pCounter_share0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<6> (Madd_pCounter_share0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<7> (Madd_pCounter_share0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<8> (Madd_pCounter_share0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<9> (Madd_pCounter_share0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<10> (Madd_pCounter_share0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_pCounter_share0000_cy<11> (Madd_pCounter_share0000_cy<11>)
     MUXCY:CI->O           0   0.059   0.000  Madd_pCounter_share0000_cy<12> (Madd_pCounter_share0000_cy<12>)
     XORCY:CI->O           1   0.804   0.455  Madd_pCounter_share0000_xor<13> (pCounter_share0000<13>)
     LUT3:I2->O            1   0.704   0.000  pCounter_mux0000<13>111 (pCounter_mux0000<13>11)
     FDRS:D                    0.308          pCounter_13
    ----------------------------------------
    Total                      7.210ns (4.987ns logic, 2.223ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1163 / 168
-------------------------------------------------------------------------
Offset:              7.873ns (Levels of Logic = 12)
  Source:            data_fromRAM<8> (PAD)
  Destination:       pCounter_1 (FF)
  Destination Clock: clk rising

  Data Path: data_fromRAM<8> to pCounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  data_fromRAM_8_IBUF (data_fromRAM_8_IBUF)
     LUT4:I0->O            1   0.704   0.000  pCounter_cmp_eq0000_wg_lut<0> (pCounter_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  pCounter_cmp_eq0000_wg_cy<0> (pCounter_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  pCounter_cmp_eq0000_wg_cy<1> (pCounter_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  pCounter_cmp_eq0000_wg_cy<2> (pCounter_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  pCounter_cmp_eq0000_wg_cy<3> (pCounter_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  pCounter_cmp_eq0000_wg_cy<4> (pCounter_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  pCounter_cmp_eq0000_wg_cy<5> (pCounter_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  pCounter_cmp_eq0000_wg_cy<6> (pCounter_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          15   0.459   1.052  pCounter_cmp_eq0000_wg_cy<7> (pCounter_cmp_eq0000)
     LUT4_D:I2->O         13   0.704   1.062  pCounter_mux0000<0>11 (N3)
     LUT3:I1->O            1   0.704   0.000  pCounter_mux0000<1>111 (pCounter_mux0000<1>11)
     FDRS:D                    0.308          pCounter_1
    ----------------------------------------
    Total                      7.873ns (4.915ns logic, 2.958ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4038 / 61
-------------------------------------------------------------------------
Offset:              13.259ns (Levels of Logic = 37)
  Source:            opcode_0 (FF)
  Destination:       data_toRAM<31> (PAD)
  Source Clock:      clk rising

  Data Path: opcode_0 to data_toRAM<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.591   0.762  opcode_0 (opcode_0)
     LUT4:I0->O           32   0.704   1.341  data_toRAM_cmp_eq00001 (data_toRAM_cmp_eq0000)
     LUT4:I1->O            1   0.704   0.000  Madd_data_toRAM_addsub0000_lut<0> (Madd_data_toRAM_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_data_toRAM_addsub0000_cy<0> (Madd_data_toRAM_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<1> (Madd_data_toRAM_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<2> (Madd_data_toRAM_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<3> (Madd_data_toRAM_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<4> (Madd_data_toRAM_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<5> (Madd_data_toRAM_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<6> (Madd_data_toRAM_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<7> (Madd_data_toRAM_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<8> (Madd_data_toRAM_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<9> (Madd_data_toRAM_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<10> (Madd_data_toRAM_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<11> (Madd_data_toRAM_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<12> (Madd_data_toRAM_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<13> (Madd_data_toRAM_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<14> (Madd_data_toRAM_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<15> (Madd_data_toRAM_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<16> (Madd_data_toRAM_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<17> (Madd_data_toRAM_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<18> (Madd_data_toRAM_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<19> (Madd_data_toRAM_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<20> (Madd_data_toRAM_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<21> (Madd_data_toRAM_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<22> (Madd_data_toRAM_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<23> (Madd_data_toRAM_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<24> (Madd_data_toRAM_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<25> (Madd_data_toRAM_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<26> (Madd_data_toRAM_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<27> (Madd_data_toRAM_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<28> (Madd_data_toRAM_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<29> (Madd_data_toRAM_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_data_toRAM_addsub0000_cy<30> (Madd_data_toRAM_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Madd_data_toRAM_addsub0000_xor<31> (data_toRAM_addsub0000<31>)
     LUT4:I3->O            1   0.704   0.595  data_toRAM<31>_SW1 (N112)
     LUT3:I0->O            1   0.704   0.420  data_toRAM<31> (data_toRAM_31_OBUF)
     OBUF:I->O                 3.272          data_toRAM_31_OBUF (data_toRAM<31>)
    ----------------------------------------
    Total                     13.259ns (9.717ns logic, 3.542ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 741 / 47
-------------------------------------------------------------------------
Delay:               11.752ns (Levels of Logic = 37)
  Source:            data_fromRAM<0> (PAD)
  Destination:       data_toRAM<31> (PAD)

  Data Path: data_fromRAM<0> to data_toRAM<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.673  data_fromRAM_0_IBUF (data_fromRAM_0_IBUF)
     LUT4:I3->O            1   0.704   0.000  Madd_data_toRAM_addsub0000_lut<0> (Madd_data_toRAM_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Madd_data_toRAM_addsub0000_cy<0> (Madd_data_toRAM_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<1> (Madd_data_toRAM_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<2> (Madd_data_toRAM_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<3> (Madd_data_toRAM_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<4> (Madd_data_toRAM_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<5> (Madd_data_toRAM_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<6> (Madd_data_toRAM_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<7> (Madd_data_toRAM_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<8> (Madd_data_toRAM_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<9> (Madd_data_toRAM_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<10> (Madd_data_toRAM_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<11> (Madd_data_toRAM_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<12> (Madd_data_toRAM_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<13> (Madd_data_toRAM_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<14> (Madd_data_toRAM_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<15> (Madd_data_toRAM_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<16> (Madd_data_toRAM_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<17> (Madd_data_toRAM_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<18> (Madd_data_toRAM_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<19> (Madd_data_toRAM_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<20> (Madd_data_toRAM_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<21> (Madd_data_toRAM_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<22> (Madd_data_toRAM_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<23> (Madd_data_toRAM_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<24> (Madd_data_toRAM_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<25> (Madd_data_toRAM_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<26> (Madd_data_toRAM_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<27> (Madd_data_toRAM_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<28> (Madd_data_toRAM_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Madd_data_toRAM_addsub0000_cy<29> (Madd_data_toRAM_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Madd_data_toRAM_addsub0000_cy<30> (Madd_data_toRAM_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.424  Madd_data_toRAM_addsub0000_xor<31> (data_toRAM_addsub0000<31>)
     LUT4:I3->O            1   0.704   0.595  data_toRAM<31>_SW1 (N112)
     LUT3:I0->O            1   0.704   0.420  data_toRAM<31> (data_toRAM_31_OBUF)
     OBUF:I->O                 3.272          data_toRAM_31_OBUF (data_toRAM<31>)
    ----------------------------------------
    Total                     11.752ns (9.640ns logic, 2.112ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.39 secs
 
--> 

Total memory usage is 4514448 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

