Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Study/PLIS/PLIS-lw8/Decoder/test_DC_isim_beh.exe -prj D:/Study/PLIS/PLIS-lw8/Decoder/test_DC_beh.prj work.test_DC 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Study/PLIS/PLIS-lw8/Decoder/DC.vhd" into library work
Parsing VHDL file "D:/Study/PLIS/PLIS-lw8/Decoder/test-DC.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity DC [dc_default]
Compiling architecture behavior of entity test_dc
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Study/PLIS/PLIS-lw8/Decoder/test_DC_isim_beh.exe
Fuse Memory Usage: 30296 KB
Fuse CPU Usage: 265 ms
