<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>ctr_fft_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 29 17:08:08 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e32d6c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ctr_fft</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 12 22:37:50 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e32d6c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e32d6c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ctr_fft_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 29 17:08:08 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e32d6c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ctr_fft</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Nov 12 22:37:50 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d23aa434</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ctr_fft_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 29 17:08:08 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d23aa434</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Mon Dec 29 17:08:08 UTC 2025</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:1e32d6c0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_trigger_cp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_start_symbol</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_img_pucch_ofdm</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_real_pucch_ofdm</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_imag_pucch_ofdm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_real_pucch_ofdm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_data_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ctr_fft_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>ctr_fft_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/ctr_fft_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/ctr_fft_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ctr_ofdm.srcs/sim_1/new/tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ctr_fft_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ctr_fft_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ctr_fft_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>16</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc0971b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41553610_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37296066_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd5725d_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb4a1b0_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8876f9_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436aa8b0_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639b5fad_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279a6919_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33c59a97_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47050cbe_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5695bffe_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b741f07_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd8a8ab_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bd9655_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76493736_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4013fd_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f2e9ad_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a789901_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe0920b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e5f16f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c975599_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfa872f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b3259a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d371a4_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0a263a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7b13b2_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b534ebd_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14644c1d_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5332fd99_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153556ce_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb088d8_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d53916c_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663ce23b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194c767c_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc94b6c_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e00b627_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8996caa_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306b70f7_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f46792e_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5cc8cd_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b07b456_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16e38587_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51611acd_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acca6ed_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15662f5_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f6e403_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61a5907_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7b2583_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be8b188_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2e3220_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3b171b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305ee2d7_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79e8a82a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f95656_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e108de_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a42cfc_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@297746ec_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763155a6_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c127175_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc76c1_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@519d95f1_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d163011_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db92d65_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3614daf0_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642adbee_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491deb1e_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a8eee2_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f2d255f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68958089_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53eddc86_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5d0447_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d872e_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9c3311_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb3acab_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5550eef1_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ed2564_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c257a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff0f005_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa7793c_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597c2eda_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a286fba_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35aeeabf_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38710365_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2342731d_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5585a317_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71efee83_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d0199a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea1b08_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2c2545_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9972ee_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d8d2bd_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523328ca_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30faad89_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c27ee11_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4ec2b3_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce9a649_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a444e3_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1f6aa5_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12137591_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@564f2090_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228e16d0_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70992d1b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a21744_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658591ce_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427f5fce_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7ae135_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143f1386_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9b42ba_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58696317_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15673b50_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a45a4d_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39cd01c3_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58452020_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a040f3e_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2142d1b_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e55f37_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4975e9f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b366a1_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd1c940_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e6ee83_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64563a98_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44069adb_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21656b65_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@273ee5d8_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c14e379_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdcc035_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@121eda03_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79af52e6_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39933dc2_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@485e8b15_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7a71b7_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4315b3f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6adbc124_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e5c4a36_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644182f8_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a01601_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c009860_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d13323_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239fe6dc_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2b0a89_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c09e2d_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609a333_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bdc309a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5265272_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301e951f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b8708_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd1c98e_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1bbf80_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658bbde7_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38894a1a_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2322009f_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771d628e_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35640a89_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0f40d9_ARCHIVE_LOCATION">d:/fpga/vivaldo project/pucch format 0/pucch-format-0/ofdm_demodulation/ofdm_demodulation/ctr_time_domain_edit/ctr_ofdm</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="eefb01e5"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c1186456"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ddcb80d3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="b10ffd87"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
