# Tiny Tapeout project information
project:
  title:        "schoolRISCV CPU with Fibonacci program"  # Project title
  author:       "Yuri Panchul"   # Your name
  discord:      "yuri_panchul"   # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "A minimalistic SoC with a schoolRISCV educational CPU and a ROM memory with a program that computes the Fibonacci numbers."  # One line description of what your project does
  language:     "SystemVerilog"  # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50               # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_yuri_panchul_schoolriscv_cpu_with_fibonacci_program"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "instruction_rom.sv"
    - "lab_top.sv"
    - "project.sv"
    - "register_with_rst.sv"
    - "seven_segment_display.sv"
    - "sr_alu.sv"
    - "sr_control.sv"
    - "sr_cpu.sv"
    - "sr_decode.sv"
    - "sr_register_file.sv"
    - "strobe_gen.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "a_vld"
  ui[1]: "b_vld"
  ui[2]: "sum_rdy"
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "a_rdy"
  uo[1]: "b_rdy"
  uo[2]: "sum_vld"
  uo[3]: "sum_data[0]"
  uo[4]: "sum_data[1]"
  uo[5]: "sum_data[2]"
  uo[6]: "sum_data[3]"
  uo[7]: "sum_data[4]"

  # Bidirectional pins
  uio[0]: "a_data[0]"
  uio[1]: "a_data[1]"
  uio[2]: "a_data[2]"
  uio[3]: "a_data[3]"
  uio[4]: "b_data[0]"
  uio[5]: "b_data[1]"
  uio[6]: "b_data[2]"
  uio[7]: "b_data[3]"

# Do not change!
yaml_version: 6
